
csro_general_ctrl_2021_10_31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020da8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003fb8  08020f38  08020f38  00030f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024ef0  08024ef0  0004015c  2**0
                  CONTENTS
  4 .ARM          00000008  08024ef0  08024ef0  00034ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024ef8  08024ef8  0004015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024ef8  08024ef8  00034ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024efc  08024efc  00034efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  08024f00  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0004015c  2**0
                  CONTENTS
 10 .bss          000138f0  2000015c  2000015c  0004015c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  20013a4c  20013a4c  0004015c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0004015c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005cd81  00000000  00000000  0004018c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ac0a  00000000  00000000  0009cf0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002ca8  00000000  00000000  000a7b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002a60  00000000  00000000  000aa7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000385b7  00000000  00000000  000ad220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00049ca5  00000000  00000000  000e57d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001043fc  00000000  00000000  0012f47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00233878  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c1a0  00000000  00000000  002338cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000015c 	.word	0x2000015c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08020f20 	.word	0x08020f20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000160 	.word	0x20000160
 80001cc:	08020f20 	.word	0x08020f20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef2:	4b75      	ldr	r3, [pc, #468]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000ef4:	4a75      	ldr	r2, [pc, #468]	; (80010cc <MX_ADC1_Init+0x1ec>)
 8000ef6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ef8:	4b73      	ldr	r3, [pc, #460]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000efa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000efe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f00:	4b71      	ldr	r3, [pc, #452]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f06:	4b70      	ldr	r3, [pc, #448]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f0c:	4b6e      	ldr	r3, [pc, #440]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f12:	4b6d      	ldr	r3, [pc, #436]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f1a:	4b6b      	ldr	r3, [pc, #428]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f20:	4b69      	ldr	r3, [pc, #420]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f22:	4a6b      	ldr	r2, [pc, #428]	; (80010d0 <MX_ADC1_Init+0x1f0>)
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f26:	4b68      	ldr	r3, [pc, #416]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8000f2c:	4b66      	ldr	r3, [pc, #408]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f2e:	220d      	movs	r2, #13
 8000f30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f32:	4b65      	ldr	r3, [pc, #404]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f3a:	4b63      	ldr	r3, [pc, #396]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f40:	4861      	ldr	r0, [pc, #388]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f42:	f002 fd6b 	bl	8003a1c <HAL_ADC_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f4c:	f000 fd86 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f50:	2305      	movs	r3, #5
 8000f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f58:	2306      	movs	r3, #6
 8000f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4859      	ldr	r0, [pc, #356]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f62:	f002 fecd 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f6c:	f000 fd76 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f70:	2306      	movs	r3, #6
 8000f72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4852      	ldr	r0, [pc, #328]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f7e:	f002 febf 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f88:	f000 fd68 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f8c:	2308      	movs	r3, #8
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f90:	2303      	movs	r3, #3
 8000f92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f94:	463b      	mov	r3, r7
 8000f96:	4619      	mov	r1, r3
 8000f98:	484b      	ldr	r0, [pc, #300]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f9a:	f002 feb1 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000fa4:	f000 fd5a 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fa8:	230a      	movs	r3, #10
 8000faa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4844      	ldr	r0, [pc, #272]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fb6:	f002 fea3 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fc0:	f000 fd4c 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fc8:	2305      	movs	r3, #5
 8000fca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	483d      	ldr	r0, [pc, #244]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fd2:	f002 fe95 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000fdc:	f000 fd3e 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000fe0:	230d      	movs	r3, #13
 8000fe2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fe4:	2306      	movs	r3, #6
 8000fe6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4836      	ldr	r0, [pc, #216]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fee:	f002 fe87 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000ff8:	f000 fd30 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001000:	2307      	movs	r3, #7
 8001002:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	482f      	ldr	r0, [pc, #188]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800100a:	f002 fe79 	bl	8003d00 <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001014:	f000 fd22 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001018:	2303      	movs	r3, #3
 800101a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800101c:	2308      	movs	r3, #8
 800101e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001020:	463b      	mov	r3, r7
 8001022:	4619      	mov	r1, r3
 8001024:	4828      	ldr	r0, [pc, #160]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001026:	f002 fe6b 	bl	8003d00 <HAL_ADC_ConfigChannel>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001030:	f000 fd14 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001034:	2304      	movs	r3, #4
 8001036:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001038:	2309      	movs	r3, #9
 800103a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103c:	463b      	mov	r3, r7
 800103e:	4619      	mov	r1, r3
 8001040:	4821      	ldr	r0, [pc, #132]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001042:	f002 fe5d 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800104c:	f000 fd06 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001050:	2309      	movs	r3, #9
 8001052:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001054:	230a      	movs	r3, #10
 8001056:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	4619      	mov	r1, r3
 800105c:	481a      	ldr	r0, [pc, #104]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800105e:	f002 fe4f 	bl	8003d00 <HAL_ADC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001068:	f000 fcf8 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800106c:	2310      	movs	r3, #16
 800106e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001070:	230b      	movs	r3, #11
 8001072:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4813      	ldr	r0, [pc, #76]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800107a:	f002 fe41 	bl	8003d00 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001084:	f000 fcea 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001088:	2311      	movs	r3, #17
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800108c:	230c      	movs	r3, #12
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	480c      	ldr	r0, [pc, #48]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001096:	f002 fe33 	bl	8003d00 <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 80010a0:	f000 fcdc 	bl	8001a5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80010a4:	2312      	movs	r3, #18
 80010a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80010a8:	230d      	movs	r3, #13
 80010aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 80010b2:	f002 fe25 	bl	8003d00 <HAL_ADC_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80010bc:	f000 fcce 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	2000b0fc 	.word	0x2000b0fc
 80010cc:	40012000 	.word	0x40012000
 80010d0:	0f000001 	.word	0x0f000001

080010d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a49      	ldr	r2, [pc, #292]	; (8001218 <HAL_ADC_MspInit+0x144>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	f040 808c 	bne.w	8001210 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	61bb      	str	r3, [r7, #24]
 80010fc:	4b47      	ldr	r3, [pc, #284]	; (800121c <HAL_ADC_MspInit+0x148>)
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	4a46      	ldr	r2, [pc, #280]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001106:	6453      	str	r3, [r2, #68]	; 0x44
 8001108:	4b44      	ldr	r3, [pc, #272]	; (800121c <HAL_ADC_MspInit+0x148>)
 800110a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001110:	61bb      	str	r3, [r7, #24]
 8001112:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	4b40      	ldr	r3, [pc, #256]	; (800121c <HAL_ADC_MspInit+0x148>)
 800111a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111c:	4a3f      	ldr	r2, [pc, #252]	; (800121c <HAL_ADC_MspInit+0x148>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6313      	str	r3, [r2, #48]	; 0x30
 8001124:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	4b39      	ldr	r3, [pc, #228]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001138:	4a38      	ldr	r2, [pc, #224]	; (800121c <HAL_ADC_MspInit+0x148>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6313      	str	r3, [r2, #48]	; 0x30
 8001140:	4b36      	ldr	r3, [pc, #216]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	4b32      	ldr	r3, [pc, #200]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001154:	4a31      	ldr	r2, [pc, #196]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001156:	f043 0302 	orr.w	r3, r3, #2
 800115a:	6313      	str	r3, [r2, #48]	; 0x30
 800115c:	4b2f      	ldr	r3, [pc, #188]	; (800121c <HAL_ADC_MspInit+0x148>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = NTC_01_Pin|NTC_02_Pin|NTC_03_Pin;
 8001168:	230d      	movs	r3, #13
 800116a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	4829      	ldr	r0, [pc, #164]	; (8001220 <HAL_ADC_MspInit+0x14c>)
 800117c:	f004 feea 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_04_Pin|NTC_05_Pin|NTC_06_Pin|DP_01_Pin
 8001180:	2379      	movs	r3, #121	; 0x79
 8001182:	61fb      	str	r3, [r7, #28]
                          |DP_02_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001184:	2303      	movs	r3, #3
 8001186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4619      	mov	r1, r3
 8001192:	4824      	ldr	r0, [pc, #144]	; (8001224 <HAL_ADC_MspInit+0x150>)
 8001194:	f004 fede 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DP_03_Pin|VAL_FB_Pin;
 8001198:	2303      	movs	r3, #3
 800119a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	4619      	mov	r1, r3
 80011aa:	481f      	ldr	r0, [pc, #124]	; (8001228 <HAL_ADC_MspInit+0x154>)
 80011ac:	f004 fed2 	bl	8005f54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011b0:	4b1e      	ldr	r3, [pc, #120]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011b2:	4a1f      	ldr	r2, [pc, #124]	; (8001230 <HAL_ADC_MspInit+0x15c>)
 80011b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011de:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011e8:	4b10      	ldr	r3, [pc, #64]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011f6:	f003 f905 	bl	8004404 <HAL_DMA_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001200:	f000 fc2c 	bl	8001a5c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_ADC_MspInit+0x158>)
 8001208:	639a      	str	r2, [r3, #56]	; 0x38
 800120a:	4a08      	ldr	r2, [pc, #32]	; (800122c <HAL_ADC_MspInit+0x158>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40012000 	.word	0x40012000
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	2000b144 	.word	0x2000b144
 8001230:	40026410 	.word	0x40026410

08001234 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b33      	ldr	r3, [pc, #204]	; (800130c <MX_DMA_Init+0xd8>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a32      	ldr	r2, [pc, #200]	; (800130c <MX_DMA_Init+0xd8>)
 8001244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b30      	ldr	r3, [pc, #192]	; (800130c <MX_DMA_Init+0xd8>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b2c      	ldr	r3, [pc, #176]	; (800130c <MX_DMA_Init+0xd8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a2b      	ldr	r2, [pc, #172]	; (800130c <MX_DMA_Init+0xd8>)
 8001260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b29      	ldr	r3, [pc, #164]	; (800130c <MX_DMA_Init+0xd8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	200c      	movs	r0, #12
 8001278:	f003 f89a 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800127c:	200c      	movs	r0, #12
 800127e:	f003 f8b3 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	200e      	movs	r0, #14
 8001288:	f003 f892 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800128c:	200e      	movs	r0, #14
 800128e:	f003 f8ab 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2010      	movs	r0, #16
 8001298:	f003 f88a 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800129c:	2010      	movs	r0, #16
 800129e:	f003 f8a3 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2011      	movs	r0, #17
 80012a8:	f003 f882 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012ac:	2011      	movs	r0, #17
 80012ae:	f003 f89b 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f003 f87a 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f003 f893 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	2039      	movs	r0, #57	; 0x39
 80012c8:	f003 f872 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012cc:	2039      	movs	r0, #57	; 0x39
 80012ce:	f003 f88b 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2105      	movs	r1, #5
 80012d6:	203a      	movs	r0, #58	; 0x3a
 80012d8:	f003 f86a 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80012dc:	203a      	movs	r0, #58	; 0x3a
 80012de:	f003 f883 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2105      	movs	r1, #5
 80012e6:	2045      	movs	r0, #69	; 0x45
 80012e8:	f003 f862 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80012ec:	2045      	movs	r0, #69	; 0x45
 80012ee:	f003 f87b 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	2046      	movs	r0, #70	; 0x46
 80012f8:	f003 f85a 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012fc:	2046      	movs	r0, #70	; 0x46
 80012fe:	f003 f873 	bl	80043e8 <HAL_NVIC_EnableIRQ>

}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  fnd_com_modbus_rtu_init();
 8001314:	f001 fbaa 	bl	8002a6c <fnd_com_modbus_rtu_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask01 */
  myTask01Handle = osThreadNew(StartTask01, NULL, &myTask01_attributes);
 8001318:	4a24      	ldr	r2, [pc, #144]	; (80013ac <MX_FREERTOS_Init+0x9c>)
 800131a:	2100      	movs	r1, #0
 800131c:	4824      	ldr	r0, [pc, #144]	; (80013b0 <MX_FREERTOS_Init+0xa0>)
 800131e:	f00a f8e4 	bl	800b4ea <osThreadNew>
 8001322:	4603      	mov	r3, r0
 8001324:	4a23      	ldr	r2, [pc, #140]	; (80013b4 <MX_FREERTOS_Init+0xa4>)
 8001326:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8001328:	4a23      	ldr	r2, [pc, #140]	; (80013b8 <MX_FREERTOS_Init+0xa8>)
 800132a:	2100      	movs	r1, #0
 800132c:	4823      	ldr	r0, [pc, #140]	; (80013bc <MX_FREERTOS_Init+0xac>)
 800132e:	f00a f8dc 	bl	800b4ea <osThreadNew>
 8001332:	4603      	mov	r3, r0
 8001334:	4a22      	ldr	r2, [pc, #136]	; (80013c0 <MX_FREERTOS_Init+0xb0>)
 8001336:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8001338:	4a22      	ldr	r2, [pc, #136]	; (80013c4 <MX_FREERTOS_Init+0xb4>)
 800133a:	2100      	movs	r1, #0
 800133c:	4822      	ldr	r0, [pc, #136]	; (80013c8 <MX_FREERTOS_Init+0xb8>)
 800133e:	f00a f8d4 	bl	800b4ea <osThreadNew>
 8001342:	4603      	mov	r3, r0
 8001344:	4a21      	ldr	r2, [pc, #132]	; (80013cc <MX_FREERTOS_Init+0xbc>)
 8001346:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8001348:	4a21      	ldr	r2, [pc, #132]	; (80013d0 <MX_FREERTOS_Init+0xc0>)
 800134a:	2100      	movs	r1, #0
 800134c:	4821      	ldr	r0, [pc, #132]	; (80013d4 <MX_FREERTOS_Init+0xc4>)
 800134e:	f00a f8cc 	bl	800b4ea <osThreadNew>
 8001352:	4603      	mov	r3, r0
 8001354:	4a20      	ldr	r2, [pc, #128]	; (80013d8 <MX_FREERTOS_Init+0xc8>)
 8001356:	6013      	str	r3, [r2, #0]

  /* creation of myTask05 */
  myTask05Handle = osThreadNew(StartTask05, NULL, &myTask05_attributes);
 8001358:	4a20      	ldr	r2, [pc, #128]	; (80013dc <MX_FREERTOS_Init+0xcc>)
 800135a:	2100      	movs	r1, #0
 800135c:	4820      	ldr	r0, [pc, #128]	; (80013e0 <MX_FREERTOS_Init+0xd0>)
 800135e:	f00a f8c4 	bl	800b4ea <osThreadNew>
 8001362:	4603      	mov	r3, r0
 8001364:	4a1f      	ldr	r2, [pc, #124]	; (80013e4 <MX_FREERTOS_Init+0xd4>)
 8001366:	6013      	str	r3, [r2, #0]

  /* creation of myTask06 */
  myTask06Handle = osThreadNew(StartTask06, NULL, &myTask06_attributes);
 8001368:	4a1f      	ldr	r2, [pc, #124]	; (80013e8 <MX_FREERTOS_Init+0xd8>)
 800136a:	2100      	movs	r1, #0
 800136c:	481f      	ldr	r0, [pc, #124]	; (80013ec <MX_FREERTOS_Init+0xdc>)
 800136e:	f00a f8bc 	bl	800b4ea <osThreadNew>
 8001372:	4603      	mov	r3, r0
 8001374:	4a1e      	ldr	r2, [pc, #120]	; (80013f0 <MX_FREERTOS_Init+0xe0>)
 8001376:	6013      	str	r3, [r2, #0]

  /* creation of myTask07 */
  myTask07Handle = osThreadNew(StartTask07, NULL, &myTask07_attributes);
 8001378:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <MX_FREERTOS_Init+0xe4>)
 800137a:	2100      	movs	r1, #0
 800137c:	481e      	ldr	r0, [pc, #120]	; (80013f8 <MX_FREERTOS_Init+0xe8>)
 800137e:	f00a f8b4 	bl	800b4ea <osThreadNew>
 8001382:	4603      	mov	r3, r0
 8001384:	4a1d      	ldr	r2, [pc, #116]	; (80013fc <MX_FREERTOS_Init+0xec>)
 8001386:	6013      	str	r3, [r2, #0]

  /* creation of myTask08 */
  myTask08Handle = osThreadNew(StartTask08, NULL, &myTask08_attributes);
 8001388:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <MX_FREERTOS_Init+0xf0>)
 800138a:	2100      	movs	r1, #0
 800138c:	481d      	ldr	r0, [pc, #116]	; (8001404 <MX_FREERTOS_Init+0xf4>)
 800138e:	f00a f8ac 	bl	800b4ea <osThreadNew>
 8001392:	4603      	mov	r3, r0
 8001394:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <MX_FREERTOS_Init+0xf8>)
 8001396:	6013      	str	r3, [r2, #0]

  /* creation of myTask09 */
  myTask09Handle = osThreadNew(StartTask09, NULL, &myTask09_attributes);
 8001398:	4a1c      	ldr	r2, [pc, #112]	; (800140c <MX_FREERTOS_Init+0xfc>)
 800139a:	2100      	movs	r1, #0
 800139c:	481c      	ldr	r0, [pc, #112]	; (8001410 <MX_FREERTOS_Init+0x100>)
 800139e:	f00a f8a4 	bl	800b4ea <osThreadNew>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4a1b      	ldr	r2, [pc, #108]	; (8001414 <MX_FREERTOS_Init+0x104>)
 80013a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	08024904 	.word	0x08024904
 80013b0:	08001419 	.word	0x08001419
 80013b4:	2000b208 	.word	0x2000b208
 80013b8:	08024928 	.word	0x08024928
 80013bc:	0800142f 	.word	0x0800142f
 80013c0:	2000b1ec 	.word	0x2000b1ec
 80013c4:	0802494c 	.word	0x0802494c
 80013c8:	0800143d 	.word	0x0800143d
 80013cc:	2000b200 	.word	0x2000b200
 80013d0:	08024970 	.word	0x08024970
 80013d4:	0800144b 	.word	0x0800144b
 80013d8:	2000b1b8 	.word	0x2000b1b8
 80013dc:	08024994 	.word	0x08024994
 80013e0:	08001459 	.word	0x08001459
 80013e4:	2000b1b4 	.word	0x2000b1b4
 80013e8:	080249b8 	.word	0x080249b8
 80013ec:	08001467 	.word	0x08001467
 80013f0:	2000b214 	.word	0x2000b214
 80013f4:	080249dc 	.word	0x080249dc
 80013f8:	08001477 	.word	0x08001477
 80013fc:	2000b204 	.word	0x2000b204
 8001400:	08024a00 	.word	0x08024a00
 8001404:	0800148d 	.word	0x0800148d
 8001408:	2000b1bc 	.word	0x2000b1bc
 800140c:	08024a24 	.word	0x08024a24
 8001410:	08001501 	.word	0x08001501
 8001414:	2000b210 	.word	0x2000b210

08001418 <StartTask01>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001420:	f009 fb14 	bl	800aa4c <MX_LWIP_Init>
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1000);
 8001424:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001428:	f00a f8f1 	bl	800b60e <osDelay>
 800142c:	e7fa      	b.n	8001424 <StartTask01+0xc>

0800142e <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b082      	sub	sp, #8
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave1_wait();
 8001436:	f001 fbbf 	bl	8002bb8 <fnd_com_modbus_rtu_slave1_wait>
 800143a:	e7fc      	b.n	8001436 <StartTask02+0x8>

0800143c <StartTask03>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave2_wait();
 8001444:	f001 fbc2 	bl	8002bcc <fnd_com_modbus_rtu_slave2_wait>
 8001448:	e7fc      	b.n	8001444 <StartTask03+0x8>

0800144a <StartTask04>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave3_wait();
 8001452:	f001 fbc5 	bl	8002be0 <fnd_com_modbus_rtu_slave3_wait>
 8001456:	e7fc      	b.n	8001452 <StartTask04+0x8>

08001458 <StartTask05>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave4_wait();
 8001460:	f001 fbc8 	bl	8002bf4 <fnd_com_modbus_rtu_slave4_wait>
 8001464:	e7fc      	b.n	8001460 <StartTask05+0x8>

08001466 <StartTask06>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 800146e:	2001      	movs	r0, #1
 8001470:	f00a f8cd 	bl	800b60e <osDelay>
 8001474:	e7fb      	b.n	800146e <StartTask06+0x8>

08001476 <StartTask07>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(10);
 800147e:	200a      	movs	r0, #10
 8001480:	f00a f8c5 	bl	800b60e <osDelay>
    fnd_output_stepper_10ms_tick();
 8001484:	f002 fa4a 	bl	800391c <fnd_output_stepper_10ms_tick>
    osDelay(10);
 8001488:	e7f9      	b.n	800147e <StartTask07+0x8>
	...

0800148c <StartTask08>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */

  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 8001494:	2064      	movs	r0, #100	; 0x64
 8001496:	f00a f8ba 	bl	800b60e <osDelay>
    fnd_input_gpio_read_di(di_value);
 800149a:	480f      	ldr	r0, [pc, #60]	; (80014d8 <StartTask08+0x4c>)
 800149c:	f001 fcf6 	bl	8002e8c <fnd_input_gpio_read_di>
    fnd_input_gpio_read_id(id_value);
 80014a0:	480e      	ldr	r0, [pc, #56]	; (80014dc <StartTask08+0x50>)
 80014a2:	f001 fd21 	bl	8002ee8 <fnd_input_gpio_read_id>

    fnd_input_adc_read_dp(&adc_value[0]);
 80014a6:	480e      	ldr	r0, [pc, #56]	; (80014e0 <StartTask08+0x54>)
 80014a8:	f001 fc4e 	bl	8002d48 <fnd_input_adc_read_dp>
    fnd_input_adc_read_ntc(&adc_value[3]);
 80014ac:	480d      	ldr	r0, [pc, #52]	; (80014e4 <StartTask08+0x58>)
 80014ae:	f001 fc6b 	bl	8002d88 <fnd_input_adc_read_ntc>
    fnd_input_adc_read_val_fb(&adc_value[9]);
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <StartTask08+0x5c>)
 80014b4:	f001 fcc8 	bl	8002e48 <fnd_input_adc_read_val_fb>

    fnd_input_i2c_read_sht(sht_value);
 80014b8:	480c      	ldr	r0, [pc, #48]	; (80014ec <StartTask08+0x60>)
 80014ba:	f001 fe55 	bl	8003168 <fnd_input_i2c_read_sht>

    fnd_input_tim_input_read_speed(speed_value);
 80014be:	480c      	ldr	r0, [pc, #48]	; (80014f0 <StartTask08+0x64>)
 80014c0:	f001 ff02 	bl	80032c8 <fnd_input_tim_input_read_speed>

    fnd_output_gpio_write_do(do_value);
 80014c4:	480b      	ldr	r0, [pc, #44]	; (80014f4 <StartTask08+0x68>)
 80014c6:	f001 ff25 	bl	8003314 <fnd_output_gpio_write_do>
    fnd_output_pwm_write_value(pwm_value);
 80014ca:	480b      	ldr	r0, [pc, #44]	; (80014f8 <StartTask08+0x6c>)
 80014cc:	f001 ff6a 	bl	80033a4 <fnd_output_pwm_write_value>
    fnd_output_stepper_set_position(step_value);
 80014d0:	480a      	ldr	r0, [pc, #40]	; (80014fc <StartTask08+0x70>)
 80014d2:	f002 fa03 	bl	80038dc <fnd_output_stepper_set_position>
    osDelay(100);
 80014d6:	e7dd      	b.n	8001494 <StartTask08+0x8>
 80014d8:	2000b1e8 	.word	0x2000b1e8
 80014dc:	2000b1a4 	.word	0x2000b1a4
 80014e0:	2000b1c0 	.word	0x2000b1c0
 80014e4:	2000b1cc 	.word	0x2000b1cc
 80014e8:	2000b1e4 	.word	0x2000b1e4
 80014ec:	2000b218 	.word	0x2000b218
 80014f0:	2000b20c 	.word	0x2000b20c
 80014f4:	2000b1ac 	.word	0x2000b1ac
 80014f8:	2000b1f8 	.word	0x2000b1f8
 80014fc:	2000b1f0 	.word	0x2000b1f0

08001500 <StartTask09>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask09 */
void StartTask09(void *argument)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask09 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(200);
 8001508:	20c8      	movs	r0, #200	; 0xc8
 800150a:	f00a f880 	bl	800b60e <osDelay>
    HAL_GPIO_TogglePin(LED_01_GPIO_Port, LED_01_Pin);
 800150e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001512:	4802      	ldr	r0, [pc, #8]	; (800151c <StartTask09+0x1c>)
 8001514:	f004 feeb 	bl	80062ee <HAL_GPIO_TogglePin>
    osDelay(200);
 8001518:	e7f6      	b.n	8001508 <StartTask09+0x8>
 800151a:	bf00      	nop
 800151c:	40020800 	.word	0x40020800

08001520 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	; 0x28
 8001524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b73      	ldr	r3, [pc, #460]	; (8001708 <MX_GPIO_Init+0x1e8>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a72      	ldr	r2, [pc, #456]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001540:	f043 0310 	orr.w	r3, r3, #16
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b70      	ldr	r3, [pc, #448]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0310 	and.w	r3, r3, #16
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b6c      	ldr	r3, [pc, #432]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a6b      	ldr	r2, [pc, #428]	; (8001708 <MX_GPIO_Init+0x1e8>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b69      	ldr	r3, [pc, #420]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b65      	ldr	r3, [pc, #404]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a64      	ldr	r2, [pc, #400]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b62      	ldr	r3, [pc, #392]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b5e      	ldr	r3, [pc, #376]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a5d      	ldr	r2, [pc, #372]	; (8001708 <MX_GPIO_Init+0x1e8>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <MX_GPIO_Init+0x1e8>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b57      	ldr	r3, [pc, #348]	; (8001708 <MX_GPIO_Init+0x1e8>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a56      	ldr	r2, [pc, #344]	; (8001708 <MX_GPIO_Init+0x1e8>)
 80015b0:	f043 0308 	orr.w	r3, r3, #8
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b54      	ldr	r3, [pc, #336]	; (8001708 <MX_GPIO_Init+0x1e8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RLY_05_Pin|RLY_06_Pin|ID_LD_Pin|ID_CLK_Pin
 80015c2:	2200      	movs	r2, #0
 80015c4:	f24f 51ef 	movw	r1, #62959	; 0xf5ef
 80015c8:	4850      	ldr	r0, [pc, #320]	; (800170c <MX_GPIO_Init+0x1ec>)
 80015ca:	f004 fe77 	bl	80062bc <HAL_GPIO_WritePin>
                          |STEP_B4_Pin|STEP_B3_Pin|STEP_B2_Pin|STEP_B1_Pin
                          |STEP_A8_Pin|STEP_A7_Pin|STEP_A6_Pin|RLY_03_Pin
                          |RLY_04_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP_B8_Pin|STEP_B7_Pin|STEP_B6_Pin|LED_01_Pin
 80015ce:	2200      	movs	r2, #0
 80015d0:	f44f 417d 	mov.w	r1, #64768	; 0xfd00
 80015d4:	484e      	ldr	r0, [pc, #312]	; (8001710 <MX_GPIO_Init+0x1f0>)
 80015d6:	f004 fe71 	bl	80062bc <HAL_GPIO_WritePin>
                          |DS1302_CLK_Pin|DS1302_IO_Pin|DS1302_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_B5_Pin|ETH_RSTN_Pin|STEP_A5_Pin|RS485_EN3_Pin
 80015da:	2200      	movs	r2, #0
 80015dc:	f24c 7104 	movw	r1, #50948	; 0xc704
 80015e0:	484c      	ldr	r0, [pc, #304]	; (8001714 <MX_GPIO_Init+0x1f4>)
 80015e2:	f004 fe6b 	bl	80062bc <HAL_GPIO_WritePin>
                          |RLY_01_Pin|RLY_02_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STEP_A4_Pin|STEP_A3_Pin|STEP_A2_Pin|STEP_A1_Pin
 80015e6:	2200      	movs	r2, #0
 80015e8:	f64b 4110 	movw	r1, #48144	; 0xbc10
 80015ec:	484a      	ldr	r0, [pc, #296]	; (8001718 <MX_GPIO_Init+0x1f8>)
 80015ee:	f004 fe65 	bl	80062bc <HAL_GPIO_WritePin>
                          |RS485_EN4_Pin|RS485_EN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_EN1_GPIO_Port, RS485_EN1_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015f8:	4848      	ldr	r0, [pc, #288]	; (800171c <MX_GPIO_Init+0x1fc>)
 80015fa:	f004 fe5f 	bl	80062bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = RLY_05_Pin|RLY_06_Pin|ID_LD_Pin|ID_CLK_Pin
 80015fe:	f24f 53ef 	movw	r3, #62959	; 0xf5ef
 8001602:	617b      	str	r3, [r7, #20]
                          |STEP_B4_Pin|STEP_B3_Pin|STEP_B2_Pin|STEP_B1_Pin
                          |STEP_A8_Pin|STEP_A7_Pin|STEP_A6_Pin|RLY_03_Pin
                          |RLY_04_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001604:	2301      	movs	r3, #1
 8001606:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	4619      	mov	r1, r3
 8001616:	483d      	ldr	r0, [pc, #244]	; (800170c <MX_GPIO_Init+0x1ec>)
 8001618:	f004 fc9c 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ID_DATA_Pin;
 800161c:	2310      	movs	r3, #16
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ID_DATA_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0314 	add.w	r3, r7, #20
 800162c:	4619      	mov	r1, r3
 800162e:	4837      	ldr	r0, [pc, #220]	; (800170c <MX_GPIO_Init+0x1ec>)
 8001630:	f004 fc90 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STEP_B8_Pin|STEP_B7_Pin|STEP_B6_Pin|LED_01_Pin
 8001634:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8001638:	617b      	str	r3, [r7, #20]
                          |DS1302_CLK_Pin|DS1302_IO_Pin|DS1302_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	4830      	ldr	r0, [pc, #192]	; (8001710 <MX_GPIO_Init+0x1f0>)
 800164e:	f004 fc81 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = STEP_B5_Pin|ETH_RSTN_Pin|STEP_A5_Pin|RLY_01_Pin
 8001652:	f244 7304 	movw	r3, #18180	; 0x4704
 8001656:	617b      	str	r3, [r7, #20]
                          |RLY_02_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	2301      	movs	r3, #1
 800165a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	482a      	ldr	r0, [pc, #168]	; (8001714 <MX_GPIO_Init+0x1f4>)
 800166c:	f004 fc72 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RS485_EN3_Pin;
 8001670:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800167a:	2302      	movs	r3, #2
 800167c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RS485_EN3_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	4822      	ldr	r0, [pc, #136]	; (8001714 <MX_GPIO_Init+0x1f4>)
 800168a:	f004 fc63 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STEP_A4_Pin|STEP_A3_Pin|STEP_A2_Pin|STEP_A1_Pin;
 800168e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4619      	mov	r1, r3
 80016a6:	481c      	ldr	r0, [pc, #112]	; (8001718 <MX_GPIO_Init+0x1f8>)
 80016a8:	f004 fc54 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RS485_EN4_Pin|RS485_EN2_Pin;
 80016ac:	f248 0310 	movw	r3, #32784	; 0x8010
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	4814      	ldr	r0, [pc, #80]	; (8001718 <MX_GPIO_Init+0x1f8>)
 80016c6:	f004 fc45 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RS485_EN1_Pin;
 80016ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016d4:	2302      	movs	r3, #2
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RS485_EN1_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	480e      	ldr	r0, [pc, #56]	; (800171c <MX_GPIO_Init+0x1fc>)
 80016e4:	f004 fc36 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI_04_Pin|DI_03_Pin|DI_02_Pin|DI_01_Pin;
 80016e8:	230f      	movs	r3, #15
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	4619      	mov	r1, r3
 80016fa:	4807      	ldr	r0, [pc, #28]	; (8001718 <MX_GPIO_Init+0x1f8>)
 80016fc:	f004 fc2a 	bl	8005f54 <HAL_GPIO_Init>

}
 8001700:	bf00      	nop
 8001702:	3728      	adds	r7, #40	; 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40023800 	.word	0x40023800
 800170c:	40021000 	.word	0x40021000
 8001710:	40020800 	.word	0x40020800
 8001714:	40020400 	.word	0x40020400
 8001718:	40020c00 	.word	0x40020c00
 800171c:	40020000 	.word	0x40020000

08001720 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_I2C1_Init+0x50>)
 8001726:	4a13      	ldr	r2, [pc, #76]	; (8001774 <MX_I2C1_Init+0x54>)
 8001728:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_I2C1_Init+0x50>)
 800172c:	4a12      	ldr	r2, [pc, #72]	; (8001778 <MX_I2C1_Init+0x58>)
 800172e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_I2C1_Init+0x50>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <MX_I2C1_Init+0x50>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_I2C1_Init+0x50>)
 800173e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001742:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001744:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <MX_I2C1_Init+0x50>)
 8001746:	2200      	movs	r2, #0
 8001748:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <MX_I2C1_Init+0x50>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001750:	4b07      	ldr	r3, [pc, #28]	; (8001770 <MX_I2C1_Init+0x50>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <MX_I2C1_Init+0x50>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800175c:	4804      	ldr	r0, [pc, #16]	; (8001770 <MX_I2C1_Init+0x50>)
 800175e:	f004 fde1 	bl	8006324 <HAL_I2C_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001768:	f000 f978 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2000b27c 	.word	0x2000b27c
 8001774:	40005400 	.word	0x40005400
 8001778:	000186a0 	.word	0x000186a0

0800177c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <MX_I2C3_Init+0x50>)
 8001782:	4a13      	ldr	r2, [pc, #76]	; (80017d0 <MX_I2C3_Init+0x54>)
 8001784:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_I2C3_Init+0x50>)
 8001788:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <MX_I2C3_Init+0x58>)
 800178a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_I2C3_Init+0x50>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_I2C3_Init+0x50>)
 8001794:	2200      	movs	r2, #0
 8001796:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_I2C3_Init+0x50>)
 800179a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800179e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a0:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <MX_I2C3_Init+0x50>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_I2C3_Init+0x50>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <MX_I2C3_Init+0x50>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_I2C3_Init+0x50>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <MX_I2C3_Init+0x50>)
 80017ba:	f004 fdb3 	bl	8006324 <HAL_I2C_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80017c4:	f000 f94a 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	2000b228 	.word	0x2000b228
 80017d0:	40005c00 	.word	0x40005c00
 80017d4:	000186a0 	.word	0x000186a0

080017d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08c      	sub	sp, #48	; 0x30
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 031c 	add.w	r3, r7, #28
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a42      	ldr	r2, [pc, #264]	; (8001900 <HAL_I2C_MspInit+0x128>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d12c      	bne.n	8001854 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
 80017fe:	4b41      	ldr	r3, [pc, #260]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a40      	ldr	r2, [pc, #256]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b3e      	ldr	r3, [pc, #248]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	61bb      	str	r3, [r7, #24]
 8001814:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TH_SCL1_Pin|TH_SDA1_Pin;
 8001816:	23c0      	movs	r3, #192	; 0xc0
 8001818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800181a:	2312      	movs	r3, #18
 800181c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001826:	2304      	movs	r3, #4
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4835      	ldr	r0, [pc, #212]	; (8001908 <HAL_I2C_MspInit+0x130>)
 8001832:	f004 fb8f 	bl	8005f54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
 800183a:	4b32      	ldr	r3, [pc, #200]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	4a31      	ldr	r2, [pc, #196]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001840:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001844:	6413      	str	r3, [r2, #64]	; 0x40
 8001846:	4b2f      	ldr	r3, [pc, #188]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001852:	e050      	b.n	80018f6 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a2c      	ldr	r2, [pc, #176]	; (800190c <HAL_I2C_MspInit+0x134>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d14b      	bne.n	80018f6 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b28      	ldr	r3, [pc, #160]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a27      	ldr	r2, [pc, #156]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001868:	f043 0304 	orr.w	r3, r3, #4
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b25      	ldr	r3, [pc, #148]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b21      	ldr	r3, [pc, #132]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a20      	ldr	r2, [pc, #128]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b1e      	ldr	r3, [pc, #120]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TH_SDA2_Pin;
 8001896:	f44f 7300 	mov.w	r3, #512	; 0x200
 800189a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800189c:	2312      	movs	r3, #18
 800189e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018a8:	2304      	movs	r3, #4
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TH_SDA2_GPIO_Port, &GPIO_InitStruct);
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	4619      	mov	r1, r3
 80018b2:	4817      	ldr	r0, [pc, #92]	; (8001910 <HAL_I2C_MspInit+0x138>)
 80018b4:	f004 fb4e 	bl	8005f54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TH_SCL2_Pin;
 80018b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018be:	2312      	movs	r3, #18
 80018c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018ca:	2304      	movs	r3, #4
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TH_SCL2_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	480f      	ldr	r0, [pc, #60]	; (8001914 <HAL_I2C_MspInit+0x13c>)
 80018d6:	f004 fb3d 	bl	8005f54 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	4a08      	ldr	r2, [pc, #32]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 80018e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018e8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <HAL_I2C_MspInit+0x12c>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	68bb      	ldr	r3, [r7, #8]
}
 80018f6:	bf00      	nop
 80018f8:	3730      	adds	r7, #48	; 0x30
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40005400 	.word	0x40005400
 8001904:	40023800 	.word	0x40023800
 8001908:	40020400 	.word	0x40020400
 800190c:	40005c00 	.word	0x40005c00
 8001910:	40020800 	.word	0x40020800
 8001914:	40020000 	.word	0x40020000

08001918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800191c:	f002 f818 	bl	8003950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001920:	f000 f820 	bl	8001964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001924:	f7ff fdfc 	bl	8001520 <MX_GPIO_Init>
  MX_DMA_Init();
 8001928:	f7ff fc84 	bl	8001234 <MX_DMA_Init>
  MX_ADC1_Init();
 800192c:	f7ff fad8 	bl	8000ee0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001930:	f000 fd24 	bl	800237c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001934:	f000 fd4c 	bl	80023d0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001938:	f000 fd74 	bl	8002424 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800193c:	f000 fd9c 	bl	8002478 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 8001940:	f7ff feee 	bl	8001720 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001944:	f7ff ff1a 	bl	800177c <MX_I2C3_Init>
  MX_TIM1_Init();
 8001948:	f000 faa4 	bl	8001e94 <MX_TIM1_Init>
  MX_TIM2_Init();
 800194c:	f000 fb52 	bl	8001ff4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001950:	f000 fbc6 	bl	80020e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001954:	f009 fd6a 	bl	800b42c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001958:	f7ff fcda 	bl	8001310 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800195c:	f009 fd8a 	bl	800b474 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001960:	e7fe      	b.n	8001960 <main+0x48>
	...

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b094      	sub	sp, #80	; 0x50
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 0320 	add.w	r3, r7, #32
 800196e:	2230      	movs	r2, #48	; 0x30
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f01e f92d 	bl	801fbd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001988:	2300      	movs	r3, #0
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <SystemClock_Config+0xcc>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001990:	4a27      	ldr	r2, [pc, #156]	; (8001a30 <SystemClock_Config+0xcc>)
 8001992:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001996:	6413      	str	r3, [r2, #64]	; 0x40
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <SystemClock_Config+0xcc>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019a4:	2300      	movs	r3, #0
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	4b22      	ldr	r3, [pc, #136]	; (8001a34 <SystemClock_Config+0xd0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a21      	ldr	r2, [pc, #132]	; (8001a34 <SystemClock_Config+0xd0>)
 80019ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <SystemClock_Config+0xd0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019c0:	2302      	movs	r3, #2
 80019c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c4:	2301      	movs	r3, #1
 80019c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c8:	2310      	movs	r3, #16
 80019ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019cc:	2302      	movs	r3, #2
 80019ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019d0:	2300      	movs	r3, #0
 80019d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019d4:	2308      	movs	r3, #8
 80019d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019d8:	23a8      	movs	r3, #168	; 0xa8
 80019da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019dc:	2302      	movs	r3, #2
 80019de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019e0:	2304      	movs	r3, #4
 80019e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	4618      	mov	r0, r3
 80019ea:	f005 fd5f 	bl	80074ac <HAL_RCC_OscConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019f4:	f000 f832 	bl	8001a5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f8:	230f      	movs	r3, #15
 80019fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fc:	2302      	movs	r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	2105      	movs	r1, #5
 8001a16:	4618      	mov	r0, r3
 8001a18:	f005 ffc0 	bl	800799c <HAL_RCC_ClockConfig>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a22:	f000 f81b 	bl	8001a5c <Error_Handler>
  }
}
 8001a26:	bf00      	nop
 8001a28:	3750      	adds	r7, #80	; 0x50
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40007000 	.word	0x40007000

08001a38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d101      	bne.n	8001a4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a4a:	f001 ffa3 	bl	8003994 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40002000 	.word	0x40002000

08001a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a60:	b672      	cpsid	i
}
 8001a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <Error_Handler+0x8>
	...

08001a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	4b12      	ldr	r3, [pc, #72]	; (8001abc <HAL_MspInit+0x54>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	4a11      	ldr	r2, [pc, #68]	; (8001abc <HAL_MspInit+0x54>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	; (8001abc <HAL_MspInit+0x54>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	603b      	str	r3, [r7, #0]
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_MspInit+0x54>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <HAL_MspInit+0x54>)
 8001a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a98:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <HAL_MspInit+0x54>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa2:	603b      	str	r3, [r7, #0]
 8001aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	210f      	movs	r1, #15
 8001aaa:	f06f 0001 	mvn.w	r0, #1
 8001aae:	f002 fc7f 	bl	80043b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800

08001ac0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	; 0x30
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	202d      	movs	r0, #45	; 0x2d
 8001ad6:	f002 fc6b 	bl	80043b0 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001ada:	202d      	movs	r0, #45	; 0x2d
 8001adc:	f002 fc84 	bl	80043e8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	4b1f      	ldr	r3, [pc, #124]	; (8001b64 <HAL_InitTick+0xa4>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	4a1e      	ldr	r2, [pc, #120]	; (8001b64 <HAL_InitTick+0xa4>)
 8001aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aee:	6413      	str	r3, [r2, #64]	; 0x40
 8001af0:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <HAL_InitTick+0xa4>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001afc:	f107 0210 	add.w	r2, r7, #16
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4611      	mov	r1, r2
 8001b06:	4618      	mov	r0, r3
 8001b08:	f006 f918 	bl	8007d3c <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001b0c:	f006 f8ee 	bl	8007cec <HAL_RCC_GetPCLK1Freq>
 8001b10:	4603      	mov	r3, r0
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b18:	4a13      	ldr	r2, [pc, #76]	; (8001b68 <HAL_InitTick+0xa8>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	0c9b      	lsrs	r3, r3, #18
 8001b20:	3b01      	subs	r3, #1
 8001b22:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001b24:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <HAL_InitTick+0xac>)
 8001b26:	4a12      	ldr	r2, [pc, #72]	; (8001b70 <HAL_InitTick+0xb0>)
 8001b28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <HAL_InitTick+0xac>)
 8001b2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b30:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001b32:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <HAL_InitTick+0xac>)
 8001b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b36:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <HAL_InitTick+0xac>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <HAL_InitTick+0xac>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001b44:	4809      	ldr	r0, [pc, #36]	; (8001b6c <HAL_InitTick+0xac>)
 8001b46:	f006 f92b 	bl	8007da0 <HAL_TIM_Base_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d104      	bne.n	8001b5a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001b50:	4806      	ldr	r0, [pc, #24]	; (8001b6c <HAL_InitTick+0xac>)
 8001b52:	f006 f975 	bl	8007e40 <HAL_TIM_Base_Start_IT>
 8001b56:	4603      	mov	r3, r0
 8001b58:	e000      	b.n	8001b5c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3730      	adds	r7, #48	; 0x30
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40023800 	.word	0x40023800
 8001b68:	431bde83 	.word	0x431bde83
 8001b6c:	2000b2d0 	.word	0x2000b2d0
 8001b70:	40002000 	.word	0x40002000

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <DMA1_Stream1_IRQHandler+0x10>)
 8001ba6:	f002 fdc5 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	2000b4b0 	.word	0x2000b4b0

08001bb4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <DMA1_Stream3_IRQHandler+0x10>)
 8001bba:	f002 fdbb 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000b554 	.word	0x2000b554

08001bc8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <DMA1_Stream5_IRQHandler+0x10>)
 8001bce:	f002 fdb1 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	2000b3f0 	.word	0x2000b3f0

08001bdc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001be0:	4802      	ldr	r0, [pc, #8]	; (8001bec <DMA1_Stream6_IRQHandler+0x10>)
 8001be2:	f002 fda7 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	2000b6d4 	.word	0x2000b6d4

08001bf0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart1);
 8001bf4:	4803      	ldr	r0, [pc, #12]	; (8001c04 <USART1_IRQHandler+0x14>)
 8001bf6:	f000 ff67 	bl	8002ac8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bfa:	4802      	ldr	r0, [pc, #8]	; (8001c04 <USART1_IRQHandler+0x14>)
 8001bfc:	f007 fe18 	bl	8009830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	2000b734 	.word	0x2000b734

08001c08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart2);
 8001c0c:	4803      	ldr	r0, [pc, #12]	; (8001c1c <USART2_IRQHandler+0x14>)
 8001c0e:	f000 ff5b 	bl	8002ac8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c12:	4802      	ldr	r0, [pc, #8]	; (8001c1c <USART2_IRQHandler+0x14>)
 8001c14:	f007 fe0c 	bl	8009830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	2000b7bc 	.word	0x2000b7bc

08001c20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart3);
 8001c24:	4803      	ldr	r0, [pc, #12]	; (8001c34 <USART3_IRQHandler+0x14>)
 8001c26:	f000 ff4f 	bl	8002ac8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c2a:	4802      	ldr	r0, [pc, #8]	; (8001c34 <USART3_IRQHandler+0x14>)
 8001c2c:	f007 fe00 	bl	8009830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	2000b510 	.word	0x2000b510

08001c38 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001c3e:	f006 fc13 	bl	8008468 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	2000b2d0 	.word	0x2000b2d0

08001c4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <DMA2_Stream0_IRQHandler+0x10>)
 8001c52:	f002 fd6f 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	2000b144 	.word	0x2000b144

08001c60 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <DMA2_Stream1_IRQHandler+0x10>)
 8001c66:	f002 fd65 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	2000b450 	.word	0x2000b450

08001c74 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <DMA2_Stream2_IRQHandler+0x10>)
 8001c7a:	f002 fd5b 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	2000b674 	.word	0x2000b674

08001c88 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <ETH_IRQHandler+0x10>)
 8001c8e:	f003 fb9f 	bl	80053d0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	2000ea64 	.word	0x2000ea64

08001c9c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001ca0:	4802      	ldr	r0, [pc, #8]	; (8001cac <DMA2_Stream6_IRQHandler+0x10>)
 8001ca2:	f002 fd47 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2000b614 	.word	0x2000b614

08001cb0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <DMA2_Stream7_IRQHandler+0x10>)
 8001cb6:	f002 fd3d 	bl	8004734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	2000b5b4 	.word	0x2000b5b4

08001cc4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart6);
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <USART6_IRQHandler+0x14>)
 8001cca:	f000 fefd 	bl	8002ac8 <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001cce:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <USART6_IRQHandler+0x14>)
 8001cd0:	f007 fdae 	bl	8009830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	2000b778 	.word	0x2000b778

08001cdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
	return 1;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <_kill>:

int _kill(int pid, int sig)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <_kill+0x20>)
 8001cf8:	2216      	movs	r2, #22
 8001cfa:	601a      	str	r2, [r3, #0]
	return -1;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	20013a38 	.word	0x20013a38

08001d10 <_exit>:

void _exit (int status)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d18:	f04f 31ff 	mov.w	r1, #4294967295
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ffe5 	bl	8001cec <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d22:	e7fe      	b.n	8001d22 <_exit+0x12>

08001d24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	e00a      	b.n	8001d4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d36:	f3af 8000 	nop.w
 8001d3a:	4601      	mov	r1, r0
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	1c5a      	adds	r2, r3, #1
 8001d40:	60ba      	str	r2, [r7, #8]
 8001d42:	b2ca      	uxtb	r2, r1
 8001d44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbf0      	blt.n	8001d36 <_read+0x12>
	}

return len;
 8001d54:	687b      	ldr	r3, [r7, #4]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	60f8      	str	r0, [r7, #12]
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	e009      	b.n	8001d84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	60ba      	str	r2, [r7, #8]
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dbf1      	blt.n	8001d70 <_write+0x12>
	}
	return len;
 8001d8c:	687b      	ldr	r3, [r7, #4]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <_close>:

int _close(int file)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dbe:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <_isatty>:

int _isatty(int file)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
	return 1;
 8001dd6:	2301      	movs	r3, #1
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
	return 0;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b087      	sub	sp, #28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e08:	4a14      	ldr	r2, [pc, #80]	; (8001e5c <_sbrk+0x5c>)
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <_sbrk+0x60>)
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e14:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <_sbrk+0x64>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d102      	bne.n	8001e22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <_sbrk+0x64>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <_sbrk+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <_sbrk+0x64>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4413      	add	r3, r2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d205      	bcs.n	8001e3c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <_sbrk+0x6c>)
 8001e32:	220c      	movs	r2, #12
 8001e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e009      	b.n	8001e50 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e42:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a06      	ldr	r2, [pc, #24]	; (8001e64 <_sbrk+0x64>)
 8001e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	371c      	adds	r7, #28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	20020000 	.word	0x20020000
 8001e60:	00000800 	.word	0x00000800
 8001e64:	20000178 	.word	0x20000178
 8001e68:	20013a50 	.word	0x20013a50
 8001e6c:	20013a38 	.word	0x20013a38

08001e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <SystemInit+0x20>)
 8001e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <SystemInit+0x20>)
 8001e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b096      	sub	sp, #88	; 0x58
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
 8001ec0:	611a      	str	r2, [r3, #16]
 8001ec2:	615a      	str	r2, [r3, #20]
 8001ec4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	2220      	movs	r2, #32
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f01d fe80 	bl	801fbd2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ed2:	4b46      	ldr	r3, [pc, #280]	; (8001fec <MX_TIM1_Init+0x158>)
 8001ed4:	4a46      	ldr	r2, [pc, #280]	; (8001ff0 <MX_TIM1_Init+0x15c>)
 8001ed6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001ed8:	4b44      	ldr	r3, [pc, #272]	; (8001fec <MX_TIM1_Init+0x158>)
 8001eda:	22a7      	movs	r2, #167	; 0xa7
 8001edc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b43      	ldr	r3, [pc, #268]	; (8001fec <MX_TIM1_Init+0x158>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001ee4:	4b41      	ldr	r3, [pc, #260]	; (8001fec <MX_TIM1_Init+0x158>)
 8001ee6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001eea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eec:	4b3f      	ldr	r3, [pc, #252]	; (8001fec <MX_TIM1_Init+0x158>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ef2:	4b3e      	ldr	r3, [pc, #248]	; (8001fec <MX_TIM1_Init+0x158>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b3c      	ldr	r3, [pc, #240]	; (8001fec <MX_TIM1_Init+0x158>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001efe:	483b      	ldr	r0, [pc, #236]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f00:	f005 ff4e 	bl	8007da0 <HAL_TIM_Base_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001f0a:	f7ff fda7 	bl	8001a5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f12:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f14:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4834      	ldr	r0, [pc, #208]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f1c:	f006 fd0a 	bl	8008934 <HAL_TIM_ConfigClockSource>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f26:	f7ff fd99 	bl	8001a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f2a:	4830      	ldr	r0, [pc, #192]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f2c:	f005 fff8 	bl	8007f20 <HAL_TIM_PWM_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001f36:	f7ff fd91 	bl	8001a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f42:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f46:	4619      	mov	r1, r3
 8001f48:	4828      	ldr	r0, [pc, #160]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f4a:	f007 fa13 	bl	8009374 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f54:	f7ff fd82 	bl	8001a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f58:	2360      	movs	r3, #96	; 0x60
 8001f5a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 199;
 8001f5c:	23c7      	movs	r3, #199	; 0xc7
 8001f5e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f64:	2300      	movs	r3, #0
 8001f66:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f70:	2300      	movs	r3, #0
 8001f72:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f78:	2200      	movs	r2, #0
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	481b      	ldr	r0, [pc, #108]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f7e:	f006 fc17 	bl	80087b0 <HAL_TIM_PWM_ConfigChannel>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001f88:	f7ff fd68 	bl	8001a5c <Error_Handler>
  }
  sConfigOC.Pulse = 399;
 8001f8c:	f240 138f 	movw	r3, #399	; 0x18f
 8001f90:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f96:	2204      	movs	r2, #4
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4814      	ldr	r0, [pc, #80]	; (8001fec <MX_TIM1_Init+0x158>)
 8001f9c:	f006 fc08 	bl	80087b0 <HAL_TIM_PWM_ConfigChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001fa6:	f7ff fd59 	bl	8001a5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fc2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4807      	ldr	r0, [pc, #28]	; (8001fec <MX_TIM1_Init+0x158>)
 8001fce:	f007 fa4d 	bl	800946c <HAL_TIMEx_ConfigBreakDeadTime>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001fd8:	f7ff fd40 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fdc:	4803      	ldr	r0, [pc, #12]	; (8001fec <MX_TIM1_Init+0x158>)
 8001fde:	f000 f96d 	bl	80022bc <HAL_TIM_MspPostInit>

}
 8001fe2:	bf00      	nop
 8001fe4:	3758      	adds	r7, #88	; 0x58
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	2000b360 	.word	0x2000b360
 8001ff0:	40010000 	.word	0x40010000

08001ff4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08e      	sub	sp, #56	; 0x38
 8001ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002008:	f107 0320 	add.w	r3, r7, #32
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
 8002020:	615a      	str	r2, [r3, #20]
 8002022:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002024:	4b2d      	ldr	r3, [pc, #180]	; (80020dc <MX_TIM2_Init+0xe8>)
 8002026:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800202a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <MX_TIM2_Init+0xe8>)
 800202e:	22a7      	movs	r2, #167	; 0xa7
 8002030:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <MX_TIM2_Init+0xe8>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002038:	4b28      	ldr	r3, [pc, #160]	; (80020dc <MX_TIM2_Init+0xe8>)
 800203a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800203e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002040:	4b26      	ldr	r3, [pc, #152]	; (80020dc <MX_TIM2_Init+0xe8>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b25      	ldr	r3, [pc, #148]	; (80020dc <MX_TIM2_Init+0xe8>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800204c:	4823      	ldr	r0, [pc, #140]	; (80020dc <MX_TIM2_Init+0xe8>)
 800204e:	f005 fea7 	bl	8007da0 <HAL_TIM_Base_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002058:	f7ff fd00 	bl	8001a5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800205c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002060:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002062:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002066:	4619      	mov	r1, r3
 8002068:	481c      	ldr	r0, [pc, #112]	; (80020dc <MX_TIM2_Init+0xe8>)
 800206a:	f006 fc63 	bl	8008934 <HAL_TIM_ConfigClockSource>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002074:	f7ff fcf2 	bl	8001a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002078:	4818      	ldr	r0, [pc, #96]	; (80020dc <MX_TIM2_Init+0xe8>)
 800207a:	f005 ff51 	bl	8007f20 <HAL_TIM_PWM_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002084:	f7ff fcea 	bl	8001a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002090:	f107 0320 	add.w	r3, r7, #32
 8002094:	4619      	mov	r1, r3
 8002096:	4811      	ldr	r0, [pc, #68]	; (80020dc <MX_TIM2_Init+0xe8>)
 8002098:	f007 f96c 	bl	8009374 <HAL_TIMEx_MasterConfigSynchronization>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80020a2:	f7ff fcdb 	bl	8001a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020a6:	2360      	movs	r3, #96	; 0x60
 80020a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 599;
 80020aa:	f240 2357 	movw	r3, #599	; 0x257
 80020ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2204      	movs	r2, #4
 80020bc:	4619      	mov	r1, r3
 80020be:	4807      	ldr	r0, [pc, #28]	; (80020dc <MX_TIM2_Init+0xe8>)
 80020c0:	f006 fb76 	bl	80087b0 <HAL_TIM_PWM_ConfigChannel>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80020ca:	f7ff fcc7 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020ce:	4803      	ldr	r0, [pc, #12]	; (80020dc <MX_TIM2_Init+0xe8>)
 80020d0:	f000 f8f4 	bl	80022bc <HAL_TIM_MspPostInit>

}
 80020d4:	bf00      	nop
 80020d6:	3738      	adds	r7, #56	; 0x38
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	2000b3a8 	.word	0x2000b3a8

080020e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08a      	sub	sp, #40	; 0x28
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e6:	f107 0318 	add.w	r3, r7, #24
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020fe:	463b      	mov	r3, r7
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800210a:	4b31      	ldr	r3, [pc, #196]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800210c:	4a31      	ldr	r2, [pc, #196]	; (80021d4 <MX_TIM3_Init+0xf4>)
 800210e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8002110:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <MX_TIM3_Init+0xf0>)
 8002112:	22a7      	movs	r2, #167	; 0xa7
 8002114:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002116:	4b2e      	ldr	r3, [pc, #184]	; (80021d0 <MX_TIM3_Init+0xf0>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800211c:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800211e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002122:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002124:	4b2a      	ldr	r3, [pc, #168]	; (80021d0 <MX_TIM3_Init+0xf0>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002130:	4827      	ldr	r0, [pc, #156]	; (80021d0 <MX_TIM3_Init+0xf0>)
 8002132:	f005 fe35 	bl	8007da0 <HAL_TIM_Base_Init>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800213c:	f7ff fc8e 	bl	8001a5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002144:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002146:	f107 0318 	add.w	r3, r7, #24
 800214a:	4619      	mov	r1, r3
 800214c:	4820      	ldr	r0, [pc, #128]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800214e:	f006 fbf1 	bl	8008934 <HAL_TIM_ConfigClockSource>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002158:	f7ff fc80 	bl	8001a5c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800215c:	481c      	ldr	r0, [pc, #112]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800215e:	f006 f801 	bl	8008164 <HAL_TIM_IC_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002168:	f7ff fc78 	bl	8001a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800216c:	2300      	movs	r3, #0
 800216e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	4619      	mov	r1, r3
 800217a:	4815      	ldr	r0, [pc, #84]	; (80021d0 <MX_TIM3_Init+0xf0>)
 800217c:	f007 f8fa 	bl	8009374 <HAL_TIMEx_MasterConfigSynchronization>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002186:	f7ff fc69 	bl	8001a5c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800218a:	2300      	movs	r3, #0
 800218c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800218e:	2301      	movs	r3, #1
 8002190:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800219a:	463b      	mov	r3, r7
 800219c:	2200      	movs	r2, #0
 800219e:	4619      	mov	r1, r3
 80021a0:	480b      	ldr	r0, [pc, #44]	; (80021d0 <MX_TIM3_Init+0xf0>)
 80021a2:	f006 fa69 	bl	8008678 <HAL_TIM_IC_ConfigChannel>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80021ac:	f7ff fc56 	bl	8001a5c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021b0:	463b      	mov	r3, r7
 80021b2:	2204      	movs	r2, #4
 80021b4:	4619      	mov	r1, r3
 80021b6:	4806      	ldr	r0, [pc, #24]	; (80021d0 <MX_TIM3_Init+0xf0>)
 80021b8:	f006 fa5e 	bl	8008678 <HAL_TIM_IC_ConfigChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80021c2:	f7ff fc4b 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	3728      	adds	r7, #40	; 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	2000b318 	.word	0x2000b318
 80021d4:	40000400 	.word	0x40000400

080021d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08c      	sub	sp, #48	; 0x30
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e0:	f107 031c 	add.w	r3, r7, #28
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	60da      	str	r2, [r3, #12]
 80021ee:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a2d      	ldr	r2, [pc, #180]	; (80022ac <HAL_TIM_Base_MspInit+0xd4>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d10e      	bne.n	8002218 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	4b2c      	ldr	r3, [pc, #176]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	4a2b      	ldr	r2, [pc, #172]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6453      	str	r3, [r2, #68]	; 0x44
 800220a:	4b29      	ldr	r3, [pc, #164]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	61bb      	str	r3, [r7, #24]
 8002214:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002216:	e044      	b.n	80022a2 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM2)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002220:	d10e      	bne.n	8002240 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	4a21      	ldr	r2, [pc, #132]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6413      	str	r3, [r2, #64]	; 0x40
 8002232:	4b1f      	ldr	r3, [pc, #124]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697b      	ldr	r3, [r7, #20]
}
 800223e:	e030      	b.n	80022a2 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a1b      	ldr	r2, [pc, #108]	; (80022b4 <HAL_TIM_Base_MspInit+0xdc>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d12b      	bne.n	80022a2 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	4b18      	ldr	r3, [pc, #96]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4a17      	ldr	r2, [pc, #92]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002254:	f043 0302 	orr.w	r3, r3, #2
 8002258:	6413      	str	r3, [r2, #64]	; 0x40
 800225a:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002270:	f043 0302 	orr.w	r3, r3, #2
 8002274:	6313      	str	r3, [r2, #48]	; 0x30
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <HAL_TIM_Base_MspInit+0xd8>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN1_SPD_Pin|FAN2_SPD_Pin;
 8002282:	2330      	movs	r3, #48	; 0x30
 8002284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002286:	2302      	movs	r3, #2
 8002288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002292:	2302      	movs	r3, #2
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002296:	f107 031c 	add.w	r3, r7, #28
 800229a:	4619      	mov	r1, r3
 800229c:	4806      	ldr	r0, [pc, #24]	; (80022b8 <HAL_TIM_Base_MspInit+0xe0>)
 800229e:	f003 fe59 	bl	8005f54 <HAL_GPIO_Init>
}
 80022a2:	bf00      	nop
 80022a4:	3730      	adds	r7, #48	; 0x30
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40010000 	.word	0x40010000
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40000400 	.word	0x40000400
 80022b8:	40020400 	.word	0x40020400

080022bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08a      	sub	sp, #40	; 0x28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a24      	ldr	r2, [pc, #144]	; (800236c <HAL_TIM_MspPostInit+0xb0>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d11f      	bne.n	800231e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	4b23      	ldr	r3, [pc, #140]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	4a22      	ldr	r2, [pc, #136]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 80022e8:	f043 0310 	orr.w	r3, r3, #16
 80022ec:	6313      	str	r3, [r2, #48]	; 0x30
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FAN1_PWM_Pin|FAN2_PWM_Pin;
 80022fa:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80022fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800230c:	2301      	movs	r3, #1
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002310:	f107 0314 	add.w	r3, r7, #20
 8002314:	4619      	mov	r1, r3
 8002316:	4817      	ldr	r0, [pc, #92]	; (8002374 <HAL_TIM_MspPostInit+0xb8>)
 8002318:	f003 fe1c 	bl	8005f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800231c:	e022      	b.n	8002364 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002326:	d11d      	bne.n	8002364 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	4b10      	ldr	r3, [pc, #64]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	4a0f      	ldr	r2, [pc, #60]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	6313      	str	r3, [r2, #48]	; 0x30
 8002338:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <HAL_TIM_MspPostInit+0xb4>)
 800233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VAL_PWM_Pin;
 8002344:	2308      	movs	r3, #8
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002354:	2301      	movs	r3, #1
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VAL_PWM_GPIO_Port, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	4806      	ldr	r0, [pc, #24]	; (8002378 <HAL_TIM_MspPostInit+0xbc>)
 8002360:	f003 fdf8 	bl	8005f54 <HAL_GPIO_Init>
}
 8002364:	bf00      	nop
 8002366:	3728      	adds	r7, #40	; 0x28
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40010000 	.word	0x40010000
 8002370:	40023800 	.word	0x40023800
 8002374:	40021000 	.word	0x40021000
 8002378:	40020400 	.word	0x40020400

0800237c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002380:	4b11      	ldr	r3, [pc, #68]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 8002382:	4a12      	ldr	r2, [pc, #72]	; (80023cc <MX_USART1_UART_Init+0x50>)
 8002384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002386:	4b10      	ldr	r3, [pc, #64]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 8002388:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800238c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800238e:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002394:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 8002396:	2200      	movs	r2, #0
 8002398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800239a:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 80023a2:	220c      	movs	r2, #12
 80023a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023a6:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023b2:	4805      	ldr	r0, [pc, #20]	; (80023c8 <MX_USART1_UART_Init+0x4c>)
 80023b4:	f007 f8c0 	bl	8009538 <HAL_UART_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023be:	f7ff fb4d 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	2000b734 	.word	0x2000b734
 80023cc:	40011000 	.word	0x40011000

080023d0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023d4:	4b11      	ldr	r3, [pc, #68]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023d6:	4a12      	ldr	r2, [pc, #72]	; (8002420 <MX_USART2_UART_Init+0x50>)
 80023d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80023da:	4b10      	ldr	r3, [pc, #64]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023e2:	4b0e      	ldr	r3, [pc, #56]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023e8:	4b0c      	ldr	r3, [pc, #48]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023ee:	4b0b      	ldr	r3, [pc, #44]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023f4:	4b09      	ldr	r3, [pc, #36]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023f6:	220c      	movs	r2, #12
 80023f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <MX_USART2_UART_Init+0x4c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <MX_USART2_UART_Init+0x4c>)
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002406:	4805      	ldr	r0, [pc, #20]	; (800241c <MX_USART2_UART_Init+0x4c>)
 8002408:	f007 f896 	bl	8009538 <HAL_UART_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002412:	f7ff fb23 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	2000b7bc 	.word	0x2000b7bc
 8002420:	40004400 	.word	0x40004400

08002424 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 800242a:	4a12      	ldr	r2, [pc, #72]	; (8002474 <MX_USART3_UART_Init+0x50>)
 800242c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 8002430:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002434:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 8002438:	2200      	movs	r2, #0
 800243a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800243c:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 800243e:	2200      	movs	r2, #0
 8002440:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002442:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 8002444:	2200      	movs	r2, #0
 8002446:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002448:	4b09      	ldr	r3, [pc, #36]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 800244a:	220c      	movs	r2, #12
 800244c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244e:	4b08      	ldr	r3, [pc, #32]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 8002450:	2200      	movs	r2, #0
 8002452:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 8002456:	2200      	movs	r2, #0
 8002458:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800245a:	4805      	ldr	r0, [pc, #20]	; (8002470 <MX_USART3_UART_Init+0x4c>)
 800245c:	f007 f86c 	bl	8009538 <HAL_UART_Init>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002466:	f7ff faf9 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	2000b510 	.word	0x2000b510
 8002474:	40004800 	.word	0x40004800

08002478 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800247c:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 800247e:	4a12      	ldr	r2, [pc, #72]	; (80024c8 <MX_USART6_UART_Init+0x50>)
 8002480:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 8002484:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002488:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002490:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 8002498:	2200      	movs	r2, #0
 800249a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800249c:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 800249e:	220c      	movs	r2, #12
 80024a0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80024ae:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_USART6_UART_Init+0x4c>)
 80024b0:	f007 f842 	bl	8009538 <HAL_UART_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80024ba:	f7ff facf 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	2000b778 	.word	0x2000b778
 80024c8:	40011400 	.word	0x40011400

080024cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b090      	sub	sp, #64	; 0x40
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a97      	ldr	r2, [pc, #604]	; (8002748 <HAL_UART_MspInit+0x27c>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	f040 8093 	bne.w	8002616 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024f0:	2300      	movs	r3, #0
 80024f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80024f4:	4b95      	ldr	r3, [pc, #596]	; (800274c <HAL_UART_MspInit+0x280>)
 80024f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f8:	4a94      	ldr	r2, [pc, #592]	; (800274c <HAL_UART_MspInit+0x280>)
 80024fa:	f043 0310 	orr.w	r3, r3, #16
 80024fe:	6453      	str	r3, [r2, #68]	; 0x44
 8002500:	4b92      	ldr	r3, [pc, #584]	; (800274c <HAL_UART_MspInit+0x280>)
 8002502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002504:	f003 0310 	and.w	r3, r3, #16
 8002508:	62bb      	str	r3, [r7, #40]	; 0x28
 800250a:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250c:	2300      	movs	r3, #0
 800250e:	627b      	str	r3, [r7, #36]	; 0x24
 8002510:	4b8e      	ldr	r3, [pc, #568]	; (800274c <HAL_UART_MspInit+0x280>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002514:	4a8d      	ldr	r2, [pc, #564]	; (800274c <HAL_UART_MspInit+0x280>)
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	6313      	str	r3, [r2, #48]	; 0x30
 800251c:	4b8b      	ldr	r3, [pc, #556]	; (800274c <HAL_UART_MspInit+0x280>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
 8002526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002528:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800252c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252e:	2302      	movs	r3, #2
 8002530:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002536:	2303      	movs	r3, #3
 8002538:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800253a:	2307      	movs	r3, #7
 800253c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002542:	4619      	mov	r1, r3
 8002544:	4882      	ldr	r0, [pc, #520]	; (8002750 <HAL_UART_MspInit+0x284>)
 8002546:	f003 fd05 	bl	8005f54 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800254a:	4b82      	ldr	r3, [pc, #520]	; (8002754 <HAL_UART_MspInit+0x288>)
 800254c:	4a82      	ldr	r2, [pc, #520]	; (8002758 <HAL_UART_MspInit+0x28c>)
 800254e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002550:	4b80      	ldr	r3, [pc, #512]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002552:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002556:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002558:	4b7e      	ldr	r3, [pc, #504]	; (8002754 <HAL_UART_MspInit+0x288>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800255e:	4b7d      	ldr	r3, [pc, #500]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002564:	4b7b      	ldr	r3, [pc, #492]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002566:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800256a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800256c:	4b79      	ldr	r3, [pc, #484]	; (8002754 <HAL_UART_MspInit+0x288>)
 800256e:	2200      	movs	r2, #0
 8002570:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002572:	4b78      	ldr	r3, [pc, #480]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002578:	4b76      	ldr	r3, [pc, #472]	; (8002754 <HAL_UART_MspInit+0x288>)
 800257a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800257e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002580:	4b74      	ldr	r3, [pc, #464]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002582:	2200      	movs	r2, #0
 8002584:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002586:	4b73      	ldr	r3, [pc, #460]	; (8002754 <HAL_UART_MspInit+0x288>)
 8002588:	2200      	movs	r2, #0
 800258a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800258c:	4871      	ldr	r0, [pc, #452]	; (8002754 <HAL_UART_MspInit+0x288>)
 800258e:	f001 ff39 	bl	8004404 <HAL_DMA_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002598:	f7ff fa60 	bl	8001a5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a6d      	ldr	r2, [pc, #436]	; (8002754 <HAL_UART_MspInit+0x288>)
 80025a0:	639a      	str	r2, [r3, #56]	; 0x38
 80025a2:	4a6c      	ldr	r2, [pc, #432]	; (8002754 <HAL_UART_MspInit+0x288>)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80025a8:	4b6c      	ldr	r3, [pc, #432]	; (800275c <HAL_UART_MspInit+0x290>)
 80025aa:	4a6d      	ldr	r2, [pc, #436]	; (8002760 <HAL_UART_MspInit+0x294>)
 80025ac:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80025ae:	4b6b      	ldr	r3, [pc, #428]	; (800275c <HAL_UART_MspInit+0x290>)
 80025b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025b6:	4b69      	ldr	r3, [pc, #420]	; (800275c <HAL_UART_MspInit+0x290>)
 80025b8:	2240      	movs	r2, #64	; 0x40
 80025ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025bc:	4b67      	ldr	r3, [pc, #412]	; (800275c <HAL_UART_MspInit+0x290>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025c2:	4b66      	ldr	r3, [pc, #408]	; (800275c <HAL_UART_MspInit+0x290>)
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025ca:	4b64      	ldr	r3, [pc, #400]	; (800275c <HAL_UART_MspInit+0x290>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025d0:	4b62      	ldr	r3, [pc, #392]	; (800275c <HAL_UART_MspInit+0x290>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80025d6:	4b61      	ldr	r3, [pc, #388]	; (800275c <HAL_UART_MspInit+0x290>)
 80025d8:	2200      	movs	r2, #0
 80025da:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025dc:	4b5f      	ldr	r3, [pc, #380]	; (800275c <HAL_UART_MspInit+0x290>)
 80025de:	2200      	movs	r2, #0
 80025e0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025e2:	4b5e      	ldr	r3, [pc, #376]	; (800275c <HAL_UART_MspInit+0x290>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80025e8:	485c      	ldr	r0, [pc, #368]	; (800275c <HAL_UART_MspInit+0x290>)
 80025ea:	f001 ff0b 	bl	8004404 <HAL_DMA_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80025f4:	f7ff fa32 	bl	8001a5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a58      	ldr	r2, [pc, #352]	; (800275c <HAL_UART_MspInit+0x290>)
 80025fc:	635a      	str	r2, [r3, #52]	; 0x34
 80025fe:	4a57      	ldr	r2, [pc, #348]	; (800275c <HAL_UART_MspInit+0x290>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002604:	2200      	movs	r2, #0
 8002606:	2105      	movs	r1, #5
 8002608:	2025      	movs	r0, #37	; 0x25
 800260a:	f001 fed1 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800260e:	2025      	movs	r0, #37	; 0x25
 8002610:	f001 feea 	bl	80043e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002614:	e1e2      	b.n	80029dc <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART2)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a52      	ldr	r2, [pc, #328]	; (8002764 <HAL_UART_MspInit+0x298>)
 800261c:	4293      	cmp	r3, r2
 800261e:	f040 80ad 	bne.w	800277c <HAL_UART_MspInit+0x2b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	623b      	str	r3, [r7, #32]
 8002626:	4b49      	ldr	r3, [pc, #292]	; (800274c <HAL_UART_MspInit+0x280>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	4a48      	ldr	r2, [pc, #288]	; (800274c <HAL_UART_MspInit+0x280>)
 800262c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002630:	6413      	str	r3, [r2, #64]	; 0x40
 8002632:	4b46      	ldr	r3, [pc, #280]	; (800274c <HAL_UART_MspInit+0x280>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263a:	623b      	str	r3, [r7, #32]
 800263c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
 8002642:	4b42      	ldr	r3, [pc, #264]	; (800274c <HAL_UART_MspInit+0x280>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a41      	ldr	r2, [pc, #260]	; (800274c <HAL_UART_MspInit+0x280>)
 8002648:	f043 0308 	orr.w	r3, r3, #8
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b3f      	ldr	r3, [pc, #252]	; (800274c <HAL_UART_MspInit+0x280>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	61fb      	str	r3, [r7, #28]
 8002658:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800265a:	2360      	movs	r3, #96	; 0x60
 800265c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265e:	2302      	movs	r3, #2
 8002660:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002666:	2303      	movs	r3, #3
 8002668:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800266a:	2307      	movs	r3, #7
 800266c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800266e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002672:	4619      	mov	r1, r3
 8002674:	483c      	ldr	r0, [pc, #240]	; (8002768 <HAL_UART_MspInit+0x29c>)
 8002676:	f003 fc6d 	bl	8005f54 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800267a:	4b3c      	ldr	r3, [pc, #240]	; (800276c <HAL_UART_MspInit+0x2a0>)
 800267c:	4a3c      	ldr	r2, [pc, #240]	; (8002770 <HAL_UART_MspInit+0x2a4>)
 800267e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002680:	4b3a      	ldr	r3, [pc, #232]	; (800276c <HAL_UART_MspInit+0x2a0>)
 8002682:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002686:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002688:	4b38      	ldr	r3, [pc, #224]	; (800276c <HAL_UART_MspInit+0x2a0>)
 800268a:	2200      	movs	r2, #0
 800268c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800268e:	4b37      	ldr	r3, [pc, #220]	; (800276c <HAL_UART_MspInit+0x2a0>)
 8002690:	2200      	movs	r2, #0
 8002692:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002694:	4b35      	ldr	r3, [pc, #212]	; (800276c <HAL_UART_MspInit+0x2a0>)
 8002696:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800269a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800269c:	4b33      	ldr	r3, [pc, #204]	; (800276c <HAL_UART_MspInit+0x2a0>)
 800269e:	2200      	movs	r2, #0
 80026a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026a2:	4b32      	ldr	r3, [pc, #200]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80026a8:	4b30      	ldr	r3, [pc, #192]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ae:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026b0:	4b2e      	ldr	r3, [pc, #184]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026b6:	4b2d      	ldr	r3, [pc, #180]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80026bc:	482b      	ldr	r0, [pc, #172]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026be:	f001 fea1 	bl	8004404 <HAL_DMA_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <HAL_UART_MspInit+0x200>
      Error_Handler();
 80026c8:	f7ff f9c8 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4a27      	ldr	r2, [pc, #156]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026d0:	639a      	str	r2, [r3, #56]	; 0x38
 80026d2:	4a26      	ldr	r2, [pc, #152]	; (800276c <HAL_UART_MspInit+0x2a0>)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80026d8:	4b26      	ldr	r3, [pc, #152]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026da:	4a27      	ldr	r2, [pc, #156]	; (8002778 <HAL_UART_MspInit+0x2ac>)
 80026dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80026de:	4b25      	ldr	r3, [pc, #148]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026e4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026e6:	4b23      	ldr	r3, [pc, #140]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026e8:	2240      	movs	r2, #64	; 0x40
 80026ea:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ec:	4b21      	ldr	r3, [pc, #132]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026f2:	4b20      	ldr	r3, [pc, #128]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026fa:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002700:	4b1c      	ldr	r3, [pc, #112]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 8002702:	2200      	movs	r2, #0
 8002704:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002706:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 8002708:	2200      	movs	r2, #0
 800270a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800270c:	4b19      	ldr	r3, [pc, #100]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 800270e:	2200      	movs	r2, #0
 8002710:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002712:	4b18      	ldr	r3, [pc, #96]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 8002714:	2200      	movs	r2, #0
 8002716:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002718:	4816      	ldr	r0, [pc, #88]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 800271a:	f001 fe73 	bl	8004404 <HAL_DMA_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_MspInit+0x25c>
      Error_Handler();
 8002724:	f7ff f99a 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a12      	ldr	r2, [pc, #72]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 800272c:	635a      	str	r2, [r3, #52]	; 0x34
 800272e:	4a11      	ldr	r2, [pc, #68]	; (8002774 <HAL_UART_MspInit+0x2a8>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002734:	2200      	movs	r2, #0
 8002736:	2105      	movs	r1, #5
 8002738:	2026      	movs	r0, #38	; 0x26
 800273a:	f001 fe39 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800273e:	2026      	movs	r0, #38	; 0x26
 8002740:	f001 fe52 	bl	80043e8 <HAL_NVIC_EnableIRQ>
}
 8002744:	e14a      	b.n	80029dc <HAL_UART_MspInit+0x510>
 8002746:	bf00      	nop
 8002748:	40011000 	.word	0x40011000
 800274c:	40023800 	.word	0x40023800
 8002750:	40020000 	.word	0x40020000
 8002754:	2000b674 	.word	0x2000b674
 8002758:	40026440 	.word	0x40026440
 800275c:	2000b5b4 	.word	0x2000b5b4
 8002760:	400264b8 	.word	0x400264b8
 8002764:	40004400 	.word	0x40004400
 8002768:	40020c00 	.word	0x40020c00
 800276c:	2000b3f0 	.word	0x2000b3f0
 8002770:	40026088 	.word	0x40026088
 8002774:	2000b6d4 	.word	0x2000b6d4
 8002778:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a98      	ldr	r2, [pc, #608]	; (80029e4 <HAL_UART_MspInit+0x518>)
 8002782:	4293      	cmp	r3, r2
 8002784:	f040 8093 	bne.w	80028ae <HAL_UART_MspInit+0x3e2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002788:	2300      	movs	r3, #0
 800278a:	61bb      	str	r3, [r7, #24]
 800278c:	4b96      	ldr	r3, [pc, #600]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	4a95      	ldr	r2, [pc, #596]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 8002792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002796:	6413      	str	r3, [r2, #64]	; 0x40
 8002798:	4b93      	ldr	r3, [pc, #588]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a0:	61bb      	str	r3, [r7, #24]
 80027a2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	4b8f      	ldr	r3, [pc, #572]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	4a8e      	ldr	r2, [pc, #568]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80027ae:	f043 0308 	orr.w	r3, r3, #8
 80027b2:	6313      	str	r3, [r2, #48]	; 0x30
 80027b4:	4b8c      	ldr	r3, [pc, #560]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	f003 0308 	and.w	r3, r3, #8
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c6:	2302      	movs	r3, #2
 80027c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ce:	2303      	movs	r3, #3
 80027d0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027d2:	2307      	movs	r3, #7
 80027d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027da:	4619      	mov	r1, r3
 80027dc:	4883      	ldr	r0, [pc, #524]	; (80029ec <HAL_UART_MspInit+0x520>)
 80027de:	f003 fbb9 	bl	8005f54 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80027e2:	4b83      	ldr	r3, [pc, #524]	; (80029f0 <HAL_UART_MspInit+0x524>)
 80027e4:	4a83      	ldr	r2, [pc, #524]	; (80029f4 <HAL_UART_MspInit+0x528>)
 80027e6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80027e8:	4b81      	ldr	r3, [pc, #516]	; (80029f0 <HAL_UART_MspInit+0x524>)
 80027ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027ee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027f0:	4b7f      	ldr	r3, [pc, #508]	; (80029f0 <HAL_UART_MspInit+0x524>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f6:	4b7e      	ldr	r3, [pc, #504]	; (80029f0 <HAL_UART_MspInit+0x524>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027fc:	4b7c      	ldr	r3, [pc, #496]	; (80029f0 <HAL_UART_MspInit+0x524>)
 80027fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002802:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002804:	4b7a      	ldr	r3, [pc, #488]	; (80029f0 <HAL_UART_MspInit+0x524>)
 8002806:	2200      	movs	r2, #0
 8002808:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800280a:	4b79      	ldr	r3, [pc, #484]	; (80029f0 <HAL_UART_MspInit+0x524>)
 800280c:	2200      	movs	r2, #0
 800280e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002810:	4b77      	ldr	r3, [pc, #476]	; (80029f0 <HAL_UART_MspInit+0x524>)
 8002812:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002816:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002818:	4b75      	ldr	r3, [pc, #468]	; (80029f0 <HAL_UART_MspInit+0x524>)
 800281a:	2200      	movs	r2, #0
 800281c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800281e:	4b74      	ldr	r3, [pc, #464]	; (80029f0 <HAL_UART_MspInit+0x524>)
 8002820:	2200      	movs	r2, #0
 8002822:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002824:	4872      	ldr	r0, [pc, #456]	; (80029f0 <HAL_UART_MspInit+0x524>)
 8002826:	f001 fded 	bl	8004404 <HAL_DMA_Init>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <HAL_UART_MspInit+0x368>
      Error_Handler();
 8002830:	f7ff f914 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a6e      	ldr	r2, [pc, #440]	; (80029f0 <HAL_UART_MspInit+0x524>)
 8002838:	639a      	str	r2, [r3, #56]	; 0x38
 800283a:	4a6d      	ldr	r2, [pc, #436]	; (80029f0 <HAL_UART_MspInit+0x524>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002840:	4b6d      	ldr	r3, [pc, #436]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002842:	4a6e      	ldr	r2, [pc, #440]	; (80029fc <HAL_UART_MspInit+0x530>)
 8002844:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002846:	4b6c      	ldr	r3, [pc, #432]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002848:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800284c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800284e:	4b6a      	ldr	r3, [pc, #424]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002850:	2240      	movs	r2, #64	; 0x40
 8002852:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002854:	4b68      	ldr	r3, [pc, #416]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002856:	2200      	movs	r2, #0
 8002858:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285a:	4b67      	ldr	r3, [pc, #412]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 800285c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002860:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002862:	4b65      	ldr	r3, [pc, #404]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002868:	4b63      	ldr	r3, [pc, #396]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 800286a:	2200      	movs	r2, #0
 800286c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800286e:	4b62      	ldr	r3, [pc, #392]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002870:	2200      	movs	r2, #0
 8002872:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002874:	4b60      	ldr	r3, [pc, #384]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002876:	2200      	movs	r2, #0
 8002878:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800287a:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 800287c:	2200      	movs	r2, #0
 800287e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002880:	485d      	ldr	r0, [pc, #372]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002882:	f001 fdbf 	bl	8004404 <HAL_DMA_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 800288c:	f7ff f8e6 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a59      	ldr	r2, [pc, #356]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002894:	635a      	str	r2, [r3, #52]	; 0x34
 8002896:	4a58      	ldr	r2, [pc, #352]	; (80029f8 <HAL_UART_MspInit+0x52c>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800289c:	2200      	movs	r2, #0
 800289e:	2105      	movs	r1, #5
 80028a0:	2027      	movs	r0, #39	; 0x27
 80028a2:	f001 fd85 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028a6:	2027      	movs	r0, #39	; 0x27
 80028a8:	f001 fd9e 	bl	80043e8 <HAL_NVIC_EnableIRQ>
}
 80028ac:	e096      	b.n	80029dc <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART6)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a53      	ldr	r2, [pc, #332]	; (8002a00 <HAL_UART_MspInit+0x534>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	f040 8091 	bne.w	80029dc <HAL_UART_MspInit+0x510>
    __HAL_RCC_USART6_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	4b4a      	ldr	r3, [pc, #296]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c2:	4a49      	ldr	r2, [pc, #292]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028c4:	f043 0320 	orr.w	r3, r3, #32
 80028c8:	6453      	str	r3, [r2, #68]	; 0x44
 80028ca:	4b47      	ldr	r3, [pc, #284]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ce:	f003 0320 	and.w	r3, r3, #32
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	4b43      	ldr	r3, [pc, #268]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a42      	ldr	r2, [pc, #264]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028e0:	f043 0304 	orr.w	r3, r3, #4
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b40      	ldr	r3, [pc, #256]	; (80029e8 <HAL_UART_MspInit+0x51c>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028f2:	23c0      	movs	r3, #192	; 0xc0
 80028f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002902:	2308      	movs	r3, #8
 8002904:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002906:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800290a:	4619      	mov	r1, r3
 800290c:	483d      	ldr	r0, [pc, #244]	; (8002a04 <HAL_UART_MspInit+0x538>)
 800290e:	f003 fb21 	bl	8005f54 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002912:	4b3d      	ldr	r3, [pc, #244]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002914:	4a3d      	ldr	r2, [pc, #244]	; (8002a0c <HAL_UART_MspInit+0x540>)
 8002916:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002918:	4b3b      	ldr	r3, [pc, #236]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 800291a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800291e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002920:	4b39      	ldr	r3, [pc, #228]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002926:	4b38      	ldr	r3, [pc, #224]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002928:	2200      	movs	r2, #0
 800292a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800292c:	4b36      	ldr	r3, [pc, #216]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 800292e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002932:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002934:	4b34      	ldr	r3, [pc, #208]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002936:	2200      	movs	r2, #0
 8002938:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800293a:	4b33      	ldr	r3, [pc, #204]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 800293c:	2200      	movs	r2, #0
 800293e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002940:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002942:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002946:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002948:	4b2f      	ldr	r3, [pc, #188]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 800294a:	2200      	movs	r2, #0
 800294c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800294e:	4b2e      	ldr	r3, [pc, #184]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002950:	2200      	movs	r2, #0
 8002952:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002954:	482c      	ldr	r0, [pc, #176]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002956:	f001 fd55 	bl	8004404 <HAL_DMA_Init>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_UART_MspInit+0x498>
      Error_Handler();
 8002960:	f7ff f87c 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a28      	ldr	r2, [pc, #160]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 8002968:	639a      	str	r2, [r3, #56]	; 0x38
 800296a:	4a27      	ldr	r2, [pc, #156]	; (8002a08 <HAL_UART_MspInit+0x53c>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002970:	4b27      	ldr	r3, [pc, #156]	; (8002a10 <HAL_UART_MspInit+0x544>)
 8002972:	4a28      	ldr	r2, [pc, #160]	; (8002a14 <HAL_UART_MspInit+0x548>)
 8002974:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002976:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <HAL_UART_MspInit+0x544>)
 8002978:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800297c:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800297e:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <HAL_UART_MspInit+0x544>)
 8002980:	2240      	movs	r2, #64	; 0x40
 8002982:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002984:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <HAL_UART_MspInit+0x544>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800298a:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <HAL_UART_MspInit+0x544>)
 800298c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002990:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002992:	4b1f      	ldr	r3, [pc, #124]	; (8002a10 <HAL_UART_MspInit+0x544>)
 8002994:	2200      	movs	r2, #0
 8002996:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002998:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <HAL_UART_MspInit+0x544>)
 800299a:	2200      	movs	r2, #0
 800299c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800299e:	4b1c      	ldr	r3, [pc, #112]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029a4:	4b1a      	ldr	r3, [pc, #104]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029aa:	4b19      	ldr	r3, [pc, #100]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80029b0:	4817      	ldr	r0, [pc, #92]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029b2:	f001 fd27 	bl	8004404 <HAL_DMA_Init>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_UART_MspInit+0x4f4>
      Error_Handler();
 80029bc:	f7ff f84e 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029c4:	635a      	str	r2, [r3, #52]	; 0x34
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <HAL_UART_MspInit+0x544>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2105      	movs	r1, #5
 80029d0:	2047      	movs	r0, #71	; 0x47
 80029d2:	f001 fced 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80029d6:	2047      	movs	r0, #71	; 0x47
 80029d8:	f001 fd06 	bl	80043e8 <HAL_NVIC_EnableIRQ>
}
 80029dc:	bf00      	nop
 80029de:	3740      	adds	r7, #64	; 0x40
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40004800 	.word	0x40004800
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020c00 	.word	0x40020c00
 80029f0:	2000b4b0 	.word	0x2000b4b0
 80029f4:	40026028 	.word	0x40026028
 80029f8:	2000b554 	.word	0x2000b554
 80029fc:	40026058 	.word	0x40026058
 8002a00:	40011400 	.word	0x40011400
 8002a04:	40020800 	.word	0x40020800
 8002a08:	2000b450 	.word	0x2000b450
 8002a0c:	40026428 	.word	0x40026428
 8002a10:	2000b614 	.word	0x2000b614
 8002a14:	400264a0 	.word	0x400264a0

08002a18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a1c:	480d      	ldr	r0, [pc, #52]	; (8002a54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a1e:	490e      	ldr	r1, [pc, #56]	; (8002a58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a20:	4a0e      	ldr	r2, [pc, #56]	; (8002a5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a24:	e002      	b.n	8002a2c <LoopCopyDataInit>

08002a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2a:	3304      	adds	r3, #4

08002a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a30:	d3f9      	bcc.n	8002a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a32:	4a0b      	ldr	r2, [pc, #44]	; (8002a60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a34:	4c0b      	ldr	r4, [pc, #44]	; (8002a64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a38:	e001      	b.n	8002a3e <LoopFillZerobss>

08002a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a3c:	3204      	adds	r2, #4

08002a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a40:	d3fb      	bcc.n	8002a3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a42:	f7ff fa15 	bl	8001e70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a46:	f01d f881 	bl	801fb4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a4a:	f7fe ff65 	bl	8001918 <main>
  bx  lr    
 8002a4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a58:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8002a5c:	08024f00 	.word	0x08024f00
  ldr r2, =_sbss
 8002a60:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8002a64:	20013a4c 	.word	0x20013a4c

08002a68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a68:	e7fe      	b.n	8002a68 <ADC_IRQHandler>
	...

08002a6c <fnd_com_modbus_rtu_init>:
                        RS485_EN4_Pin}};
modbus_regs sys_regs;
modbus_slave slaves[4];

void fnd_com_modbus_rtu_init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
    slave_init(&slaves[0], &port[0], 1, &sys_regs);
 8002a70:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <fnd_com_modbus_rtu_init+0x38>)
 8002a72:	2201      	movs	r2, #1
 8002a74:	490c      	ldr	r1, [pc, #48]	; (8002aa8 <fnd_com_modbus_rtu_init+0x3c>)
 8002a76:	480d      	ldr	r0, [pc, #52]	; (8002aac <fnd_com_modbus_rtu_init+0x40>)
 8002a78:	f01c fea6 	bl	801f7c8 <slave_init>
    slave_init(&slaves[1], &port[1], 2, &sys_regs);
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <fnd_com_modbus_rtu_init+0x38>)
 8002a7e:	2202      	movs	r2, #2
 8002a80:	490b      	ldr	r1, [pc, #44]	; (8002ab0 <fnd_com_modbus_rtu_init+0x44>)
 8002a82:	480c      	ldr	r0, [pc, #48]	; (8002ab4 <fnd_com_modbus_rtu_init+0x48>)
 8002a84:	f01c fea0 	bl	801f7c8 <slave_init>
    slave_init(&slaves[2], &port[2], 3, &sys_regs);
 8002a88:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <fnd_com_modbus_rtu_init+0x38>)
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	490a      	ldr	r1, [pc, #40]	; (8002ab8 <fnd_com_modbus_rtu_init+0x4c>)
 8002a8e:	480b      	ldr	r0, [pc, #44]	; (8002abc <fnd_com_modbus_rtu_init+0x50>)
 8002a90:	f01c fe9a 	bl	801f7c8 <slave_init>
    slave_init(&slaves[3], &port[3], 4, &sys_regs);
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <fnd_com_modbus_rtu_init+0x38>)
 8002a96:	2204      	movs	r2, #4
 8002a98:	4909      	ldr	r1, [pc, #36]	; (8002ac0 <fnd_com_modbus_rtu_init+0x54>)
 8002a9a:	480a      	ldr	r0, [pc, #40]	; (8002ac4 <fnd_com_modbus_rtu_init+0x58>)
 8002a9c:	f01c fe94 	bl	801f7c8 <slave_init>
}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	2000c880 	.word	0x2000c880
 8002aa8:	20000004 	.word	0x20000004
 8002aac:	2000b800 	.word	0x2000b800
 8002ab0:	20000010 	.word	0x20000010
 8002ab4:	2000bc20 	.word	0x2000bc20
 8002ab8:	2000001c 	.word	0x2000001c
 8002abc:	2000c040 	.word	0x2000c040
 8002ac0:	20000028 	.word	0x20000028
 8002ac4:	2000c460 	.word	0x2000c460

08002ac8 <fnd_com_modbus_rtu_uart_idle_irq>:
void fnd_com_modbus_rtu_uart_idle_irq(UART_HandleTypeDef *huart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
    if (huart == slaves[0].uart_port->uart)
 8002ad0:	4b16      	ldr	r3, [pc, #88]	; (8002b2c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d103      	bne.n	8002ae4 <fnd_com_modbus_rtu_uart_idle_irq+0x1c>
    {
        slave_uart_idle(&slaves[0]);
 8002adc:	4813      	ldr	r0, [pc, #76]	; (8002b2c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002ade:	f01c feab 	bl	801f838 <slave_uart_idle>
    }
    else if (huart == slaves[3].uart_port->uart)
    {
        slave_uart_idle(&slaves[3]);
    }
}
 8002ae2:	e01f      	b.n	8002b24 <fnd_com_modbus_rtu_uart_idle_irq+0x5c>
    else if (huart == slaves[1].uart_port->uart)
 8002ae4:	4b11      	ldr	r3, [pc, #68]	; (8002b2c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002ae6:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d103      	bne.n	8002afa <fnd_com_modbus_rtu_uart_idle_irq+0x32>
        slave_uart_idle(&slaves[1]);
 8002af2:	480f      	ldr	r0, [pc, #60]	; (8002b30 <fnd_com_modbus_rtu_uart_idle_irq+0x68>)
 8002af4:	f01c fea0 	bl	801f838 <slave_uart_idle>
}
 8002af8:	e014      	b.n	8002b24 <fnd_com_modbus_rtu_uart_idle_irq+0x5c>
    else if (huart == slaves[2].uart_port->uart)
 8002afa:	4b0c      	ldr	r3, [pc, #48]	; (8002b2c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002afc:	f8d3 3840 	ldr.w	r3, [r3, #2112]	; 0x840
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d103      	bne.n	8002b10 <fnd_com_modbus_rtu_uart_idle_irq+0x48>
        slave_uart_idle(&slaves[2]);
 8002b08:	480a      	ldr	r0, [pc, #40]	; (8002b34 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 8002b0a:	f01c fe95 	bl	801f838 <slave_uart_idle>
}
 8002b0e:	e009      	b.n	8002b24 <fnd_com_modbus_rtu_uart_idle_irq+0x5c>
    else if (huart == slaves[3].uart_port->uart)
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002b12:	f8d3 3c60 	ldr.w	r3, [r3, #3168]	; 0xc60
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d102      	bne.n	8002b24 <fnd_com_modbus_rtu_uart_idle_irq+0x5c>
        slave_uart_idle(&slaves[3]);
 8002b1e:	4806      	ldr	r0, [pc, #24]	; (8002b38 <fnd_com_modbus_rtu_uart_idle_irq+0x70>)
 8002b20:	f01c fe8a 	bl	801f838 <slave_uart_idle>
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	2000b800 	.word	0x2000b800
 8002b30:	2000bc20 	.word	0x2000bc20
 8002b34:	2000c040 	.word	0x2000c040
 8002b38:	2000c460 	.word	0x2000c460

08002b3c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
    if (huart == slaves[0].uart_port->uart)
 8002b44:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <HAL_UART_TxCpltCallback+0x6c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d104      	bne.n	8002b5a <HAL_UART_TxCpltCallback+0x1e>
    {
        slave_set_tx_rx(&slaves[0], rx);
 8002b50:	2100      	movs	r1, #0
 8002b52:	4815      	ldr	r0, [pc, #84]	; (8002ba8 <HAL_UART_TxCpltCallback+0x6c>)
 8002b54:	f01c feb0 	bl	801f8b8 <slave_set_tx_rx>
 8002b58:	e00a      	b.n	8002b70 <HAL_UART_TxCpltCallback+0x34>
    }
    else if (huart == slaves[1].uart_port->uart)
 8002b5a:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <HAL_UART_TxCpltCallback+0x6c>)
 8002b5c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d103      	bne.n	8002b70 <HAL_UART_TxCpltCallback+0x34>
    {
        slave_set_tx_rx(&slaves[1], rx);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4810      	ldr	r0, [pc, #64]	; (8002bac <HAL_UART_TxCpltCallback+0x70>)
 8002b6c:	f01c fea4 	bl	801f8b8 <slave_set_tx_rx>
    }
    if (huart == slaves[2].uart_port->uart)
 8002b70:	4b0d      	ldr	r3, [pc, #52]	; (8002ba8 <HAL_UART_TxCpltCallback+0x6c>)
 8002b72:	f8d3 3840 	ldr.w	r3, [r3, #2112]	; 0x840
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d104      	bne.n	8002b88 <HAL_UART_TxCpltCallback+0x4c>
    {
        slave_set_tx_rx(&slaves[2], rx);
 8002b7e:	2100      	movs	r1, #0
 8002b80:	480b      	ldr	r0, [pc, #44]	; (8002bb0 <HAL_UART_TxCpltCallback+0x74>)
 8002b82:	f01c fe99 	bl	801f8b8 <slave_set_tx_rx>
    }
    else if (huart == slaves[3].uart_port->uart)
    {
        slave_set_tx_rx(&slaves[3], rx);
    }
}
 8002b86:	e00a      	b.n	8002b9e <HAL_UART_TxCpltCallback+0x62>
    else if (huart == slaves[3].uart_port->uart)
 8002b88:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <HAL_UART_TxCpltCallback+0x6c>)
 8002b8a:	f8d3 3c60 	ldr.w	r3, [r3, #3168]	; 0xc60
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d103      	bne.n	8002b9e <HAL_UART_TxCpltCallback+0x62>
        slave_set_tx_rx(&slaves[3], rx);
 8002b96:	2100      	movs	r1, #0
 8002b98:	4806      	ldr	r0, [pc, #24]	; (8002bb4 <HAL_UART_TxCpltCallback+0x78>)
 8002b9a:	f01c fe8d 	bl	801f8b8 <slave_set_tx_rx>
}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	2000b800 	.word	0x2000b800
 8002bac:	2000bc20 	.word	0x2000bc20
 8002bb0:	2000c040 	.word	0x2000c040
 8002bb4:	2000c460 	.word	0x2000c460

08002bb8 <fnd_com_modbus_rtu_slave1_wait>:

void fnd_com_modbus_rtu_slave1_wait(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[0]);
 8002bbc:	4802      	ldr	r0, [pc, #8]	; (8002bc8 <fnd_com_modbus_rtu_slave1_wait+0x10>)
 8002bbe:	f01c fe94 	bl	801f8ea <slave_wait_request>
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	2000b800 	.word	0x2000b800

08002bcc <fnd_com_modbus_rtu_slave2_wait>:
void fnd_com_modbus_rtu_slave2_wait(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[1]);
 8002bd0:	4802      	ldr	r0, [pc, #8]	; (8002bdc <fnd_com_modbus_rtu_slave2_wait+0x10>)
 8002bd2:	f01c fe8a 	bl	801f8ea <slave_wait_request>
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	2000bc20 	.word	0x2000bc20

08002be0 <fnd_com_modbus_rtu_slave3_wait>:
void fnd_com_modbus_rtu_slave3_wait(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[2]);
 8002be4:	4802      	ldr	r0, [pc, #8]	; (8002bf0 <fnd_com_modbus_rtu_slave3_wait+0x10>)
 8002be6:	f01c fe80 	bl	801f8ea <slave_wait_request>
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	2000c040 	.word	0x2000c040

08002bf4 <fnd_com_modbus_rtu_slave4_wait>:
void fnd_com_modbus_rtu_slave4_wait(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[3]);
 8002bf8:	4802      	ldr	r0, [pc, #8]	; (8002c04 <fnd_com_modbus_rtu_slave4_wait+0x10>)
 8002bfa:	f01c fe76 	bl	801f8ea <slave_wait_request>
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	2000c460 	.word	0x2000c460

08002c08 <get_channel_average>:
#define VAL_FB_END_CH 9

uint32_t fnd_adc_data[ADC_TOTAL_CH * DATA_PER_CH];

static float get_channel_average(uint8_t ch_idx)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
    float sum = 0;
 8002c12:	f04f 0300 	mov.w	r3, #0
 8002c16:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002c18:	2300      	movs	r3, #0
 8002c1a:	72fb      	strb	r3, [r7, #11]
 8002c1c:	e017      	b.n	8002c4e <get_channel_average+0x46>
    {
        sum = sum + fnd_adc_data[ch_idx + i * ADC_TOTAL_CH];
 8002c1e:	79f9      	ldrb	r1, [r7, #7]
 8002c20:	7afa      	ldrb	r2, [r7, #11]
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	4a11      	ldr	r2, [pc, #68]	; (8002c74 <get_channel_average+0x6c>)
 8002c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c34:	ee07 3a90 	vmov	s15, r3
 8002c38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c44:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002c48:	7afb      	ldrb	r3, [r7, #11]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	72fb      	strb	r3, [r7, #11]
 8002c4e:	7afb      	ldrb	r3, [r7, #11]
 8002c50:	2b09      	cmp	r3, #9
 8002c52:	d9e4      	bls.n	8002c1e <get_channel_average+0x16>
    }
    return sum / DATA_PER_CH;
 8002c54:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c58:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c5c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002c60:	eef0 7a66 	vmov.f32	s15, s13
}
 8002c64:	eeb0 0a67 	vmov.f32	s0, s15
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	2000ce80 	.word	0x2000ce80

08002c78 <calculate_ntc_temperature>:

static float calculate_ntc_temperature(double res_value, double res_ref, double b_value)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002c82:	ed87 1b02 	vstr	d1, [r7, #8]
 8002c86:	ed87 2b00 	vstr	d2, [r7]
    return (float)(1 / (((log(res_value / res_ref)) / b_value) + (1 / (273.15 + 25))) - 273.15);
 8002c8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c92:	f7fd fdd3 	bl	800083c <__aeabi_ddiv>
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	ec43 2b17 	vmov	d7, r2, r3
 8002c9e:	eeb0 0a47 	vmov.f32	s0, s14
 8002ca2:	eef0 0a67 	vmov.f32	s1, s15
 8002ca6:	f01d ff2f 	bl	8020b08 <log>
 8002caa:	ec51 0b10 	vmov	r0, r1, d0
 8002cae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cb2:	f7fd fdc3 	bl	800083c <__aeabi_ddiv>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4610      	mov	r0, r2
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	a315      	add	r3, pc, #84	; (adr r3, 8002d14 <calculate_ntc_temperature+0x9c>)
 8002cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc4:	f7fd fada 	bl	800027c <__adddf3>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	f04f 0000 	mov.w	r0, #0
 8002cd0:	490f      	ldr	r1, [pc, #60]	; (8002d10 <calculate_ntc_temperature+0x98>)
 8002cd2:	f7fd fdb3 	bl	800083c <__aeabi_ddiv>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4610      	mov	r0, r2
 8002cdc:	4619      	mov	r1, r3
 8002cde:	a30a      	add	r3, pc, #40	; (adr r3, 8002d08 <calculate_ntc_temperature+0x90>)
 8002ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce4:	f7fd fac8 	bl	8000278 <__aeabi_dsub>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	4610      	mov	r0, r2
 8002cee:	4619      	mov	r1, r3
 8002cf0:	f7fd ff2a 	bl	8000b48 <__aeabi_d2f>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	ee07 3a90 	vmov	s15, r3
}
 8002cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	f3af 8000 	nop.w
 8002d08:	66666666 	.word	0x66666666
 8002d0c:	40711266 	.word	0x40711266
 8002d10:	3ff00000 	.word	0x3ff00000
 8002d14:	dcb5db83 	.word	0xdcb5db83
 8002d18:	3f6b79e1 	.word	0x3f6b79e1

08002d1c <fnd_input_adc_init_check>:

static void fnd_input_adc_init_check(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
    static uint8_t init_flag = 0;
    if (init_flag == 0)
 8002d20:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <fnd_input_adc_init_check+0x20>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d107      	bne.n	8002d38 <fnd_input_adc_init_check+0x1c>
    {
        HAL_ADC_Start_DMA(&hadc1, fnd_adc_data, ADC_TOTAL_CH * DATA_PER_CH);
 8002d28:	2282      	movs	r2, #130	; 0x82
 8002d2a:	4905      	ldr	r1, [pc, #20]	; (8002d40 <fnd_input_adc_init_check+0x24>)
 8002d2c:	4805      	ldr	r0, [pc, #20]	; (8002d44 <fnd_input_adc_init_check+0x28>)
 8002d2e:	f000 feb9 	bl	8003aa4 <HAL_ADC_Start_DMA>
        init_flag = 1;
 8002d32:	4b02      	ldr	r3, [pc, #8]	; (8002d3c <fnd_input_adc_init_check+0x20>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	701a      	strb	r2, [r3, #0]
    }
}
 8002d38:	bf00      	nop
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	2000017c 	.word	0x2000017c
 8002d40:	2000ce80 	.word	0x2000ce80
 8002d44:	2000b0fc 	.word	0x2000b0fc

08002d48 <fnd_input_adc_read_dp>:

void fnd_input_adc_read_dp(float *values)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002d50:	f7ff ffe4 	bl	8002d1c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (DP_END_CH - DP_START_CH + 1); i++)
 8002d54:	2300      	movs	r3, #0
 8002d56:	73fb      	strb	r3, [r7, #15]
 8002d58:	e00e      	b.n	8002d78 <fnd_input_adc_read_dp+0x30>
    {
        float dp_adc_value = get_channel_average(i + DP_START_CH);
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff53 	bl	8002c08 <get_channel_average>
 8002d62:	ed87 0a02 	vstr	s0, [r7, #8]
        values[i] = dp_adc_value;
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < (DP_END_CH - DP_START_CH + 1); i++)
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	3301      	adds	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d9ed      	bls.n	8002d5a <fnd_input_adc_read_dp+0x12>
    }
}
 8002d7e:	bf00      	nop
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <fnd_input_adc_read_ntc>:

void fnd_input_adc_read_ntc(float *values)
{
 8002d88:	b5b0      	push	{r4, r5, r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002d90:	f7ff ffc4 	bl	8002d1c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (NTC_END_CH - NTC_START_CH + 1); i++)
 8002d94:	2300      	movs	r3, #0
 8002d96:	75fb      	strb	r3, [r7, #23]
 8002d98:	e041      	b.n	8002e1e <fnd_input_adc_read_ntc+0x96>
    {
        float ntc_adc_value = get_channel_average(i + NTC_START_CH);
 8002d9a:	7dfb      	ldrb	r3, [r7, #23]
 8002d9c:	3303      	adds	r3, #3
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff31 	bl	8002c08 <get_channel_average>
 8002da6:	ed87 0a04 	vstr	s0, [r7, #16]
        float ntc_resister_value = (float)10.0 * ntc_adc_value / (4095.1 - ntc_adc_value);
 8002daa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002db2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db6:	ee17 0a90 	vmov	r0, s15
 8002dba:	f7fd fbbd 	bl	8000538 <__aeabi_f2d>
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	460d      	mov	r5, r1
 8002dc2:	6938      	ldr	r0, [r7, #16]
 8002dc4:	f7fd fbb8 	bl	8000538 <__aeabi_f2d>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	a11c      	add	r1, pc, #112	; (adr r1, 8002e40 <fnd_input_adc_read_ntc+0xb8>)
 8002dce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002dd2:	f7fd fa51 	bl	8000278 <__aeabi_dsub>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4620      	mov	r0, r4
 8002ddc:	4629      	mov	r1, r5
 8002dde:	f7fd fd2d 	bl	800083c <__aeabi_ddiv>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	f7fd fead 	bl	8000b48 <__aeabi_d2f>
 8002dee:	4603      	mov	r3, r0
 8002df0:	60fb      	str	r3, [r7, #12]
        values[i] = calculate_ntc_temperature(ntc_resister_value, 10.0, 3950);
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7fd fba0 	bl	8000538 <__aeabi_f2d>
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	18d4      	adds	r4, r2, r3
 8002e00:	ed9f 2b0b 	vldr	d2, [pc, #44]	; 8002e30 <fnd_input_adc_read_ntc+0xa8>
 8002e04:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8002e38 <fnd_input_adc_read_ntc+0xb0>
 8002e08:	ec41 0b10 	vmov	d0, r0, r1
 8002e0c:	f7ff ff34 	bl	8002c78 <calculate_ntc_temperature>
 8002e10:	eef0 7a40 	vmov.f32	s15, s0
 8002e14:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < (NTC_END_CH - NTC_START_CH + 1); i++)
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	75fb      	strb	r3, [r7, #23]
 8002e1e:	7dfb      	ldrb	r3, [r7, #23]
 8002e20:	2b05      	cmp	r3, #5
 8002e22:	d9ba      	bls.n	8002d9a <fnd_input_adc_read_ntc+0x12>
    }
}
 8002e24:	bf00      	nop
 8002e26:	bf00      	nop
 8002e28:	3718      	adds	r7, #24
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	00000000 	.word	0x00000000
 8002e34:	40aedc00 	.word	0x40aedc00
 8002e38:	00000000 	.word	0x00000000
 8002e3c:	40240000 	.word	0x40240000
 8002e40:	33333333 	.word	0x33333333
 8002e44:	40affe33 	.word	0x40affe33

08002e48 <fnd_input_adc_read_val_fb>:

void fnd_input_adc_read_val_fb(float *values)
{
 8002e48:	b590      	push	{r4, r7, lr}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002e50:	f7ff ff64 	bl	8002d1c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (VAL_FB_END_CH - VAL_FB_START_CH + 1); i++)
 8002e54:	2300      	movs	r3, #0
 8002e56:	73fb      	strb	r3, [r7, #15]
 8002e58:	e010      	b.n	8002e7c <fnd_input_adc_read_val_fb+0x34>
    {
        values[i] = get_channel_average(i + VAL_FB_START_CH);
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	3309      	adds	r3, #9
 8002e5e:	b2d9      	uxtb	r1, r3
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	18d4      	adds	r4, r2, r3
 8002e68:	4608      	mov	r0, r1
 8002e6a:	f7ff fecd 	bl	8002c08 <get_channel_average>
 8002e6e:	eef0 7a40 	vmov.f32	s15, s0
 8002e72:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < (VAL_FB_END_CH - VAL_FB_START_CH + 1); i++)
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0eb      	beq.n	8002e5a <fnd_input_adc_read_val_fb+0x12>
    }
}
 8002e82:	bf00      	nop
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd90      	pop	{r4, r7, pc}

08002e8c <fnd_input_gpio_read_di>:

GPIO_TypeDef *gpio_input_port[4] = {DI_01_GPIO_Port, DI_02_GPIO_Port, DI_03_GPIO_Port, DI_04_GPIO_Port};
uint16_t gpio_input_pin[4] = {DI_01_Pin, DI_02_Pin, DI_03_Pin, DI_04_Pin};

void fnd_input_gpio_read_di(uint8_t *values)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 8002e94:	2300      	movs	r3, #0
 8002e96:	73fb      	strb	r3, [r7, #15]
 8002e98:	e019      	b.n	8002ece <fnd_input_gpio_read_di+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_input_port[i], gpio_input_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
 8002e9c:	4a10      	ldr	r2, [pc, #64]	; (8002ee0 <fnd_input_gpio_read_di+0x54>)
 8002e9e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	490f      	ldr	r1, [pc, #60]	; (8002ee4 <fnd_input_gpio_read_di+0x58>)
 8002ea6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4610      	mov	r0, r2
 8002eae:	f003 f9ed 	bl	800628c <HAL_GPIO_ReadPin>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	bf0c      	ite	eq
 8002eb8:	2301      	moveq	r3, #1
 8002eba:	2300      	movne	r3, #0
 8002ebc:	b2d9      	uxtb	r1, r3
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	460a      	mov	r2, r1
 8002ec6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d9e2      	bls.n	8002e9a <fnd_input_gpio_read_di+0xe>
    }
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000034 	.word	0x20000034
 8002ee4:	20000044 	.word	0x20000044

08002ee8 <fnd_input_gpio_read_id>:

void fnd_input_gpio_read_id(uint8_t *values)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(ID_LD_GPIO_Port, ID_LD_Pin, GPIO_PIN_RESET);
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2120      	movs	r1, #32
 8002ef4:	4821      	ldr	r0, [pc, #132]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002ef6:	f003 f9e1 	bl	80062bc <HAL_GPIO_WritePin>
    osDelay(1);
 8002efa:	2001      	movs	r0, #1
 8002efc:	f008 fb87 	bl	800b60e <osDelay>
    HAL_GPIO_WritePin(ID_LD_GPIO_Port, ID_LD_Pin, GPIO_PIN_SET);
 8002f00:	2201      	movs	r2, #1
 8002f02:	2120      	movs	r1, #32
 8002f04:	481d      	ldr	r0, [pc, #116]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002f06:	f003 f9d9 	bl	80062bc <HAL_GPIO_WritePin>
    values[7] = HAL_GPIO_ReadPin(ID_DATA_GPIO_Port, ID_DATA_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002f0a:	2110      	movs	r1, #16
 8002f0c:	481b      	ldr	r0, [pc, #108]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002f0e:	f003 f9bd 	bl	800628c <HAL_GPIO_ReadPin>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	3307      	adds	r3, #7
 8002f22:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < 7; i++)
 8002f24:	2300      	movs	r3, #0
 8002f26:	73fb      	strb	r3, [r7, #15]
 8002f28:	e020      	b.n	8002f6c <fnd_input_gpio_read_id+0x84>
    {
        HAL_GPIO_WritePin(ID_CLK_GPIO_Port, ID_CLK_Pin, GPIO_PIN_RESET);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2140      	movs	r1, #64	; 0x40
 8002f2e:	4813      	ldr	r0, [pc, #76]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002f30:	f003 f9c4 	bl	80062bc <HAL_GPIO_WritePin>
        osDelay(1);
 8002f34:	2001      	movs	r0, #1
 8002f36:	f008 fb6a 	bl	800b60e <osDelay>
        HAL_GPIO_WritePin(ID_CLK_GPIO_Port, ID_CLK_Pin, GPIO_PIN_SET);
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	2140      	movs	r1, #64	; 0x40
 8002f3e:	480f      	ldr	r0, [pc, #60]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002f40:	f003 f9bc 	bl	80062bc <HAL_GPIO_WritePin>
        values[6 - i] = HAL_GPIO_ReadPin(ID_DATA_GPIO_Port, ID_DATA_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002f44:	2110      	movs	r1, #16
 8002f46:	480d      	ldr	r0, [pc, #52]	; (8002f7c <fnd_input_gpio_read_id+0x94>)
 8002f48:	f003 f9a0 	bl	800628c <HAL_GPIO_ReadPin>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	f1c3 0306 	rsb	r3, r3, #6
 8002f5e:	4619      	mov	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	440b      	add	r3, r1
 8002f64:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 7; i++)
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
 8002f6e:	2b06      	cmp	r3, #6
 8002f70:	d9db      	bls.n	8002f2a <fnd_input_gpio_read_id+0x42>
    }
 8002f72:	bf00      	nop
 8002f74:	bf00      	nop
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40021000 	.word	0x40021000

08002f80 <sht_write_cmd>:
#define I2C_TIMEOUT 100

I2C_HandleTypeDef *sht_i2c[2] = {&hi2c1, &hi2c3};

static HAL_StatusTypeDef sht_write_cmd(I2C_HandleTypeDef *hi2c, uint16_t cmd)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af02      	add	r7, sp, #8
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	807b      	strh	r3, [r7, #2]
    uint8_t buff[2] = {cmd >> 8, cmd};
 8002f8c:	887b      	ldrh	r3, [r7, #2]
 8002f8e:	0a1b      	lsrs	r3, r3, #8
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	733b      	strb	r3, [r7, #12]
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, SHT_ADDR, buff, 2, I2C_TIMEOUT);
 8002f9c:	f107 020c 	add.w	r2, r7, #12
 8002fa0:	2364      	movs	r3, #100	; 0x64
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	2188      	movs	r1, #136	; 0x88
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f003 faff 	bl	80065ac <HAL_I2C_Master_Transmit>
 8002fae:	4603      	mov	r3, r0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <calculate_crc>:

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 8002fc2:	23ff      	movs	r3, #255	; 0xff
 8002fc4:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < length; i++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]
 8002fca:	e020      	b.n	800300e <calculate_crc+0x56>
    {
        crc ^= data[i];
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	781a      	ldrb	r2, [r3, #0]
 8002fd4:	7dfb      	ldrb	r3, [r7, #23]
 8002fd6:	4053      	eors	r3, r2
 8002fd8:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	e010      	b.n	8003002 <calculate_crc+0x4a>
        {
            if ((crc & 0x80u) != 0)
 8002fe0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	da06      	bge.n	8002ff6 <calculate_crc+0x3e>
            {
                crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8002fe8:	7dfb      	ldrb	r3, [r7, #23]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8002ff2:	75fb      	strb	r3, [r7, #23]
 8002ff4:	e002      	b.n	8002ffc <calculate_crc+0x44>
            }
            else
            {
                crc <<= 1u;
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	3301      	adds	r3, #1
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b07      	cmp	r3, #7
 8003006:	d9eb      	bls.n	8002fe0 <calculate_crc+0x28>
    for (size_t i = 0; i < length; i++)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	3301      	adds	r3, #1
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d3da      	bcc.n	8002fcc <calculate_crc+0x14>
            }
        }
    }
    return crc;
 8003016:	7dfb      	ldrb	r3, [r7, #23]
}
 8003018:	4618      	mov	r0, r3
 800301a:	371c      	adds	r7, #28
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <fnd_input_i2c_read_sht_temp_humi>:

HAL_StatusTypeDef fnd_input_i2c_read_sht_temp_humi(uint8_t idx, float *values)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af02      	add	r7, sp, #8
 800302a:	4603      	mov	r3, r0
 800302c:	6039      	str	r1, [r7, #0]
 800302e:	71fb      	strb	r3, [r7, #7]
    uint8_t buff[6] = {0};
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	2300      	movs	r3, #0
 8003036:	823b      	strh	r3, [r7, #16]

    if (HAL_I2C_IsDeviceReady(sht_i2c[idx], SHT_ADDR, 10, I2C_TIMEOUT) != HAL_OK)
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	4a46      	ldr	r2, [pc, #280]	; (8003154 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 800303c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003040:	2364      	movs	r3, #100	; 0x64
 8003042:	220a      	movs	r2, #10
 8003044:	2188      	movs	r1, #136	; 0x88
 8003046:	f003 fdd5 	bl	8006bf4 <HAL_I2C_IsDeviceReady>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00c      	beq.n	800306a <fnd_input_i2c_read_sht_temp_humi+0x46>
    {
        if (idx == 0)
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d102      	bne.n	800305c <fnd_input_i2c_read_sht_temp_humi+0x38>
        {
            MX_I2C1_Init();
 8003056:	f7fe fb63 	bl	8001720 <MX_I2C1_Init>
 800305a:	e004      	b.n	8003066 <fnd_input_i2c_read_sht_temp_humi+0x42>
        }
        else if (idx == 1)
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <fnd_input_i2c_read_sht_temp_humi+0x42>
        {
            MX_I2C3_Init();
 8003062:	f7fe fb8b 	bl	800177c <MX_I2C3_Init>
        }
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e070      	b.n	800314c <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (sht_write_cmd(sht_i2c[idx], 0x240B) != HAL_OK)
 800306a:	79fb      	ldrb	r3, [r7, #7]
 800306c:	4a39      	ldr	r2, [pc, #228]	; (8003154 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 800306e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003072:	f242 410b 	movw	r1, #9227	; 0x240b
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff ff82 	bl	8002f80 <sht_write_cmd>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <fnd_input_i2c_read_sht_temp_humi+0x62>
    {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e062      	b.n	800314c <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    osDelay(50);
 8003086:	2032      	movs	r0, #50	; 0x32
 8003088:	f008 fac1 	bl	800b60e <osDelay>

    if (HAL_I2C_Master_Receive(sht_i2c[idx], SHT_ADDR | 0x01, buff, 6, I2C_TIMEOUT) != HAL_OK)
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	4a31      	ldr	r2, [pc, #196]	; (8003154 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 8003090:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003094:	f107 020c 	add.w	r2, r7, #12
 8003098:	2364      	movs	r3, #100	; 0x64
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	2306      	movs	r3, #6
 800309e:	2189      	movs	r1, #137	; 0x89
 80030a0:	f003 fb82 	bl	80067a8 <HAL_I2C_Master_Receive>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <fnd_input_i2c_read_sht_temp_humi+0x8a>
    {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e04e      	b.n	800314c <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (calculate_crc(buff, 2) == buff[2] && calculate_crc(&buff[3], 2) == buff[5])
 80030ae:	f107 030c 	add.w	r3, r7, #12
 80030b2:	2102      	movs	r1, #2
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff ff7f 	bl	8002fb8 <calculate_crc>
 80030ba:	4603      	mov	r3, r0
 80030bc:	461a      	mov	r2, r3
 80030be:	7bbb      	ldrb	r3, [r7, #14]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d142      	bne.n	800314a <fnd_input_i2c_read_sht_temp_humi+0x126>
 80030c4:	f107 030c 	add.w	r3, r7, #12
 80030c8:	3303      	adds	r3, #3
 80030ca:	2102      	movs	r1, #2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff73 	bl	8002fb8 <calculate_crc>
 80030d2:	4603      	mov	r3, r0
 80030d4:	461a      	mov	r2, r3
 80030d6:	7c7b      	ldrb	r3, [r7, #17]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d136      	bne.n	800314a <fnd_input_i2c_read_sht_temp_humi+0x126>
    {
        uint16_t temp_value = ((uint16_t)buff[0] << 8) | buff[1];
 80030dc:	7b3b      	ldrb	r3, [r7, #12]
 80030de:	021b      	lsls	r3, r3, #8
 80030e0:	b21a      	sxth	r2, r3
 80030e2:	7b7b      	ldrb	r3, [r7, #13]
 80030e4:	b21b      	sxth	r3, r3
 80030e6:	4313      	orrs	r3, r2
 80030e8:	b21b      	sxth	r3, r3
 80030ea:	82fb      	strh	r3, [r7, #22]
        values[0] = -45 + 175 * ((float)temp_value / 65535);
 80030ec:	8afb      	ldrh	r3, [r7, #22]
 80030ee:	ee07 3a90 	vmov	s15, r3
 80030f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030f6:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003158 <fnd_input_i2c_read_sht_temp_humi+0x134>
 80030fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030fe:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800315c <fnd_input_i2c_read_sht_temp_humi+0x138>
 8003102:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003106:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003160 <fnd_input_i2c_read_sht_temp_humi+0x13c>
 800310a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	edc3 7a00 	vstr	s15, [r3]

        uint16_t humi_value = ((uint16_t)buff[3] << 8) | buff[4];
 8003114:	7bfb      	ldrb	r3, [r7, #15]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	b21a      	sxth	r2, r3
 800311a:	7c3b      	ldrb	r3, [r7, #16]
 800311c:	b21b      	sxth	r3, r3
 800311e:	4313      	orrs	r3, r2
 8003120:	b21b      	sxth	r3, r3
 8003122:	82bb      	strh	r3, [r7, #20]
        values[1] = 100 * ((float)humi_value / 65535);
 8003124:	8abb      	ldrh	r3, [r7, #20]
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800312e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8003158 <fnd_input_i2c_read_sht_temp_humi+0x134>
 8003132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	3304      	adds	r3, #4
 800313a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003164 <fnd_input_i2c_read_sht_temp_humi+0x140>
 800313e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003142:	edc3 7a00 	vstr	s15, [r3]
        return HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	e000      	b.n	800314c <fnd_input_i2c_read_sht_temp_humi+0x128>
    }
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
}
 800314c:	4618      	mov	r0, r3
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	2000004c 	.word	0x2000004c
 8003158:	477fff00 	.word	0x477fff00
 800315c:	432f0000 	.word	0x432f0000
 8003160:	42340000 	.word	0x42340000
 8003164:	42c80000 	.word	0x42c80000

08003168 <fnd_input_i2c_read_sht>:

void fnd_input_i2c_read_sht(float *values)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
    float sht1_values[2] = {0};
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
    float sht2_values[2] = {0};
 800317a:	f107 030c 	add.w	r3, r7, #12
 800317e:	2200      	movs	r2, #0
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef status = fnd_input_i2c_read_sht_temp_humi(0, sht1_values);
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	4619      	mov	r1, r3
 800318a:	2000      	movs	r0, #0
 800318c:	f7ff ff4a 	bl	8003024 <fnd_input_i2c_read_sht_temp_humi>
 8003190:	4603      	mov	r3, r0
 8003192:	777b      	strb	r3, [r7, #29]
    for (uint8_t i = 0; i < 2; i++)
 8003194:	2300      	movs	r3, #0
 8003196:	77fb      	strb	r3, [r7, #31]
 8003198:	e023      	b.n	80031e2 <fnd_input_i2c_read_sht+0x7a>
    {
        values[i] = (status == HAL_OK) ? (int16_t)(sht1_values[i] * 10) : (-1);
 800319a:	7f7b      	ldrb	r3, [r7, #29]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d115      	bne.n	80031cc <fnd_input_i2c_read_sht+0x64>
 80031a0:	7ffb      	ldrb	r3, [r7, #31]
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	f107 0220 	add.w	r2, r7, #32
 80031a8:	4413      	add	r3, r2
 80031aa:	3b0c      	subs	r3, #12
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80031b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031bc:	ee17 3a90 	vmov	r3, s15
 80031c0:	b21b      	sxth	r3, r3
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ca:	e001      	b.n	80031d0 <fnd_input_i2c_read_sht+0x68>
 80031cc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80031d0:	7ffb      	ldrb	r3, [r7, #31]
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4413      	add	r3, r2
 80031d8:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 2; i++)
 80031dc:	7ffb      	ldrb	r3, [r7, #31]
 80031de:	3301      	adds	r3, #1
 80031e0:	77fb      	strb	r3, [r7, #31]
 80031e2:	7ffb      	ldrb	r3, [r7, #31]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d9d8      	bls.n	800319a <fnd_input_i2c_read_sht+0x32>
    }
    status = fnd_input_i2c_read_sht_temp_humi(1, sht2_values);
 80031e8:	f107 030c 	add.w	r3, r7, #12
 80031ec:	4619      	mov	r1, r3
 80031ee:	2001      	movs	r0, #1
 80031f0:	f7ff ff18 	bl	8003024 <fnd_input_i2c_read_sht_temp_humi>
 80031f4:	4603      	mov	r3, r0
 80031f6:	777b      	strb	r3, [r7, #29]
    for (uint8_t i = 0; i < 2; i++)
 80031f8:	2300      	movs	r3, #0
 80031fa:	77bb      	strb	r3, [r7, #30]
 80031fc:	e024      	b.n	8003248 <fnd_input_i2c_read_sht+0xe0>
    {
        values[2 + i] = (status == HAL_OK) ? (int16_t)(sht2_values[i] * 10) : (-1);
 80031fe:	7f7b      	ldrb	r3, [r7, #29]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d115      	bne.n	8003230 <fnd_input_i2c_read_sht+0xc8>
 8003204:	7fbb      	ldrb	r3, [r7, #30]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	f107 0220 	add.w	r2, r7, #32
 800320c:	4413      	add	r3, r2
 800320e:	3b14      	subs	r3, #20
 8003210:	edd3 7a00 	vldr	s15, [r3]
 8003214:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800321c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003220:	ee17 3a90 	vmov	r3, s15
 8003224:	b21b      	sxth	r3, r3
 8003226:	ee07 3a90 	vmov	s15, r3
 800322a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800322e:	e001      	b.n	8003234 <fnd_input_i2c_read_sht+0xcc>
 8003230:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8003234:	7fbb      	ldrb	r3, [r7, #30]
 8003236:	3302      	adds	r3, #2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 2; i++)
 8003242:	7fbb      	ldrb	r3, [r7, #30]
 8003244:	3301      	adds	r3, #1
 8003246:	77bb      	strb	r3, [r7, #30]
 8003248:	7fbb      	ldrb	r3, [r7, #30]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d9d7      	bls.n	80031fe <fnd_input_i2c_read_sht+0x96>
    }
}
 800324e:	bf00      	nop
 8003250:	bf00      	nop
 8003252:	3720      	adds	r7, #32
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <fnd_input_tim_input_capture_init_check>:
#include "tim.h"

uint32_t spd_pulse[2];

static void fnd_input_tim_input_capture_init_check(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
    static uint8_t init_flag = 0;
    if (init_flag == 0)
 800325c:	4b08      	ldr	r3, [pc, #32]	; (8003280 <fnd_input_tim_input_capture_init_check+0x28>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10a      	bne.n	800327a <fnd_input_tim_input_capture_init_check+0x22>
    {
        HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8003264:	2100      	movs	r1, #0
 8003266:	4807      	ldr	r0, [pc, #28]	; (8003284 <fnd_input_tim_input_capture_init_check+0x2c>)
 8003268:	f004 ffd6 	bl	8008218 <HAL_TIM_IC_Start_IT>
        HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800326c:	2104      	movs	r1, #4
 800326e:	4805      	ldr	r0, [pc, #20]	; (8003284 <fnd_input_tim_input_capture_init_check+0x2c>)
 8003270:	f004 ffd2 	bl	8008218 <HAL_TIM_IC_Start_IT>
        init_flag = 1;
 8003274:	4b02      	ldr	r3, [pc, #8]	; (8003280 <fnd_input_tim_input_capture_init_check+0x28>)
 8003276:	2201      	movs	r2, #1
 8003278:	701a      	strb	r2, [r3, #0]
    }
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	2000017d 	.word	0x2000017d
 8003284:	2000b318 	.word	0x2000b318

08003288 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7f1b      	ldrb	r3, [r3, #28]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d105      	bne.n	80032a4 <HAL_TIM_IC_CaptureCallback+0x1c>
    {
        spd_pulse[0]++;
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	3301      	adds	r3, #1
 800329e:	4a09      	ldr	r2, [pc, #36]	; (80032c4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80032a0:	6013      	str	r3, [r2, #0]
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
    {
        spd_pulse[1]++;
    }
}
 80032a2:	e008      	b.n	80032b6 <HAL_TIM_IC_CaptureCallback+0x2e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	7f1b      	ldrb	r3, [r3, #28]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d104      	bne.n	80032b6 <HAL_TIM_IC_CaptureCallback+0x2e>
        spd_pulse[1]++;
 80032ac:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	3301      	adds	r3, #1
 80032b2:	4a04      	ldr	r2, [pc, #16]	; (80032c4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80032b4:	6053      	str	r3, [r2, #4]
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	2000d088 	.word	0x2000d088

080032c8 <fnd_input_tim_input_read_speed>:

void fnd_input_tim_input_read_speed(uint16_t *values)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    fnd_input_tim_input_capture_init_check();
 80032d0:	f7ff ffc2 	bl	8003258 <fnd_input_tim_input_capture_init_check>
    for (uint8_t i = 0; i < 2; i++)
 80032d4:	2300      	movs	r3, #0
 80032d6:	73fb      	strb	r3, [r7, #15]
 80032d8:	e011      	b.n	80032fe <fnd_input_tim_input_read_speed+0x36>
    {
        values[i] = spd_pulse[i];
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	4a0c      	ldr	r2, [pc, #48]	; (8003310 <fnd_input_tim_input_read_speed+0x48>)
 80032de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	b28a      	uxth	r2, r1
 80032ec:	801a      	strh	r2, [r3, #0]
        spd_pulse[i] = 0;
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
 80032f0:	4a07      	ldr	r2, [pc, #28]	; (8003310 <fnd_input_tim_input_read_speed+0x48>)
 80032f2:	2100      	movs	r1, #0
 80032f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 2; i++)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	3301      	adds	r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d9ea      	bls.n	80032da <fnd_input_tim_input_read_speed+0x12>
    }
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	2000d088 	.word	0x2000d088

08003314 <fnd_output_gpio_write_do>:

GPIO_TypeDef *relay_port[6] = {RLY_01_GPIO_Port, RLY_02_GPIO_Port, RLY_03_GPIO_Port, RLY_04_GPIO_Port, RLY_05_GPIO_Port, RLY_06_GPIO_Port};
uint16_t relay_pin[6] = {RLY_01_Pin, RLY_02_Pin, RLY_03_Pin, RLY_04_Pin, RLY_05_Pin, RLY_06_Pin};

void fnd_output_gpio_write_do(uint8_t *values)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 6; i++)
 800331c:	2300      	movs	r3, #0
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e016      	b.n	8003350 <fnd_output_gpio_write_do+0x3c>
    {
        HAL_GPIO_WritePin(relay_port[i], relay_pin[i], (values[i] == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	4a0e      	ldr	r2, [pc, #56]	; (8003360 <fnd_output_gpio_write_do+0x4c>)
 8003326:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800332a:	7bfb      	ldrb	r3, [r7, #15]
 800332c:	4a0d      	ldr	r2, [pc, #52]	; (8003364 <fnd_output_gpio_write_do+0x50>)
 800332e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	4413      	add	r3, r2
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	461a      	mov	r2, r3
 8003346:	f002 ffb9 	bl	80062bc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 6; i++)
 800334a:	7bfb      	ldrb	r3, [r7, #15]
 800334c:	3301      	adds	r3, #1
 800334e:	73fb      	strb	r3, [r7, #15]
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b05      	cmp	r3, #5
 8003354:	d9e5      	bls.n	8003322 <fnd_output_gpio_write_do+0xe>
    }
}
 8003356:	bf00      	nop
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	20000054 	.word	0x20000054
 8003364:	2000006c 	.word	0x2000006c

08003368 <fnd_output_pwm_check_init>:
#include "fnd_output.h"
#include "tim.h"

static void fnd_output_pwm_check_init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
    static uint8_t init_flag = 0;
    if (init_flag == 0)
 800336c:	4b0a      	ldr	r3, [pc, #40]	; (8003398 <fnd_output_pwm_check_init+0x30>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d10e      	bne.n	8003392 <fnd_output_pwm_check_init+0x2a>
    {
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003374:	2100      	movs	r1, #0
 8003376:	4809      	ldr	r0, [pc, #36]	; (800339c <fnd_output_pwm_check_init+0x34>)
 8003378:	f004 fe2c 	bl	8007fd4 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800337c:	2104      	movs	r1, #4
 800337e:	4807      	ldr	r0, [pc, #28]	; (800339c <fnd_output_pwm_check_init+0x34>)
 8003380:	f004 fe28 	bl	8007fd4 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003384:	2104      	movs	r1, #4
 8003386:	4806      	ldr	r0, [pc, #24]	; (80033a0 <fnd_output_pwm_check_init+0x38>)
 8003388:	f004 fe24 	bl	8007fd4 <HAL_TIM_PWM_Start>
        init_flag = 1;
 800338c:	4b02      	ldr	r3, [pc, #8]	; (8003398 <fnd_output_pwm_check_init+0x30>)
 800338e:	2201      	movs	r2, #1
 8003390:	701a      	strb	r2, [r3, #0]
    }
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000017e 	.word	0x2000017e
 800339c:	2000b360 	.word	0x2000b360
 80033a0:	2000b3a8 	.word	0x2000b3a8

080033a4 <fnd_output_pwm_write_value>:

void fnd_output_pwm_write_value(uint16_t *values)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
    fnd_output_pwm_check_init();
 80033ac:	f7ff ffdc 	bl	8003368 <fnd_output_pwm_check_init>
    if (values[0] < 1000)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033b8:	d204      	bcs.n	80033c4 <fnd_output_pwm_write_value+0x20>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)(values[0] / 1));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	881a      	ldrh	r2, [r3, #0]
 80033be:	4b0f      	ldr	r3, [pc, #60]	; (80033fc <fnd_output_pwm_write_value+0x58>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (values[1] < 1000)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3302      	adds	r3, #2
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033ce:	d205      	bcs.n	80033dc <fnd_output_pwm_write_value+0x38>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)(values[1] / 1));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3302      	adds	r3, #2
 80033d4:	881a      	ldrh	r2, [r3, #0]
 80033d6:	4b09      	ldr	r3, [pc, #36]	; (80033fc <fnd_output_pwm_write_value+0x58>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if (values[2] < 1000)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3304      	adds	r3, #4
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033e6:	d205      	bcs.n	80033f4 <fnd_output_pwm_write_value+0x50>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(values[2] / 1));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3304      	adds	r3, #4
 80033ec:	881a      	ldrh	r2, [r3, #0]
 80033ee:	4b04      	ldr	r3, [pc, #16]	; (8003400 <fnd_output_pwm_write_value+0x5c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	639a      	str	r2, [r3, #56]	; 0x38
    }
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	2000b360 	.word	0x2000b360
 8003400:	2000b3a8 	.word	0x2000b3a8

08003404 <fnd_output_stepper_tick>:
                            STEP_A5_Pin, STEP_A6_Pin, STEP_A7_Pin, STEP_A8_Pin,
                            STEP_B1_Pin, STEP_B2_Pin, STEP_B3_Pin, STEP_B4_Pin,
                            STEP_B5_Pin, STEP_B6_Pin, STEP_B7_Pin, STEP_B8_Pin};

static void fnd_output_stepper_tick(stepper_motor *motor)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
    if (motor->current_pos == motor->target_pos)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	8c1a      	ldrh	r2, [r3, #32]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8bdb      	ldrh	r3, [r3, #30]
 8003414:	429a      	cmp	r2, r3
 8003416:	d109      	bne.n	800342c <fnd_output_stepper_tick+0x28>
    {
        motor->mode = STOP;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	761a      	strb	r2, [r3, #24]
        motor->up_excite_cnt = 0;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	835a      	strh	r2, [r3, #26]
        motor->down_excite_cnt = 0;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	839a      	strh	r2, [r3, #28]
 800342a:	e034      	b.n	8003496 <fnd_output_stepper_tick+0x92>
    }
    else if (motor->current_pos < motor->target_pos)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	8c1a      	ldrh	r2, [r3, #32]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	8bdb      	ldrh	r3, [r3, #30]
 8003434:	429a      	cmp	r2, r3
 8003436:	d214      	bcs.n	8003462 <fnd_output_stepper_tick+0x5e>
    {
        motor->down_excite_cnt = 0;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	839a      	strh	r2, [r3, #28]
        if (motor->up_excite_cnt < EXCITE_TICKS)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	8b5b      	ldrh	r3, [r3, #26]
 8003442:	2b04      	cmp	r3, #4
 8003444:	d809      	bhi.n	800345a <fnd_output_stepper_tick+0x56>
        {
            motor->mode = UP_EXCITE;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	761a      	strb	r2, [r3, #24]
            motor->up_excite_cnt = motor->up_excite_cnt + 1;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	8b5b      	ldrh	r3, [r3, #26]
 8003450:	3301      	adds	r3, #1
 8003452:	b29a      	uxth	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	835a      	strh	r2, [r3, #26]
 8003458:	e01d      	b.n	8003496 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = UP;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2202      	movs	r2, #2
 800345e:	761a      	strb	r2, [r3, #24]
 8003460:	e019      	b.n	8003496 <fnd_output_stepper_tick+0x92>
        }
    }
    else if (motor->current_pos > motor->target_pos)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	8c1a      	ldrh	r2, [r3, #32]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	8bdb      	ldrh	r3, [r3, #30]
 800346a:	429a      	cmp	r2, r3
 800346c:	d913      	bls.n	8003496 <fnd_output_stepper_tick+0x92>
    {
        motor->up_excite_cnt = 0;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	835a      	strh	r2, [r3, #26]
        if (motor->down_excite_cnt < EXCITE_TICKS)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8b9b      	ldrh	r3, [r3, #28]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d809      	bhi.n	8003490 <fnd_output_stepper_tick+0x8c>
        {
            motor->mode = DOWN_EXCITE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2203      	movs	r2, #3
 8003480:	761a      	strb	r2, [r3, #24]
            motor->down_excite_cnt = motor->down_excite_cnt + 1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8b9b      	ldrh	r3, [r3, #28]
 8003486:	3301      	adds	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	839a      	strh	r2, [r3, #28]
 800348e:	e002      	b.n	8003496 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = DOWN;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2204      	movs	r2, #4
 8003494:	761a      	strb	r2, [r3, #24]
        }
    }

    if (motor->mode == STOP)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	7e1b      	ldrb	r3, [r3, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d116      	bne.n	80034cc <fnd_output_stepper_tick+0xc8>
    {
        for (uint8_t i = 0; i < 4; i++)
 800349e:	2300      	movs	r3, #0
 80034a0:	73fb      	strb	r3, [r7, #15]
 80034a2:	e00f      	b.n	80034c4 <fnd_output_stepper_tick+0xc0>
        {
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80034a4:	7bfa      	ldrb	r2, [r7, #15]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80034ac:	7bfa      	ldrb	r2, [r7, #15]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	3208      	adds	r2, #8
 80034b2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034b6:	2200      	movs	r2, #0
 80034b8:	4619      	mov	r1, r3
 80034ba:	f002 feff 	bl	80062bc <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80034be:	7bfb      	ldrb	r3, [r7, #15]
 80034c0:	3301      	adds	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	d9ec      	bls.n	80034a4 <fnd_output_stepper_tick+0xa0>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 80034ca:	e179      	b.n	80037c0 <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == UP_EXCITE || motor->mode == DOWN_EXCITE)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	7e1b      	ldrb	r3, [r3, #24]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d003      	beq.n	80034dc <fnd_output_stepper_tick+0xd8>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7e1b      	ldrb	r3, [r3, #24]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d15c      	bne.n	8003596 <fnd_output_stepper_tick+0x192>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6818      	ldr	r0, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	8a19      	ldrh	r1, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d007      	beq.n	80034fc <fnd_output_stepper_tick+0xf8>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d003      	beq.n	80034fc <fnd_output_stepper_tick+0xf8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80034f8:	2b07      	cmp	r3, #7
 80034fa:	d101      	bne.n	8003500 <fnd_output_stepper_tick+0xfc>
 80034fc:	2301      	movs	r3, #1
 80034fe:	e000      	b.n	8003502 <fnd_output_stepper_tick+0xfe>
 8003500:	2300      	movs	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	f002 fed9 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6858      	ldr	r0, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	8a59      	ldrh	r1, [r3, #18]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003516:	2b01      	cmp	r3, #1
 8003518:	d007      	beq.n	800352a <fnd_output_stepper_tick+0x126>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800351e:	2b02      	cmp	r3, #2
 8003520:	d003      	beq.n	800352a <fnd_output_stepper_tick+0x126>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003526:	2b03      	cmp	r3, #3
 8003528:	d101      	bne.n	800352e <fnd_output_stepper_tick+0x12a>
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <fnd_output_stepper_tick+0x12c>
 800352e:	2300      	movs	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	461a      	mov	r2, r3
 8003534:	f002 fec2 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6898      	ldr	r0, [r3, #8]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	8a99      	ldrh	r1, [r3, #20]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003544:	2b03      	cmp	r3, #3
 8003546:	d007      	beq.n	8003558 <fnd_output_stepper_tick+0x154>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800354c:	2b04      	cmp	r3, #4
 800354e:	d003      	beq.n	8003558 <fnd_output_stepper_tick+0x154>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003554:	2b05      	cmp	r3, #5
 8003556:	d101      	bne.n	800355c <fnd_output_stepper_tick+0x158>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <fnd_output_stepper_tick+0x15a>
 800355c:	2300      	movs	r3, #0
 800355e:	b2db      	uxtb	r3, r3
 8003560:	461a      	mov	r2, r3
 8003562:	f002 feab 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68d8      	ldr	r0, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8ad9      	ldrh	r1, [r3, #22]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003572:	2b05      	cmp	r3, #5
 8003574:	d007      	beq.n	8003586 <fnd_output_stepper_tick+0x182>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800357a:	2b06      	cmp	r3, #6
 800357c:	d003      	beq.n	8003586 <fnd_output_stepper_tick+0x182>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003582:	2b07      	cmp	r3, #7
 8003584:	d101      	bne.n	800358a <fnd_output_stepper_tick+0x186>
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <fnd_output_stepper_tick+0x188>
 800358a:	2300      	movs	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	461a      	mov	r2, r3
 8003590:	f002 fe94 	bl	80062bc <HAL_GPIO_WritePin>
}
 8003594:	e114      	b.n	80037c0 <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == UP)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	7e1b      	ldrb	r3, [r3, #24]
 800359a:	2b02      	cmp	r3, #2
 800359c:	f040 8086 	bne.w	80036ac <fnd_output_stepper_tick+0x2a8>
        for (uint8_t i = 0; i < 4; i++)
 80035a0:	2300      	movs	r3, #0
 80035a2:	73bb      	strb	r3, [r7, #14]
 80035a4:	e00f      	b.n	80035c6 <fnd_output_stepper_tick+0x1c2>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80035a6:	7bba      	ldrb	r2, [r7, #14]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80035ae:	7bba      	ldrb	r2, [r7, #14]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3208      	adds	r2, #8
 80035b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035b8:	2200      	movs	r2, #0
 80035ba:	4619      	mov	r1, r3
 80035bc:	f002 fe7e 	bl	80062bc <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80035c0:	7bbb      	ldrb	r3, [r7, #14]
 80035c2:	3301      	adds	r3, #1
 80035c4:	73bb      	strb	r3, [r7, #14]
 80035c6:	7bbb      	ldrb	r3, [r7, #14]
 80035c8:	2b03      	cmp	r3, #3
 80035ca:	d9ec      	bls.n	80035a6 <fnd_output_stepper_tick+0x1a2>
        motor->current_pos = motor->current_pos + 1;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	8c1b      	ldrh	r3, [r3, #32]
 80035d0:	3301      	adds	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	841a      	strh	r2, [r3, #32]
        motor->phase = (motor->phase + 1) % 8;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80035dc:	3301      	adds	r3, #1
 80035de:	425a      	negs	r2, r3
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	f002 0207 	and.w	r2, r2, #7
 80035e8:	bf58      	it	pl
 80035ea:	4253      	negpl	r3, r2
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6818      	ldr	r0, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	8a19      	ldrh	r1, [r3, #16]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d007      	beq.n	8003612 <fnd_output_stepper_tick+0x20e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003606:	2b01      	cmp	r3, #1
 8003608:	d003      	beq.n	8003612 <fnd_output_stepper_tick+0x20e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800360e:	2b07      	cmp	r3, #7
 8003610:	d101      	bne.n	8003616 <fnd_output_stepper_tick+0x212>
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <fnd_output_stepper_tick+0x214>
 8003616:	2300      	movs	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	f002 fe4e 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6858      	ldr	r0, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	8a59      	ldrh	r1, [r3, #18]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800362c:	2b01      	cmp	r3, #1
 800362e:	d007      	beq.n	8003640 <fnd_output_stepper_tick+0x23c>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003634:	2b02      	cmp	r3, #2
 8003636:	d003      	beq.n	8003640 <fnd_output_stepper_tick+0x23c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800363c:	2b03      	cmp	r3, #3
 800363e:	d101      	bne.n	8003644 <fnd_output_stepper_tick+0x240>
 8003640:	2301      	movs	r3, #1
 8003642:	e000      	b.n	8003646 <fnd_output_stepper_tick+0x242>
 8003644:	2300      	movs	r3, #0
 8003646:	b2db      	uxtb	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	f002 fe37 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6898      	ldr	r0, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	8a99      	ldrh	r1, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800365a:	2b03      	cmp	r3, #3
 800365c:	d007      	beq.n	800366e <fnd_output_stepper_tick+0x26a>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003662:	2b04      	cmp	r3, #4
 8003664:	d003      	beq.n	800366e <fnd_output_stepper_tick+0x26a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800366a:	2b05      	cmp	r3, #5
 800366c:	d101      	bne.n	8003672 <fnd_output_stepper_tick+0x26e>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <fnd_output_stepper_tick+0x270>
 8003672:	2300      	movs	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	461a      	mov	r2, r3
 8003678:	f002 fe20 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68d8      	ldr	r0, [r3, #12]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8ad9      	ldrh	r1, [r3, #22]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003688:	2b05      	cmp	r3, #5
 800368a:	d007      	beq.n	800369c <fnd_output_stepper_tick+0x298>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003690:	2b06      	cmp	r3, #6
 8003692:	d003      	beq.n	800369c <fnd_output_stepper_tick+0x298>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003698:	2b07      	cmp	r3, #7
 800369a:	d101      	bne.n	80036a0 <fnd_output_stepper_tick+0x29c>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <fnd_output_stepper_tick+0x29e>
 80036a0:	2300      	movs	r3, #0
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	461a      	mov	r2, r3
 80036a6:	f002 fe09 	bl	80062bc <HAL_GPIO_WritePin>
}
 80036aa:	e089      	b.n	80037c0 <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == DOWN)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	7e1b      	ldrb	r3, [r3, #24]
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	f040 8085 	bne.w	80037c0 <fnd_output_stepper_tick+0x3bc>
        for (uint8_t i = 0; i < 4; i++)
 80036b6:	2300      	movs	r3, #0
 80036b8:	737b      	strb	r3, [r7, #13]
 80036ba:	e00f      	b.n	80036dc <fnd_output_stepper_tick+0x2d8>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80036bc:	7b7a      	ldrb	r2, [r7, #13]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80036c4:	7b7a      	ldrb	r2, [r7, #13]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3208      	adds	r2, #8
 80036ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80036ce:	2200      	movs	r2, #0
 80036d0:	4619      	mov	r1, r3
 80036d2:	f002 fdf3 	bl	80062bc <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80036d6:	7b7b      	ldrb	r3, [r7, #13]
 80036d8:	3301      	adds	r3, #1
 80036da:	737b      	strb	r3, [r7, #13]
 80036dc:	7b7b      	ldrb	r3, [r7, #13]
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d9ec      	bls.n	80036bc <fnd_output_stepper_tick+0x2b8>
        motor->current_pos = motor->current_pos - 1;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8c1b      	ldrh	r3, [r3, #32]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	841a      	strh	r2, [r3, #32]
        motor->phase = (motor->phase + 7) % 8;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036f2:	3307      	adds	r3, #7
 80036f4:	425a      	negs	r2, r3
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	f002 0207 	and.w	r2, r2, #7
 80036fe:	bf58      	it	pl
 8003700:	4253      	negpl	r3, r2
 8003702:	b29a      	uxth	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	8a19      	ldrh	r1, [r3, #16]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003714:	2b00      	cmp	r3, #0
 8003716:	d007      	beq.n	8003728 <fnd_output_stepper_tick+0x324>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800371c:	2b01      	cmp	r3, #1
 800371e:	d003      	beq.n	8003728 <fnd_output_stepper_tick+0x324>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003724:	2b07      	cmp	r3, #7
 8003726:	d101      	bne.n	800372c <fnd_output_stepper_tick+0x328>
 8003728:	2301      	movs	r3, #1
 800372a:	e000      	b.n	800372e <fnd_output_stepper_tick+0x32a>
 800372c:	2300      	movs	r3, #0
 800372e:	b2db      	uxtb	r3, r3
 8003730:	461a      	mov	r2, r3
 8003732:	f002 fdc3 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6858      	ldr	r0, [r3, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	8a59      	ldrh	r1, [r3, #18]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003742:	2b01      	cmp	r3, #1
 8003744:	d007      	beq.n	8003756 <fnd_output_stepper_tick+0x352>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800374a:	2b02      	cmp	r3, #2
 800374c:	d003      	beq.n	8003756 <fnd_output_stepper_tick+0x352>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003752:	2b03      	cmp	r3, #3
 8003754:	d101      	bne.n	800375a <fnd_output_stepper_tick+0x356>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <fnd_output_stepper_tick+0x358>
 800375a:	2300      	movs	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	f002 fdac 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6898      	ldr	r0, [r3, #8]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8a99      	ldrh	r1, [r3, #20]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003770:	2b03      	cmp	r3, #3
 8003772:	d007      	beq.n	8003784 <fnd_output_stepper_tick+0x380>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003778:	2b04      	cmp	r3, #4
 800377a:	d003      	beq.n	8003784 <fnd_output_stepper_tick+0x380>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003780:	2b05      	cmp	r3, #5
 8003782:	d101      	bne.n	8003788 <fnd_output_stepper_tick+0x384>
 8003784:	2301      	movs	r3, #1
 8003786:	e000      	b.n	800378a <fnd_output_stepper_tick+0x386>
 8003788:	2300      	movs	r3, #0
 800378a:	b2db      	uxtb	r3, r3
 800378c:	461a      	mov	r2, r3
 800378e:	f002 fd95 	bl	80062bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68d8      	ldr	r0, [r3, #12]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8ad9      	ldrh	r1, [r3, #22]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800379e:	2b05      	cmp	r3, #5
 80037a0:	d007      	beq.n	80037b2 <fnd_output_stepper_tick+0x3ae>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037a6:	2b06      	cmp	r3, #6
 80037a8:	d003      	beq.n	80037b2 <fnd_output_stepper_tick+0x3ae>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037ae:	2b07      	cmp	r3, #7
 80037b0:	d101      	bne.n	80037b6 <fnd_output_stepper_tick+0x3b2>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <fnd_output_stepper_tick+0x3b4>
 80037b6:	2300      	movs	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	f002 fd7e 	bl	80062bc <HAL_GPIO_WritePin>
}
 80037c0:	bf00      	nop
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <fnd_output_stepper_check_init>:

static void fnd_output_stepper_check_init(void)
{
 80037c8:	b490      	push	{r4, r7}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
    static uint8_t init_flag = 0;

    if (init_flag == 0)
 80037ce:	4b3f      	ldr	r3, [pc, #252]	; (80038cc <fnd_output_stepper_check_init+0x104>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d174      	bne.n	80038c0 <fnd_output_stepper_check_init+0xf8>
    {
        for (uint8_t i = 0; i < 4; i++)
 80037d6:	2300      	movs	r3, #0
 80037d8:	71fb      	strb	r3, [r7, #7]
 80037da:	e06b      	b.n	80038b4 <fnd_output_stepper_check_init+0xec>
        {
            for (uint8_t j = 0; j < 4; j++)
 80037dc:	2300      	movs	r3, #0
 80037de:	71bb      	strb	r3, [r7, #6]
 80037e0:	e025      	b.n	800382e <fnd_output_stepper_check_init+0x66>
            {
                motor[i].gpio_port[j] = stepper_port[i * 4 + j];
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	009a      	lsls	r2, r3, #2
 80037e6:	79bb      	ldrb	r3, [r7, #6]
 80037e8:	4413      	add	r3, r2
 80037ea:	79fa      	ldrb	r2, [r7, #7]
 80037ec:	79b8      	ldrb	r0, [r7, #6]
 80037ee:	4938      	ldr	r1, [pc, #224]	; (80038d0 <fnd_output_stepper_check_init+0x108>)
 80037f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80037f4:	4c37      	ldr	r4, [pc, #220]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 80037f6:	4613      	mov	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	4413      	add	r3, r2
 80037fc:	4403      	add	r3, r0
 80037fe:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
                motor[i].gpio_pin[j] = stepper_pin[i * 4 + j];
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	009a      	lsls	r2, r3, #2
 8003806:	79bb      	ldrb	r3, [r7, #6]
 8003808:	4413      	add	r3, r2
 800380a:	79fa      	ldrb	r2, [r7, #7]
 800380c:	79b9      	ldrb	r1, [r7, #6]
 800380e:	4832      	ldr	r0, [pc, #200]	; (80038d8 <fnd_output_stepper_check_init+0x110>)
 8003810:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 8003814:	482f      	ldr	r0, [pc, #188]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 8003816:	4613      	mov	r3, r2
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	4413      	add	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	440b      	add	r3, r1
 8003820:	3308      	adds	r3, #8
 8003822:	4622      	mov	r2, r4
 8003824:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
            for (uint8_t j = 0; j < 4; j++)
 8003828:	79bb      	ldrb	r3, [r7, #6]
 800382a:	3301      	adds	r3, #1
 800382c:	71bb      	strb	r3, [r7, #6]
 800382e:	79bb      	ldrb	r3, [r7, #6]
 8003830:	2b03      	cmp	r3, #3
 8003832:	d9d6      	bls.n	80037e2 <fnd_output_stepper_check_init+0x1a>
            }
            motor[i].current_pos = 1200;
 8003834:	79fa      	ldrb	r2, [r7, #7]
 8003836:	4927      	ldr	r1, [pc, #156]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 8003838:	4613      	mov	r3, r2
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	4413      	add	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	3320      	adds	r3, #32
 8003844:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003848:	801a      	strh	r2, [r3, #0]
            motor[i].down_excite_cnt = 0;
 800384a:	79fa      	ldrb	r2, [r7, #7]
 800384c:	4921      	ldr	r1, [pc, #132]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 800384e:	4613      	mov	r3, r2
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	331c      	adds	r3, #28
 800385a:	2200      	movs	r2, #0
 800385c:	801a      	strh	r2, [r3, #0]
            motor[i].mode = STOP;
 800385e:	79fa      	ldrb	r2, [r7, #7]
 8003860:	491c      	ldr	r1, [pc, #112]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 8003862:	4613      	mov	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	3318      	adds	r3, #24
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]
            motor[i].phase = 0;
 8003872:	79fa      	ldrb	r2, [r7, #7]
 8003874:	4917      	ldr	r1, [pc, #92]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 8003876:	4613      	mov	r3, r2
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	4413      	add	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	440b      	add	r3, r1
 8003880:	3322      	adds	r3, #34	; 0x22
 8003882:	2200      	movs	r2, #0
 8003884:	801a      	strh	r2, [r3, #0]
            motor[i].target_pos = 0;
 8003886:	79fa      	ldrb	r2, [r7, #7]
 8003888:	4912      	ldr	r1, [pc, #72]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 800388a:	4613      	mov	r3, r2
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	4413      	add	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	331e      	adds	r3, #30
 8003896:	2200      	movs	r2, #0
 8003898:	801a      	strh	r2, [r3, #0]
            motor[i].up_excite_cnt = 0;
 800389a:	79fa      	ldrb	r2, [r7, #7]
 800389c:	490d      	ldr	r1, [pc, #52]	; (80038d4 <fnd_output_stepper_check_init+0x10c>)
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	331a      	adds	r3, #26
 80038aa:	2200      	movs	r2, #0
 80038ac:	801a      	strh	r2, [r3, #0]
        for (uint8_t i = 0; i < 4; i++)
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	3301      	adds	r3, #1
 80038b2:	71fb      	strb	r3, [r7, #7]
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d990      	bls.n	80037dc <fnd_output_stepper_check_init+0x14>
        }
        init_flag = 1;
 80038ba:	4b04      	ldr	r3, [pc, #16]	; (80038cc <fnd_output_stepper_check_init+0x104>)
 80038bc:	2201      	movs	r2, #1
 80038be:	701a      	strb	r2, [r3, #0]
    }
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc90      	pop	{r4, r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	2000017f 	.word	0x2000017f
 80038d0:	20000078 	.word	0x20000078
 80038d4:	2000d090 	.word	0x2000d090
 80038d8:	200000b8 	.word	0x200000b8

080038dc <fnd_output_stepper_set_position>:

void fnd_output_stepper_set_position(uint16_t *values)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
    motor[0].target_pos = values[0];
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	881a      	ldrh	r2, [r3, #0]
 80038e8:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <fnd_output_stepper_set_position+0x3c>)
 80038ea:	83da      	strh	r2, [r3, #30]
    motor[1].target_pos = values[1];
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	885a      	ldrh	r2, [r3, #2]
 80038f0:	4b09      	ldr	r3, [pc, #36]	; (8003918 <fnd_output_stepper_set_position+0x3c>)
 80038f2:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    motor[2].target_pos = values[2];
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	889a      	ldrh	r2, [r3, #4]
 80038fa:	4b07      	ldr	r3, [pc, #28]	; (8003918 <fnd_output_stepper_set_position+0x3c>)
 80038fc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    motor[3].target_pos = values[3];
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	88da      	ldrh	r2, [r3, #6]
 8003904:	4b04      	ldr	r3, [pc, #16]	; (8003918 <fnd_output_stepper_set_position+0x3c>)
 8003906:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	2000d090 	.word	0x2000d090

0800391c <fnd_output_stepper_10ms_tick>:

void fnd_output_stepper_10ms_tick(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
    fnd_output_stepper_check_init();
 8003920:	f7ff ff52 	bl	80037c8 <fnd_output_stepper_check_init>
    fnd_output_stepper_tick(&motor[0]);
 8003924:	4806      	ldr	r0, [pc, #24]	; (8003940 <fnd_output_stepper_10ms_tick+0x24>)
 8003926:	f7ff fd6d 	bl	8003404 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[1]);
 800392a:	4806      	ldr	r0, [pc, #24]	; (8003944 <fnd_output_stepper_10ms_tick+0x28>)
 800392c:	f7ff fd6a 	bl	8003404 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[2]);
 8003930:	4805      	ldr	r0, [pc, #20]	; (8003948 <fnd_output_stepper_10ms_tick+0x2c>)
 8003932:	f7ff fd67 	bl	8003404 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[3]);
 8003936:	4805      	ldr	r0, [pc, #20]	; (800394c <fnd_output_stepper_10ms_tick+0x30>)
 8003938:	f7ff fd64 	bl	8003404 <fnd_output_stepper_tick>
}
 800393c:	bf00      	nop
 800393e:	bd80      	pop	{r7, pc}
 8003940:	2000d090 	.word	0x2000d090
 8003944:	2000d0b4 	.word	0x2000d0b4
 8003948:	2000d0d8 	.word	0x2000d0d8
 800394c:	2000d0fc 	.word	0x2000d0fc

08003950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003954:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <HAL_Init+0x40>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a0d      	ldr	r2, [pc, #52]	; (8003990 <HAL_Init+0x40>)
 800395a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800395e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003960:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <HAL_Init+0x40>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a0a      	ldr	r2, [pc, #40]	; (8003990 <HAL_Init+0x40>)
 8003966:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800396a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800396c:	4b08      	ldr	r3, [pc, #32]	; (8003990 <HAL_Init+0x40>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a07      	ldr	r2, [pc, #28]	; (8003990 <HAL_Init+0x40>)
 8003972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003978:	2003      	movs	r0, #3
 800397a:	f000 fd0e 	bl	800439a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800397e:	200f      	movs	r0, #15
 8003980:	f7fe f89e 	bl	8001ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003984:	f7fe f870 	bl	8001a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40023c00 	.word	0x40023c00

08003994 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <HAL_IncTick+0x20>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	461a      	mov	r2, r3
 800399e:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <HAL_IncTick+0x24>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4413      	add	r3, r2
 80039a4:	4a04      	ldr	r2, [pc, #16]	; (80039b8 <HAL_IncTick+0x24>)
 80039a6:	6013      	str	r3, [r2, #0]
}
 80039a8:	bf00      	nop
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	200000dc 	.word	0x200000dc
 80039b8:	2000d120 	.word	0x2000d120

080039bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  return uwTick;
 80039c0:	4b03      	ldr	r3, [pc, #12]	; (80039d0 <HAL_GetTick+0x14>)
 80039c2:	681b      	ldr	r3, [r3, #0]
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	2000d120 	.word	0x2000d120

080039d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039dc:	f7ff ffee 	bl	80039bc <HAL_GetTick>
 80039e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ec:	d005      	beq.n	80039fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039ee:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <HAL_Delay+0x44>)
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	4413      	add	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039fa:	bf00      	nop
 80039fc:	f7ff ffde 	bl	80039bc <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d8f7      	bhi.n	80039fc <HAL_Delay+0x28>
  {
  }
}
 8003a0c:	bf00      	nop
 8003a0e:	bf00      	nop
 8003a10:	3710      	adds	r7, #16
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	200000dc 	.word	0x200000dc

08003a1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e033      	b.n	8003a9a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d109      	bne.n	8003a4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd fb4a 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d118      	bne.n	8003a8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a62:	f023 0302 	bic.w	r3, r3, #2
 8003a66:	f043 0202 	orr.w	r2, r3, #2
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 fa68 	bl	8003f44 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	f023 0303 	bic.w	r3, r3, #3
 8003a82:	f043 0201 	orr.w	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	641a      	str	r2, [r3, #64]	; 0x40
 8003a8a:	e001      	b.n	8003a90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_Start_DMA+0x1e>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e0e9      	b.n	8003c96 <HAL_ADC_Start_DMA+0x1f2>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d018      	beq.n	8003b0a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ae8:	4b6d      	ldr	r3, [pc, #436]	; (8003ca0 <HAL_ADC_Start_DMA+0x1fc>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a6d      	ldr	r2, [pc, #436]	; (8003ca4 <HAL_ADC_Start_DMA+0x200>)
 8003aee:	fba2 2303 	umull	r2, r3, r2, r3
 8003af2:	0c9a      	lsrs	r2, r3, #18
 8003af4:	4613      	mov	r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	4413      	add	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003afc:	e002      	b.n	8003b04 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	3b01      	subs	r3, #1
 8003b02:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1f9      	bne.n	8003afe <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b18:	d107      	bne.n	8003b2a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b28:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	f040 80a1 	bne.w	8003c7c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003b42:	f023 0301 	bic.w	r3, r3, #1
 8003b46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d007      	beq.n	8003b6c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b64:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b78:	d106      	bne.n	8003b88 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7e:	f023 0206 	bic.w	r2, r3, #6
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	645a      	str	r2, [r3, #68]	; 0x44
 8003b86:	e002      	b.n	8003b8e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b96:	4b44      	ldr	r3, [pc, #272]	; (8003ca8 <HAL_ADC_Start_DMA+0x204>)
 8003b98:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9e:	4a43      	ldr	r2, [pc, #268]	; (8003cac <HAL_ADC_Start_DMA+0x208>)
 8003ba0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba6:	4a42      	ldr	r2, [pc, #264]	; (8003cb0 <HAL_ADC_Start_DMA+0x20c>)
 8003ba8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bae:	4a41      	ldr	r2, [pc, #260]	; (8003cb4 <HAL_ADC_Start_DMA+0x210>)
 8003bb0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003bba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003bca:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bda:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	334c      	adds	r3, #76	; 0x4c
 8003be6:	4619      	mov	r1, r3
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f000 fcb8 	bl	8004560 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d12a      	bne.n	8003c52 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a2d      	ldr	r2, [pc, #180]	; (8003cb8 <HAL_ADC_Start_DMA+0x214>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d015      	beq.n	8003c32 <HAL_ADC_Start_DMA+0x18e>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a2c      	ldr	r2, [pc, #176]	; (8003cbc <HAL_ADC_Start_DMA+0x218>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d105      	bne.n	8003c1c <HAL_ADC_Start_DMA+0x178>
 8003c10:	4b25      	ldr	r3, [pc, #148]	; (8003ca8 <HAL_ADC_Start_DMA+0x204>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 031f 	and.w	r3, r3, #31
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a27      	ldr	r2, [pc, #156]	; (8003cc0 <HAL_ADC_Start_DMA+0x21c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d136      	bne.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
 8003c26:	4b20      	ldr	r3, [pc, #128]	; (8003ca8 <HAL_ADC_Start_DMA+0x204>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f003 0310 	and.w	r3, r3, #16
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d130      	bne.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d129      	bne.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c4e:	609a      	str	r2, [r3, #8]
 8003c50:	e020      	b.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a18      	ldr	r2, [pc, #96]	; (8003cb8 <HAL_ADC_Start_DMA+0x214>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d11b      	bne.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d114      	bne.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c78:	609a      	str	r2, [r3, #8]
 8003c7a:	e00b      	b.n	8003c94 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	f043 0210 	orr.w	r2, r3, #16
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8c:	f043 0201 	orr.w	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	431bde83 	.word	0x431bde83
 8003ca8:	40012300 	.word	0x40012300
 8003cac:	0800413d 	.word	0x0800413d
 8003cb0:	080041f7 	.word	0x080041f7
 8003cb4:	08004213 	.word	0x08004213
 8003cb8:	40012000 	.word	0x40012000
 8003cbc:	40012100 	.word	0x40012100
 8003cc0:	40012200 	.word	0x40012200

08003cc4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x1c>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	e105      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x228>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b09      	cmp	r3, #9
 8003d2a:	d925      	bls.n	8003d78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68d9      	ldr	r1, [r3, #12]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	4413      	add	r3, r2
 8003d40:	3b1e      	subs	r3, #30
 8003d42:	2207      	movs	r2, #7
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43da      	mvns	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	400a      	ands	r2, r1
 8003d50:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68d9      	ldr	r1, [r3, #12]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	4618      	mov	r0, r3
 8003d64:	4603      	mov	r3, r0
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	4403      	add	r3, r0
 8003d6a:	3b1e      	subs	r3, #30
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	60da      	str	r2, [r3, #12]
 8003d76:	e022      	b.n	8003dbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6919      	ldr	r1, [r3, #16]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	461a      	mov	r2, r3
 8003d86:	4613      	mov	r3, r2
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	4413      	add	r3, r2
 8003d8c:	2207      	movs	r2, #7
 8003d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d92:	43da      	mvns	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	400a      	ands	r2, r1
 8003d9a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6919      	ldr	r1, [r3, #16]
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	689a      	ldr	r2, [r3, #8]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	4618      	mov	r0, r3
 8003dae:	4603      	mov	r3, r0
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	4403      	add	r3, r0
 8003db4:	409a      	lsls	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b06      	cmp	r3, #6
 8003dc4:	d824      	bhi.n	8003e10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4413      	add	r3, r2
 8003dd6:	3b05      	subs	r3, #5
 8003dd8:	221f      	movs	r2, #31
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43da      	mvns	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	400a      	ands	r2, r1
 8003de6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	4618      	mov	r0, r3
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	4413      	add	r3, r2
 8003e00:	3b05      	subs	r3, #5
 8003e02:	fa00 f203 	lsl.w	r2, r0, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e0e:	e04c      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b0c      	cmp	r3, #12
 8003e16:	d824      	bhi.n	8003e62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	3b23      	subs	r3, #35	; 0x23
 8003e2a:	221f      	movs	r2, #31
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	43da      	mvns	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	400a      	ands	r2, r1
 8003e38:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	4618      	mov	r0, r3
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	3b23      	subs	r3, #35	; 0x23
 8003e54:	fa00 f203 	lsl.w	r2, r0, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	631a      	str	r2, [r3, #48]	; 0x30
 8003e60:	e023      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	3b41      	subs	r3, #65	; 0x41
 8003e74:	221f      	movs	r2, #31
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43da      	mvns	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	400a      	ands	r2, r1
 8003e82:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	4618      	mov	r0, r3
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	3b41      	subs	r3, #65	; 0x41
 8003e9e:	fa00 f203 	lsl.w	r2, r0, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eaa:	4b22      	ldr	r3, [pc, #136]	; (8003f34 <HAL_ADC_ConfigChannel+0x234>)
 8003eac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a21      	ldr	r2, [pc, #132]	; (8003f38 <HAL_ADC_ConfigChannel+0x238>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d109      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x1cc>
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b12      	cmp	r3, #18
 8003ebe:	d105      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a19      	ldr	r2, [pc, #100]	; (8003f38 <HAL_ADC_ConfigChannel+0x238>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d123      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x21e>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b10      	cmp	r3, #16
 8003edc:	d003      	beq.n	8003ee6 <HAL_ADC_ConfigChannel+0x1e6>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b11      	cmp	r3, #17
 8003ee4:	d11b      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2b10      	cmp	r3, #16
 8003ef8:	d111      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003efa:	4b10      	ldr	r3, [pc, #64]	; (8003f3c <HAL_ADC_ConfigChannel+0x23c>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a10      	ldr	r2, [pc, #64]	; (8003f40 <HAL_ADC_ConfigChannel+0x240>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	0c9a      	lsrs	r2, r3, #18
 8003f06:	4613      	mov	r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f10:	e002      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f9      	bne.n	8003f12 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	40012300 	.word	0x40012300
 8003f38:	40012000 	.word	0x40012000
 8003f3c:	20000000 	.word	0x20000000
 8003f40:	431bde83 	.word	0x431bde83

08003f44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f4c:	4b79      	ldr	r3, [pc, #484]	; (8004134 <ADC_Init+0x1f0>)
 8003f4e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	431a      	orrs	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6859      	ldr	r1, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	021a      	lsls	r2, r3, #8
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003f9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6859      	ldr	r1, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689a      	ldr	r2, [r3, #8]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6899      	ldr	r1, [r3, #8]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd6:	4a58      	ldr	r2, [pc, #352]	; (8004138 <ADC_Init+0x1f4>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d022      	beq.n	8004022 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689a      	ldr	r2, [r3, #8]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6899      	ldr	r1, [r3, #8]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800400c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6899      	ldr	r1, [r3, #8]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	609a      	str	r2, [r3, #8]
 8004020:	e00f      	b.n	8004042 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004030:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004040:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0202 	bic.w	r2, r2, #2
 8004050:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6899      	ldr	r1, [r3, #8]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	7e1b      	ldrb	r3, [r3, #24]
 800405c:	005a      	lsls	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 3020 	ldrb.w	r3, [r3, #32]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d01b      	beq.n	80040a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800407e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800408e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6859      	ldr	r1, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	3b01      	subs	r3, #1
 800409c:	035a      	lsls	r2, r3, #13
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	605a      	str	r2, [r3, #4]
 80040a6:	e007      	b.n	80040b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80040c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	3b01      	subs	r3, #1
 80040d4:	051a      	lsls	r2, r3, #20
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80040ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040fa:	025a      	lsls	r2, r3, #9
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	430a      	orrs	r2, r1
 8004102:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	689a      	ldr	r2, [r3, #8]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004112:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6899      	ldr	r1, [r3, #8]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	029a      	lsls	r2, r3, #10
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
}
 8004128:	bf00      	nop
 800412a:	3714      	adds	r7, #20
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	40012300 	.word	0x40012300
 8004138:	0f000001 	.word	0x0f000001

0800413c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004148:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004152:	2b00      	cmp	r3, #0
 8004154:	d13c      	bne.n	80041d0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d12b      	bne.n	80041c8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004174:	2b00      	cmp	r3, #0
 8004176:	d127      	bne.n	80041c8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004182:	2b00      	cmp	r3, #0
 8004184:	d006      	beq.n	8004194 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004190:	2b00      	cmp	r3, #0
 8004192:	d119      	bne.n	80041c8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0220 	bic.w	r2, r2, #32
 80041a2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d105      	bne.n	80041c8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c0:	f043 0201 	orr.w	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f7ff fd7b 	bl	8003cc4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80041ce:	e00e      	b.n	80041ee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f7ff fd85 	bl	8003cec <HAL_ADC_ErrorCallback>
}
 80041e2:	e004      	b.n	80041ee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	4798      	blx	r3
}
 80041ee:	bf00      	nop
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004202:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f7ff fd67 	bl	8003cd8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800420a:	bf00      	nop
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b084      	sub	sp, #16
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2240      	movs	r2, #64	; 0x40
 8004224:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f7ff fd5a 	bl	8003cec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004238:	bf00      	nop
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004250:	4b0c      	ldr	r3, [pc, #48]	; (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800425c:	4013      	ands	r3, r2
 800425e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800426c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004272:	4a04      	ldr	r2, [pc, #16]	; (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	60d3      	str	r3, [r2, #12]
}
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800428c:	4b04      	ldr	r3, [pc, #16]	; (80042a0 <__NVIC_GetPriorityGrouping+0x18>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	0a1b      	lsrs	r3, r3, #8
 8004292:	f003 0307 	and.w	r3, r3, #7
}
 8004296:	4618      	mov	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	e000ed00 	.word	0xe000ed00

080042a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	db0b      	blt.n	80042ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	f003 021f 	and.w	r2, r3, #31
 80042bc:	4907      	ldr	r1, [pc, #28]	; (80042dc <__NVIC_EnableIRQ+0x38>)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	2001      	movs	r0, #1
 80042c6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	e000e100 	.word	0xe000e100

080042e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	6039      	str	r1, [r7, #0]
 80042ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	db0a      	blt.n	800430a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	490c      	ldr	r1, [pc, #48]	; (800432c <__NVIC_SetPriority+0x4c>)
 80042fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fe:	0112      	lsls	r2, r2, #4
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	440b      	add	r3, r1
 8004304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004308:	e00a      	b.n	8004320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	b2da      	uxtb	r2, r3
 800430e:	4908      	ldr	r1, [pc, #32]	; (8004330 <__NVIC_SetPriority+0x50>)
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	3b04      	subs	r3, #4
 8004318:	0112      	lsls	r2, r2, #4
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	440b      	add	r3, r1
 800431e:	761a      	strb	r2, [r3, #24]
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000e100 	.word	0xe000e100
 8004330:	e000ed00 	.word	0xe000ed00

08004334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004334:	b480      	push	{r7}
 8004336:	b089      	sub	sp, #36	; 0x24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f1c3 0307 	rsb	r3, r3, #7
 800434e:	2b04      	cmp	r3, #4
 8004350:	bf28      	it	cs
 8004352:	2304      	movcs	r3, #4
 8004354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	3304      	adds	r3, #4
 800435a:	2b06      	cmp	r3, #6
 800435c:	d902      	bls.n	8004364 <NVIC_EncodePriority+0x30>
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	3b03      	subs	r3, #3
 8004362:	e000      	b.n	8004366 <NVIC_EncodePriority+0x32>
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004368:	f04f 32ff 	mov.w	r2, #4294967295
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43da      	mvns	r2, r3
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	401a      	ands	r2, r3
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800437c:	f04f 31ff 	mov.w	r1, #4294967295
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	fa01 f303 	lsl.w	r3, r1, r3
 8004386:	43d9      	mvns	r1, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800438c:	4313      	orrs	r3, r2
         );
}
 800438e:	4618      	mov	r0, r3
 8004390:	3724      	adds	r7, #36	; 0x24
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b082      	sub	sp, #8
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff ff4c 	bl	8004240 <__NVIC_SetPriorityGrouping>
}
 80043a8:	bf00      	nop
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
 80043bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043c2:	f7ff ff61 	bl	8004288 <__NVIC_GetPriorityGrouping>
 80043c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	68b9      	ldr	r1, [r7, #8]
 80043cc:	6978      	ldr	r0, [r7, #20]
 80043ce:	f7ff ffb1 	bl	8004334 <NVIC_EncodePriority>
 80043d2:	4602      	mov	r2, r0
 80043d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043d8:	4611      	mov	r1, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff80 	bl	80042e0 <__NVIC_SetPriority>
}
 80043e0:	bf00      	nop
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff ff54 	bl	80042a4 <__NVIC_EnableIRQ>
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004410:	f7ff fad4 	bl	80039bc <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e099      	b.n	8004554 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0201 	bic.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004440:	e00f      	b.n	8004462 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004442:	f7ff fabb 	bl	80039bc <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b05      	cmp	r3, #5
 800444e:	d908      	bls.n	8004462 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2220      	movs	r2, #32
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2203      	movs	r2, #3
 800445a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e078      	b.n	8004554 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1e8      	bne.n	8004442 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4b38      	ldr	r3, [pc, #224]	; (800455c <HAL_DMA_Init+0x158>)
 800447c:	4013      	ands	r3, r2
 800447e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800448e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800449a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d107      	bne.n	80044cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	4313      	orrs	r3, r2
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f023 0307 	bic.w	r3, r3, #7
 80044e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	d117      	bne.n	8004526 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00e      	beq.n	8004526 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 fb01 	bl	8004b10 <DMA_CheckFifoParam>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d008      	beq.n	8004526 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2240      	movs	r2, #64	; 0x40
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004522:	2301      	movs	r3, #1
 8004524:	e016      	b.n	8004554 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fab8 	bl	8004aa4 <DMA_CalcBaseAndBitshift>
 8004534:	4603      	mov	r3, r0
 8004536:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800453c:	223f      	movs	r2, #63	; 0x3f
 800453e:	409a      	lsls	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	f010803f 	.word	0xf010803f

08004560 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
 800456c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004576:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800457e:	2b01      	cmp	r3, #1
 8004580:	d101      	bne.n	8004586 <HAL_DMA_Start_IT+0x26>
 8004582:	2302      	movs	r3, #2
 8004584:	e040      	b.n	8004608 <HAL_DMA_Start_IT+0xa8>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b01      	cmp	r3, #1
 8004598:	d12f      	bne.n	80045fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2202      	movs	r2, #2
 800459e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 fa4a 	bl	8004a48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b8:	223f      	movs	r2, #63	; 0x3f
 80045ba:	409a      	lsls	r2, r3
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0216 	orr.w	r2, r2, #22
 80045ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d007      	beq.n	80045e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f042 0208 	orr.w	r2, r2, #8
 80045e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	e005      	b.n	8004606 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004606:	7dfb      	ldrb	r3, [r7, #23]
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800461e:	f7ff f9cd 	bl	80039bc <HAL_GetTick>
 8004622:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d008      	beq.n	8004642 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2280      	movs	r2, #128	; 0x80
 8004634:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e052      	b.n	80046e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0216 	bic.w	r2, r2, #22
 8004650:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004660:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	d103      	bne.n	8004672 <HAL_DMA_Abort+0x62>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466e:	2b00      	cmp	r3, #0
 8004670:	d007      	beq.n	8004682 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0208 	bic.w	r2, r2, #8
 8004680:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 0201 	bic.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004692:	e013      	b.n	80046bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004694:	f7ff f992 	bl	80039bc <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b05      	cmp	r3, #5
 80046a0:	d90c      	bls.n	80046bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2203      	movs	r2, #3
 80046ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e015      	b.n	80046e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e4      	bne.n	8004694 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ce:	223f      	movs	r2, #63	; 0x3f
 80046d0:	409a      	lsls	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d004      	beq.n	800470e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2280      	movs	r2, #128	; 0x80
 8004708:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e00c      	b.n	8004728 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2205      	movs	r2, #5
 8004712:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0201 	bic.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800473c:	2300      	movs	r3, #0
 800473e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004740:	4b92      	ldr	r3, [pc, #584]	; (800498c <HAL_DMA_IRQHandler+0x258>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a92      	ldr	r2, [pc, #584]	; (8004990 <HAL_DMA_IRQHandler+0x25c>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	0a9b      	lsrs	r3, r3, #10
 800474c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004752:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475e:	2208      	movs	r2, #8
 8004760:	409a      	lsls	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	4013      	ands	r3, r2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d01a      	beq.n	80047a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0304 	and.w	r3, r3, #4
 8004774:	2b00      	cmp	r3, #0
 8004776:	d013      	beq.n	80047a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0204 	bic.w	r2, r2, #4
 8004786:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800478c:	2208      	movs	r2, #8
 800478e:	409a      	lsls	r2, r3
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004798:	f043 0201 	orr.w	r2, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a4:	2201      	movs	r2, #1
 80047a6:	409a      	lsls	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d012      	beq.n	80047d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c2:	2201      	movs	r2, #1
 80047c4:	409a      	lsls	r2, r3
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ce:	f043 0202 	orr.w	r2, r3, #2
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047da:	2204      	movs	r2, #4
 80047dc:	409a      	lsls	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d012      	beq.n	800480c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00b      	beq.n	800480c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047f8:	2204      	movs	r2, #4
 80047fa:	409a      	lsls	r2, r3
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004804:	f043 0204 	orr.w	r2, r3, #4
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004810:	2210      	movs	r2, #16
 8004812:	409a      	lsls	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4013      	ands	r3, r2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d043      	beq.n	80048a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d03c      	beq.n	80048a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800482e:	2210      	movs	r2, #16
 8004830:	409a      	lsls	r2, r3
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d018      	beq.n	8004876 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d108      	bne.n	8004864 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	2b00      	cmp	r3, #0
 8004858:	d024      	beq.n	80048a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	4798      	blx	r3
 8004862:	e01f      	b.n	80048a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004868:	2b00      	cmp	r3, #0
 800486a:	d01b      	beq.n	80048a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	4798      	blx	r3
 8004874:	e016      	b.n	80048a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004880:	2b00      	cmp	r3, #0
 8004882:	d107      	bne.n	8004894 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 0208 	bic.w	r2, r2, #8
 8004892:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a8:	2220      	movs	r2, #32
 80048aa:	409a      	lsls	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 808e 	beq.w	80049d2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8086 	beq.w	80049d2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ca:	2220      	movs	r2, #32
 80048cc:	409a      	lsls	r2, r3
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b05      	cmp	r3, #5
 80048dc:	d136      	bne.n	800494c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0216 	bic.w	r2, r2, #22
 80048ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695a      	ldr	r2, [r3, #20]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d103      	bne.n	800490e <HAL_DMA_IRQHandler+0x1da>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800490a:	2b00      	cmp	r3, #0
 800490c:	d007      	beq.n	800491e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0208 	bic.w	r2, r2, #8
 800491c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004922:	223f      	movs	r2, #63	; 0x3f
 8004924:	409a      	lsls	r2, r3
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800493e:	2b00      	cmp	r3, #0
 8004940:	d07d      	beq.n	8004a3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	4798      	blx	r3
        }
        return;
 800494a:	e078      	b.n	8004a3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d01c      	beq.n	8004994 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d108      	bne.n	800497a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496c:	2b00      	cmp	r3, #0
 800496e:	d030      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	4798      	blx	r3
 8004978:	e02b      	b.n	80049d2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497e:	2b00      	cmp	r3, #0
 8004980:	d027      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	4798      	blx	r3
 800498a:	e022      	b.n	80049d2 <HAL_DMA_IRQHandler+0x29e>
 800498c:	20000000 	.word	0x20000000
 8004990:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10f      	bne.n	80049c2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0210 	bic.w	r2, r2, #16
 80049b0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d032      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d022      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2205      	movs	r2, #5
 80049ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f022 0201 	bic.w	r2, r2, #1
 80049fc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	3301      	adds	r3, #1
 8004a02:	60bb      	str	r3, [r7, #8]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d307      	bcc.n	8004a1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f2      	bne.n	80049fe <HAL_DMA_IRQHandler+0x2ca>
 8004a18:	e000      	b.n	8004a1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004a1a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	4798      	blx	r3
 8004a3c:	e000      	b.n	8004a40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004a3e:	bf00      	nop
    }
  }
}
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop

08004a48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b40      	cmp	r3, #64	; 0x40
 8004a74:	d108      	bne.n	8004a88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a86:	e007      	b.n	8004a98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	60da      	str	r2, [r3, #12]
}
 8004a98:	bf00      	nop
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	3b10      	subs	r3, #16
 8004ab4:	4a14      	ldr	r2, [pc, #80]	; (8004b08 <DMA_CalcBaseAndBitshift+0x64>)
 8004ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aba:	091b      	lsrs	r3, r3, #4
 8004abc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004abe:	4a13      	ldr	r2, [pc, #76]	; (8004b0c <DMA_CalcBaseAndBitshift+0x68>)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2b03      	cmp	r3, #3
 8004ad0:	d909      	bls.n	8004ae6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ada:	f023 0303 	bic.w	r3, r3, #3
 8004ade:	1d1a      	adds	r2, r3, #4
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	659a      	str	r2, [r3, #88]	; 0x58
 8004ae4:	e007      	b.n	8004af6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	aaaaaaab 	.word	0xaaaaaaab
 8004b0c:	08024a60 	.word	0x08024a60

08004b10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d11f      	bne.n	8004b6a <DMA_CheckFifoParam+0x5a>
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	2b03      	cmp	r3, #3
 8004b2e:	d856      	bhi.n	8004bde <DMA_CheckFifoParam+0xce>
 8004b30:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <DMA_CheckFifoParam+0x28>)
 8004b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b36:	bf00      	nop
 8004b38:	08004b49 	.word	0x08004b49
 8004b3c:	08004b5b 	.word	0x08004b5b
 8004b40:	08004b49 	.word	0x08004b49
 8004b44:	08004bdf 	.word	0x08004bdf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d046      	beq.n	8004be2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b58:	e043      	b.n	8004be2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b62:	d140      	bne.n	8004be6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b68:	e03d      	b.n	8004be6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b72:	d121      	bne.n	8004bb8 <DMA_CheckFifoParam+0xa8>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d837      	bhi.n	8004bea <DMA_CheckFifoParam+0xda>
 8004b7a:	a201      	add	r2, pc, #4	; (adr r2, 8004b80 <DMA_CheckFifoParam+0x70>)
 8004b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b80:	08004b91 	.word	0x08004b91
 8004b84:	08004b97 	.word	0x08004b97
 8004b88:	08004b91 	.word	0x08004b91
 8004b8c:	08004ba9 	.word	0x08004ba9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
      break;
 8004b94:	e030      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d025      	beq.n	8004bee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ba6:	e022      	b.n	8004bee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004bb0:	d11f      	bne.n	8004bf2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004bb6:	e01c      	b.n	8004bf2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d903      	bls.n	8004bc6 <DMA_CheckFifoParam+0xb6>
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	2b03      	cmp	r3, #3
 8004bc2:	d003      	beq.n	8004bcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004bc4:	e018      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	73fb      	strb	r3, [r7, #15]
      break;
 8004bca:	e015      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00e      	beq.n	8004bf6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	73fb      	strb	r3, [r7, #15]
      break;
 8004bdc:	e00b      	b.n	8004bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8004bde:	bf00      	nop
 8004be0:	e00a      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;
 8004be2:	bf00      	nop
 8004be4:	e008      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;
 8004be6:	bf00      	nop
 8004be8:	e006      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bea:	bf00      	nop
 8004bec:	e004      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bee:	bf00      	nop
 8004bf0:	e002      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004bf2:	bf00      	nop
 8004bf4:	e000      	b.n	8004bf8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bf6:	bf00      	nop
    }
  } 
  
  return status; 
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop

08004c08 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
 8004c14:	2300      	movs	r3, #0
 8004c16:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004c18:	4baa      	ldr	r3, [pc, #680]	; (8004ec4 <HAL_ETH_Init+0x2bc>)
 8004c1a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004c20:	2300      	movs	r3, #0
 8004c22:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e183      	b.n	8004f36 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d106      	bne.n	8004c48 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f005 ff90 	bl	800ab68 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]
 8004c4c:	4b9e      	ldr	r3, [pc, #632]	; (8004ec8 <HAL_ETH_Init+0x2c0>)
 8004c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c50:	4a9d      	ldr	r2, [pc, #628]	; (8004ec8 <HAL_ETH_Init+0x2c0>)
 8004c52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c56:	6453      	str	r3, [r2, #68]	; 0x44
 8004c58:	4b9b      	ldr	r3, [pc, #620]	; (8004ec8 <HAL_ETH_Init+0x2c0>)
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c60:	60bb      	str	r3, [r7, #8]
 8004c62:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004c64:	4b99      	ldr	r3, [pc, #612]	; (8004ecc <HAL_ETH_Init+0x2c4>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	4a98      	ldr	r2, [pc, #608]	; (8004ecc <HAL_ETH_Init+0x2c4>)
 8004c6a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004c6e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004c70:	4b96      	ldr	r3, [pc, #600]	; (8004ecc <HAL_ETH_Init+0x2c4>)
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	4994      	ldr	r1, [pc, #592]	; (8004ecc <HAL_ETH_Init+0x2c4>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f042 0201 	orr.w	r2, r2, #1
 8004c90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c94:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004c96:	f7fe fe91 	bl	80039bc <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004c9c:	e011      	b.n	8004cc2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004c9e:	f7fe fe8d 	bl	80039bc <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004cac:	d909      	bls.n	8004cc2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e139      	b.n	8004f36 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e4      	bne.n	8004c9e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	f023 031c 	bic.w	r3, r3, #28
 8004ce2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004ce4:	f002 fff6 	bl	8007cd4 <HAL_RCC_GetHCLKFreq>
 8004ce8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	4a78      	ldr	r2, [pc, #480]	; (8004ed0 <HAL_ETH_Init+0x2c8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d908      	bls.n	8004d04 <HAL_ETH_Init+0xfc>
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	4a77      	ldr	r2, [pc, #476]	; (8004ed4 <HAL_ETH_Init+0x2cc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d804      	bhi.n	8004d04 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f043 0308 	orr.w	r3, r3, #8
 8004d00:	61fb      	str	r3, [r7, #28]
 8004d02:	e027      	b.n	8004d54 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	4a73      	ldr	r2, [pc, #460]	; (8004ed4 <HAL_ETH_Init+0x2cc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d908      	bls.n	8004d1e <HAL_ETH_Init+0x116>
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	4a6d      	ldr	r2, [pc, #436]	; (8004ec4 <HAL_ETH_Init+0x2bc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d204      	bcs.n	8004d1e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	f043 030c 	orr.w	r3, r3, #12
 8004d1a:	61fb      	str	r3, [r7, #28]
 8004d1c:	e01a      	b.n	8004d54 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	4a68      	ldr	r2, [pc, #416]	; (8004ec4 <HAL_ETH_Init+0x2bc>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d303      	bcc.n	8004d2e <HAL_ETH_Init+0x126>
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	4a6b      	ldr	r2, [pc, #428]	; (8004ed8 <HAL_ETH_Init+0x2d0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d911      	bls.n	8004d52 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	4a69      	ldr	r2, [pc, #420]	; (8004ed8 <HAL_ETH_Init+0x2d0>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d908      	bls.n	8004d48 <HAL_ETH_Init+0x140>
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	4a68      	ldr	r2, [pc, #416]	; (8004edc <HAL_ETH_Init+0x2d4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d804      	bhi.n	8004d48 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	f043 0304 	orr.w	r3, r3, #4
 8004d44:	61fb      	str	r3, [r7, #28]
 8004d46:	e005      	b.n	8004d54 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	f043 0310 	orr.w	r3, r3, #16
 8004d4e:	61fb      	str	r3, [r7, #28]
 8004d50:	e000      	b.n	8004d54 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004d52:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	69fa      	ldr	r2, [r7, #28]
 8004d5a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004d5c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d60:	2100      	movs	r1, #0
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 fc17 	bl	8005596 <HAL_ETH_WritePHYRegister>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00b      	beq.n	8004d86 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004d72:	6939      	ldr	r1, [r7, #16]
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fdcd 	bl	8005914 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e0d7      	b.n	8004f36 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004d86:	20ff      	movs	r0, #255	; 0xff
 8004d88:	f7fe fe24 	bl	80039d4 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 80a5 	beq.w	8004ee0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d96:	f7fe fe11 	bl	80039bc <HAL_GetTick>
 8004d9a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004d9c:	f107 030c 	add.w	r3, r7, #12
 8004da0:	461a      	mov	r2, r3
 8004da2:	2101      	movs	r1, #1
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 fb8e 	bl	80054c6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004daa:	f7fe fe07 	bl	80039bc <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d90f      	bls.n	8004ddc <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004dc0:	6939      	ldr	r1, [r7, #16]
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fda6 	bl	8005914 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e0ac      	b.n	8004f36 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 0304 	and.w	r3, r3, #4
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0da      	beq.n	8004d9c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004de6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004dea:	2100      	movs	r1, #0
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fbd2 	bl	8005596 <HAL_ETH_WritePHYRegister>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00b      	beq.n	8004e10 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004dfc:	6939      	ldr	r1, [r7, #16]
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fd88 	bl	8005914 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e092      	b.n	8004f36 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e10:	f7fe fdd4 	bl	80039bc <HAL_GetTick>
 8004e14:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004e16:	f107 030c 	add.w	r3, r7, #12
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fb51 	bl	80054c6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004e24:	f7fe fdca 	bl	80039bc <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d90f      	bls.n	8004e56 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004e3a:	6939      	ldr	r1, [r7, #16]
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 fd69 	bl	8005914 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e06f      	b.n	8004f36 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0da      	beq.n	8004e16 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004e60:	f107 030c 	add.w	r3, r7, #12
 8004e64:	461a      	mov	r2, r3
 8004e66:	2110      	movs	r1, #16
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 fb2c 	bl	80054c6 <HAL_ETH_ReadPHYRegister>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00b      	beq.n	8004e8c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004e78:	6939      	ldr	r1, [r7, #16]
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 fd4a 	bl	8005914 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e054      	b.n	8004f36 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d004      	beq.n	8004ea0 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e9c:	60da      	str	r2, [r3, #12]
 8004e9e:	e002      	b.n	8004ea6 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f003 0302 	and.w	r3, r3, #2
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	609a      	str	r2, [r3, #8]
 8004eb6:	e035      	b.n	8004f24 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ebe:	609a      	str	r2, [r3, #8]
 8004ec0:	e030      	b.n	8004f24 <HAL_ETH_Init+0x31c>
 8004ec2:	bf00      	nop
 8004ec4:	03938700 	.word	0x03938700
 8004ec8:	40023800 	.word	0x40023800
 8004ecc:	40013800 	.word	0x40013800
 8004ed0:	01312cff 	.word	0x01312cff
 8004ed4:	02160ebf 	.word	0x02160ebf
 8004ed8:	05f5e0ff 	.word	0x05f5e0ff
 8004edc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	08db      	lsrs	r3, r3, #3
 8004ee6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 fb4c 	bl	8005596 <HAL_ETH_WritePHYRegister>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00b      	beq.n	8004f1c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004f08:	6939      	ldr	r1, [r7, #16]
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 fd02 	bl	8005914 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e00c      	b.n	8004f36 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004f1c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004f20:	f7fe fd58 	bl	80039d4 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004f24:	6939      	ldr	r1, [r7, #16]
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fcf4 	bl	8005914 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3720      	adds	r7, #32
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop

08004f40 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
 8004f4c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_ETH_DMATxDescListInit+0x20>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	e052      	b.n	8005006 <HAL_ETH_DMATxDescListInit+0xc6>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004f76:	2300      	movs	r3, #0
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	e030      	b.n	8004fde <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	015b      	lsls	r3, r3, #5
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	4413      	add	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f8c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d105      	bne.n	8004fb6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d208      	bcs.n	8004fd2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	015b      	lsls	r3, r3, #5
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	4413      	add	r3, r2
 8004fca:	461a      	mov	r2, r3
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	60da      	str	r2, [r3, #12]
 8004fd0:	e002      	b.n	8004fd8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d3ca      	bcc.n	8004f7c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ff0:	3310      	adds	r3, #16
 8004ff2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	371c      	adds	r7, #28
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8005012:	b480      	push	{r7}
 8005014:	b087      	sub	sp, #28
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	607a      	str	r2, [r7, #4]
 800501e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_ETH_DMARxDescListInit+0x20>
 800502e:	2302      	movs	r3, #2
 8005030:	e056      	b.n	80050e0 <HAL_ETH_DMARxDescListInit+0xce>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2202      	movs	r2, #2
 800503e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
 800504c:	e034      	b.n	80050b8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	015b      	lsls	r3, r3, #5
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	4413      	add	r3, r2
 8005056:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800505e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8005066:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800506e:	fb02 f303 	mul.w	r3, r2, r3
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	4413      	add	r3, r2
 8005076:	461a      	mov	r2, r3
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d105      	bne.n	8005090 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	3b01      	subs	r3, #1
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	429a      	cmp	r2, r3
 8005098:	d208      	bcs.n	80050ac <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	3301      	adds	r3, #1
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	4413      	add	r3, r2
 80050a4:	461a      	mov	r2, r3
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	60da      	str	r2, [r3, #12]
 80050aa:	e002      	b.n	80050b2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	3301      	adds	r3, #1
 80050b6:	617b      	str	r3, [r7, #20]
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d3c6      	bcc.n	800504e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050ca:	330c      	adds	r3, #12
 80050cc:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	371c      	adds	r7, #28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80050f6:	2300      	movs	r3, #0
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	2300      	movs	r3, #0
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	2300      	movs	r3, #0
 8005100:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_ETH_TransmitFrame+0x24>
 800510c:	2302      	movs	r3, #2
 800510e:	e0cd      	b.n	80052ac <HAL_ETH_TransmitFrame+0x1c0>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d109      	bne.n	800513a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8005136:	2301      	movs	r3, #1
 8005138:	e0b8      	b.n	80052ac <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	da09      	bge.n	8005158 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2212      	movs	r2, #18
 8005148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e0a9      	b.n	80052ac <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800515e:	4293      	cmp	r3, r2
 8005160:	d915      	bls.n	800518e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	4a54      	ldr	r2, [pc, #336]	; (80052b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	0a9b      	lsrs	r3, r3, #10
 800516c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	4b51      	ldr	r3, [pc, #324]	; (80052b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8005172:	fba3 1302 	umull	r1, r3, r3, r2
 8005176:	0a9b      	lsrs	r3, r3, #10
 8005178:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800517c:	fb01 f303 	mul.w	r3, r1, r3
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	3301      	adds	r3, #1
 800518a:	617b      	str	r3, [r7, #20]
 800518c:	e001      	b.n	8005192 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800518e:	2301      	movs	r3, #1
 8005190:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d11c      	bne.n	80051d2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80051a6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80051b2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80051c2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	461a      	mov	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80051d0:	e04b      	b.n	800526a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80051d2:	2300      	movs	r3, #0
 80051d4:	613b      	str	r3, [r7, #16]
 80051d6:	e044      	b.n	8005262 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80051e6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d107      	bne.n	80051fe <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80051fc:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005202:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005206:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	3b01      	subs	r3, #1
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	429a      	cmp	r2, r3
 8005210:	d116      	bne.n	8005240 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005220:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	4a25      	ldr	r2, [pc, #148]	; (80052bc <HAL_ETH_TransmitFrame+0x1d0>)
 8005226:	fb02 f203 	mul.w	r2, r2, r3
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	4413      	add	r3, r2
 800522e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005232:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800523e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800524a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800524e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	461a      	mov	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	3301      	adds	r3, #1
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	429a      	cmp	r2, r3
 8005268:	d3b6      	bcc.n	80051d8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005272:	3314      	adds	r3, #20
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00d      	beq.n	800529a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005286:	3314      	adds	r3, #20
 8005288:	2204      	movs	r2, #4
 800528a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005294:	3304      	adds	r3, #4
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	371c      	adds	r7, #28
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	ac02b00b 	.word	0xac02b00b
 80052bc:	fffffa0c 	.word	0xfffffa0c

080052c0 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e074      	b.n	80053c4 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2202      	movs	r2, #2
 80052e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80052ea:	e05a      	b.n	80053a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	3301      	adds	r3, #1
 80052f0:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005300:	d10d      	bne.n	800531e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	461a      	mov	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	629a      	str	r2, [r3, #40]	; 0x28
 800531c:	e041      	b.n	80053a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10b      	bne.n	8005344 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	461a      	mov	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	629a      	str	r2, [r3, #40]	; 0x28
 8005342:	e02e      	b.n	80053a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800535a:	2b01      	cmp	r3, #1
 800535c:	d103      	bne.n	8005366 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005372:	1f1a      	subs	r2, r3, #4
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	461a      	mov	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	e010      	b.n	80053c4 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	db02      	blt.n	80053b2 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d99c      	bls.n	80052ec <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3714      	adds	r7, #20
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053e0:	3314      	adds	r3, #20
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053e8:	2b40      	cmp	r3, #64	; 0x40
 80053ea:	d112      	bne.n	8005412 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f005 fc7b 	bl	800ace8 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053fa:	3314      	adds	r3, #20
 80053fc:	2240      	movs	r2, #64	; 0x40
 80053fe:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005410:	e01b      	b.n	800544a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800541a:	3314      	adds	r3, #20
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b01      	cmp	r3, #1
 8005424:	d111      	bne.n	800544a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f839 	bl	800549e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005434:	3314      	adds	r3, #20
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005452:	3314      	adds	r3, #20
 8005454:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005458:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005462:	3314      	adds	r3, #20
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800546a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546e:	d112      	bne.n	8005496 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f000 f81e 	bl	80054b2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800547e:	3314      	adds	r3, #20
 8005480:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005484:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b083      	sub	sp, #12
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b086      	sub	sp, #24
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	60f8      	str	r0, [r7, #12]
 80054ce:	460b      	mov	r3, r1
 80054d0:	607a      	str	r2, [r7, #4]
 80054d2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80054d4:	2300      	movs	r3, #0
 80054d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80054d8:	2300      	movs	r3, #0
 80054da:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b82      	cmp	r3, #130	; 0x82
 80054e6:	d101      	bne.n	80054ec <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
 80054ea:	e050      	b.n	800558e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2282      	movs	r2, #130	; 0x82
 80054f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f003 031c 	and.w	r3, r3, #28
 8005502:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8a1b      	ldrh	r3, [r3, #16]
 8005508:	02db      	lsls	r3, r3, #11
 800550a:	b29b      	uxth	r3, r3
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8005512:	897b      	ldrh	r3, [r7, #10]
 8005514:	019b      	lsls	r3, r3, #6
 8005516:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f023 0302 	bic.w	r3, r3, #2
 8005526:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005538:	f7fe fa40 	bl	80039bc <HAL_GetTick>
 800553c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800553e:	e015      	b.n	800556c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8005540:	f7fe fa3c 	bl	80039bc <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800554e:	d309      	bcc.n	8005564 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e014      	b.n	800558e <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e4      	bne.n	8005540 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	695b      	ldr	r3, [r3, #20]
 800557c:	b29b      	uxth	r3, r3
 800557e:	461a      	mov	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3718      	adds	r7, #24
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b086      	sub	sp, #24
 800559a:	af00      	add	r7, sp, #0
 800559c:	60f8      	str	r0, [r7, #12]
 800559e:	460b      	mov	r3, r1
 80055a0:	607a      	str	r2, [r7, #4]
 80055a2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80055a8:	2300      	movs	r3, #0
 80055aa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b42      	cmp	r3, #66	; 0x42
 80055b6:	d101      	bne.n	80055bc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80055b8:	2302      	movs	r3, #2
 80055ba:	e04e      	b.n	800565a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2242      	movs	r2, #66	; 0x42
 80055c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f003 031c 	and.w	r3, r3, #28
 80055d2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8a1b      	ldrh	r3, [r3, #16]
 80055d8:	02db      	lsls	r3, r3, #11
 80055da:	b29b      	uxth	r3, r3
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80055e2:	897b      	ldrh	r3, [r7, #10]
 80055e4:	019b      	lsls	r3, r3, #6
 80055e6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f043 0302 	orr.w	r3, r3, #2
 80055f6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f043 0301 	orr.w	r3, r3, #1
 80055fe:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	b29a      	uxth	r2, r3
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005612:	f7fe f9d3 	bl	80039bc <HAL_GetTick>
 8005616:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005618:	e015      	b.n	8005646 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800561a:	f7fe f9cf 	bl	80039bc <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005628:	d309      	bcc.n	800563e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e00d      	b.n	800565a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1e4      	bne.n	800561a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8005662:	b580      	push	{r7, lr}
 8005664:	b082      	sub	sp, #8
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_ETH_Start+0x16>
 8005674:	2302      	movs	r3, #2
 8005676:	e01f      	b.n	80056b8 <HAL_ETH_Start+0x56>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 fb45 	bl	8005d18 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 fb7c 	bl	8005d8c <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fc13 	bl	8005ec0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fbb0 	bl	8005e00 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 fbdd 	bl	8005e60 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3708      	adds	r7, #8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <HAL_ETH_Stop+0x16>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e01f      	b.n	8005716 <HAL_ETH_Stop+0x56>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2202      	movs	r2, #2
 80056e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 fba2 	bl	8005e30 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fbcf 	bl	8005e90 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 fb67 	bl	8005dc6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 fbe1 	bl	8005ec0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fb27 	bl	8005d52 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_ETH_ConfigMAC+0x1c>
 8005738:	2302      	movs	r3, #2
 800573a:	e0e4      	b.n	8005906 <HAL_ETH_ConfigMAC+0x1e6>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 80b1 	beq.w	80058b6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	4b6c      	ldr	r3, [pc, #432]	; (8005910 <HAL_ETH_ConfigMAC+0x1f0>)
 8005760:	4013      	ands	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800576c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8005772:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8005778:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800577e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8005784:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800578a:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8005790:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8005796:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800579c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80057a2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80057a8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80057ae:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80057c6:	2001      	movs	r0, #1
 80057c8:	f7fe f904 	bl	80039d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80057dc:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80057e2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80057e8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 80057ee:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80057f4:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80057fa:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8005806:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005808:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005812:	2001      	movs	r0, #1
 8005814:	f7fe f8de 	bl	80039d4 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005828:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005832:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005842:	4013      	ands	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800584a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005850:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8005856:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800585c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8005862:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8005868:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005880:	2001      	movs	r0, #1
 8005882:	f7fe f8a7 	bl	80039d4 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	430a      	orrs	r2, r1
 800589c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80058a6:	2001      	movs	r0, #1
 80058a8:	f7fe f894 	bl	80039d4 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	61da      	str	r2, [r3, #28]
 80058b4:	e01e      	b.n	80058f4 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80058c4:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689a      	ldr	r2, [r3, #8]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80058e6:	2001      	movs	r0, #1
 80058e8:	f7fe f874 	bl	80039d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	ff20810f 	.word	0xff20810f

08005914 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b0b0      	sub	sp, #192	; 0xc0
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800591e:	2300      	movs	r3, #0
 8005920:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d007      	beq.n	800593a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005930:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005938:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800593a:	2300      	movs	r3, #0
 800593c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800593e:	2300      	movs	r3, #0
 8005940:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005942:	2300      	movs	r3, #0
 8005944:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005946:	2300      	movs	r3, #0
 8005948:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800594a:	2300      	movs	r3, #0
 800594c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800594e:	2300      	movs	r3, #0
 8005950:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d103      	bne.n	8005962 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800595a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800595e:	663b      	str	r3, [r7, #96]	; 0x60
 8005960:	e001      	b.n	8005966 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005962:	2300      	movs	r3, #0
 8005964:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005966:	f44f 7300 	mov.w	r3, #512	; 0x200
 800596a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800596c:	2300      	movs	r3, #0
 800596e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005970:	2300      	movs	r3, #0
 8005972:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005974:	2300      	movs	r3, #0
 8005976:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005978:	2300      	movs	r3, #0
 800597a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800597c:	2300      	movs	r3, #0
 800597e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005980:	2340      	movs	r3, #64	; 0x40
 8005982:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005984:	2300      	movs	r3, #0
 8005986:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800598a:	2300      	movs	r3, #0
 800598c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005990:	2300      	movs	r3, #0
 8005992:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005996:	2300      	movs	r3, #0
 8005998:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800599c:	2300      	movs	r3, #0
 800599e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80059b4:	2380      	movs	r3, #128	; 0x80
 80059b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80059ba:	2300      	movs	r3, #0
 80059bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80059c0:	2300      	movs	r3, #0
 80059c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80059c6:	2300      	movs	r3, #0
 80059c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80059e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059ec:	4bac      	ldr	r3, [pc, #688]	; (8005ca0 <ETH_MACDMAConfig+0x38c>)
 80059ee:	4013      	ands	r3, r2
 80059f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80059f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80059f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80059f8:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80059fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80059fc:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80059fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005a00:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005a06:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005a08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005a0a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8005a0e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005a14:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005a16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005a18:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005a1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005a1c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8005a1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005a20:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8005a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005a24:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005a26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005a28:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005a2a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005a3c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005a48:	2001      	movs	r0, #1
 8005a4a:	f7fd ffc3 	bl	80039d4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005a56:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005a58:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005a5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005a5c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005a5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005a60:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8005a62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005a66:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005a6c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005a6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005a72:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005a74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005a78:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005a7c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005a84:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005a86:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005a92:	2001      	movs	r0, #1
 8005a94:	f7fd ff9e 	bl	80039d4 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005aa0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005aaa:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005ab4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005ac0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ac4:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005ac8:	4013      	ands	r3, r2
 8005aca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005ace:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ad2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005ad4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005ad8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005ada:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005ade:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005ae4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005aea:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005aec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005af0:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005af2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b04:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b10:	2001      	movs	r0, #1
 8005b12:	f7fd ff5f 	bl	80039d4 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b1e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005b20:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005b24:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b3a:	2001      	movs	r0, #1
 8005b3c:	f7fd ff4a 	bl	80039d4 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b48:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005b4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b52:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005b54:	2300      	movs	r3, #0
 8005b56:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005b58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005b5c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005b66:	2300      	movs	r3, #0
 8005b68:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005b6e:	2304      	movs	r3, #4
 8005b70:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005b78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b7c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005b7e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005b82:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005b84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b88:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005b8a:	2380      	movs	r3, #128	; 0x80
 8005b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005b92:	2300      	movs	r3, #0
 8005b94:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b9e:	3318      	adds	r3, #24
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005ba6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005baa:	4b3e      	ldr	r3, [pc, #248]	; (8005ca4 <ETH_MACDMAConfig+0x390>)
 8005bac:	4013      	ands	r3, r2
 8005bae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005bb2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005bb4:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005bb6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005bb8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8005bba:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005bbc:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005bbe:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005bc0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005bc2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005bc4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005bc6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8005bca:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005bce:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005bd2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005bd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005be6:	3318      	adds	r3, #24
 8005be8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005bec:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf6:	3318      	adds	r3, #24
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005bfe:	2001      	movs	r0, #1
 8005c00:	f7fd fee8 	bl	80039d4 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c0c:	3318      	adds	r3, #24
 8005c0e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c12:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8005c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005c18:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005c1c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005c20:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8005c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005c24:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c28:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005c2a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005c2e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005c38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c3c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005c4c:	2001      	movs	r0, #1
 8005c4e:	f7fd fec1 	bl	80039d4 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c5e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d10f      	bne.n	8005c88 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c70:	331c      	adds	r3, #28
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005c7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c84:	331c      	adds	r3, #28
 8005c86:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	2100      	movs	r1, #0
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 f809 	bl	8005ca8 <ETH_MACAddressConfig>
}
 8005c96:	bf00      	nop
 8005c98:	37c0      	adds	r7, #192	; 0xc0
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	ff20810f 	.word	0xff20810f
 8005ca4:	f8de3f23 	.word	0xf8de3f23

08005ca8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	3305      	adds	r3, #5
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	021b      	lsls	r3, r3, #8
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	3204      	adds	r2, #4
 8005cc0:	7812      	ldrb	r2, [r2, #0]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	4b11      	ldr	r3, [pc, #68]	; (8005d10 <ETH_MACAddressConfig+0x68>)
 8005cca:	4413      	add	r3, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	3303      	adds	r3, #3
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	061a      	lsls	r2, r3, #24
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	3302      	adds	r3, #2
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	041b      	lsls	r3, r3, #16
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	021b      	lsls	r3, r3, #8
 8005cec:	4313      	orrs	r3, r2
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	7812      	ldrb	r2, [r2, #0]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	4b06      	ldr	r3, [pc, #24]	; (8005d14 <ETH_MACAddressConfig+0x6c>)
 8005cfa:	4413      	add	r3, r2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	6013      	str	r3, [r2, #0]
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	40028040 	.word	0x40028040
 8005d14:	40028044 	.word	0x40028044

08005d18 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005d20:	2300      	movs	r3, #0
 8005d22:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0208 	orr.w	r2, r2, #8
 8005d32:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005d3c:	2001      	movs	r0, #1
 8005d3e:	f000 f8e9 	bl	8005f14 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	601a      	str	r2, [r3, #0]
}
 8005d4a:	bf00      	nop
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0208 	bic.w	r2, r2, #8
 8005d6c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005d76:	2001      	movs	r0, #1
 8005d78:	f000 f8cc 	bl	8005f14 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	601a      	str	r2, [r3, #0]
}
 8005d84:	bf00      	nop
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0204 	orr.w	r2, r2, #4
 8005da6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005db0:	2001      	movs	r0, #1
 8005db2:	f000 f8af 	bl	8005f14 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	601a      	str	r2, [r3, #0]
}
 8005dbe:	bf00      	nop
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b084      	sub	sp, #16
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0204 	bic.w	r2, r2, #4
 8005de0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005dea:	2001      	movs	r0, #1
 8005dec:	f000 f892 	bl	8005f14 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	601a      	str	r2, [r3, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e10:	3318      	adds	r3, #24
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e20:	3318      	adds	r3, #24
 8005e22:	601a      	str	r2, [r3, #0]
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e40:	3318      	adds	r3, #24
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e50:	3318      	adds	r3, #24
 8005e52:	601a      	str	r2, [r3, #0]
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e70:	3318      	adds	r3, #24
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f042 0202 	orr.w	r2, r2, #2
 8005e7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e80:	3318      	adds	r3, #24
 8005e82:	601a      	str	r2, [r3, #0]
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ea0:	3318      	adds	r3, #24
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 0202 	bic.w	r2, r2, #2
 8005eac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005eb0:	3318      	adds	r3, #24
 8005eb2:	601a      	str	r2, [r3, #0]
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ed4:	3318      	adds	r3, #24
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005ee0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ee4:	3318      	adds	r3, #24
 8005ee6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ef0:	3318      	adds	r3, #24
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ef6:	2001      	movs	r0, #1
 8005ef8:	f000 f80c 	bl	8005f14 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f06:	3318      	adds	r3, #24
 8005f08:	601a      	str	r2, [r3, #0]
}
 8005f0a:	bf00      	nop
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
	...

08005f14 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	; (8005f4c <ETH_Delay+0x38>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a0b      	ldr	r2, [pc, #44]	; (8005f50 <ETH_Delay+0x3c>)
 8005f22:	fba2 2303 	umull	r2, r3, r2, r3
 8005f26:	0a5b      	lsrs	r3, r3, #9
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	fb02 f303 	mul.w	r3, r2, r3
 8005f2e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005f30:	bf00      	nop
  } 
  while (Delay --);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	1e5a      	subs	r2, r3, #1
 8005f36:	60fa      	str	r2, [r7, #12]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1f9      	bne.n	8005f30 <ETH_Delay+0x1c>
}
 8005f3c:	bf00      	nop
 8005f3e:	bf00      	nop
 8005f40:	3714      	adds	r7, #20
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	20000000 	.word	0x20000000
 8005f50:	10624dd3 	.word	0x10624dd3

08005f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b089      	sub	sp, #36	; 0x24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f62:	2300      	movs	r3, #0
 8005f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61fb      	str	r3, [r7, #28]
 8005f6e:	e16b      	b.n	8006248 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f70:	2201      	movs	r2, #1
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	fa02 f303 	lsl.w	r3, r2, r3
 8005f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4013      	ands	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	f040 815a 	bne.w	8006242 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f003 0303 	and.w	r3, r3, #3
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d005      	beq.n	8005fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d130      	bne.n	8006008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	2203      	movs	r2, #3
 8005fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	69ba      	ldr	r2, [r7, #24]
 8005fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fdc:	2201      	movs	r2, #1
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	091b      	lsrs	r3, r3, #4
 8005ff2:	f003 0201 	and.w	r2, r3, #1
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 0303 	and.w	r3, r3, #3
 8006010:	2b03      	cmp	r3, #3
 8006012:	d017      	beq.n	8006044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	2203      	movs	r2, #3
 8006020:	fa02 f303 	lsl.w	r3, r2, r3
 8006024:	43db      	mvns	r3, r3
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	4013      	ands	r3, r2
 800602a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	fa02 f303 	lsl.w	r3, r2, r3
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	4313      	orrs	r3, r2
 800603c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69ba      	ldr	r2, [r7, #24]
 8006042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f003 0303 	and.w	r3, r3, #3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d123      	bne.n	8006098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	08da      	lsrs	r2, r3, #3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3208      	adds	r2, #8
 8006058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800605c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	f003 0307 	and.w	r3, r3, #7
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	220f      	movs	r2, #15
 8006068:	fa02 f303 	lsl.w	r3, r2, r3
 800606c:	43db      	mvns	r3, r3
 800606e:	69ba      	ldr	r2, [r7, #24]
 8006070:	4013      	ands	r3, r2
 8006072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	691a      	ldr	r2, [r3, #16]
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	f003 0307 	and.w	r3, r3, #7
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	fa02 f303 	lsl.w	r3, r2, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4313      	orrs	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	08da      	lsrs	r2, r3, #3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	3208      	adds	r2, #8
 8006092:	69b9      	ldr	r1, [r7, #24]
 8006094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	2203      	movs	r2, #3
 80060a4:	fa02 f303 	lsl.w	r3, r2, r3
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4013      	ands	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f003 0203 	and.w	r2, r3, #3
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	005b      	lsls	r3, r3, #1
 80060bc:	fa02 f303 	lsl.w	r3, r2, r3
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 80b4 	beq.w	8006242 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	4b60      	ldr	r3, [pc, #384]	; (8006260 <HAL_GPIO_Init+0x30c>)
 80060e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060e2:	4a5f      	ldr	r2, [pc, #380]	; (8006260 <HAL_GPIO_Init+0x30c>)
 80060e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060e8:	6453      	str	r3, [r2, #68]	; 0x44
 80060ea:	4b5d      	ldr	r3, [pc, #372]	; (8006260 <HAL_GPIO_Init+0x30c>)
 80060ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060f6:	4a5b      	ldr	r2, [pc, #364]	; (8006264 <HAL_GPIO_Init+0x310>)
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	089b      	lsrs	r3, r3, #2
 80060fc:	3302      	adds	r3, #2
 80060fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	220f      	movs	r2, #15
 800610e:	fa02 f303 	lsl.w	r3, r2, r3
 8006112:	43db      	mvns	r3, r3
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4013      	ands	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a52      	ldr	r2, [pc, #328]	; (8006268 <HAL_GPIO_Init+0x314>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d02b      	beq.n	800617a <HAL_GPIO_Init+0x226>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a51      	ldr	r2, [pc, #324]	; (800626c <HAL_GPIO_Init+0x318>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d025      	beq.n	8006176 <HAL_GPIO_Init+0x222>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a50      	ldr	r2, [pc, #320]	; (8006270 <HAL_GPIO_Init+0x31c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d01f      	beq.n	8006172 <HAL_GPIO_Init+0x21e>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a4f      	ldr	r2, [pc, #316]	; (8006274 <HAL_GPIO_Init+0x320>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d019      	beq.n	800616e <HAL_GPIO_Init+0x21a>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a4e      	ldr	r2, [pc, #312]	; (8006278 <HAL_GPIO_Init+0x324>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d013      	beq.n	800616a <HAL_GPIO_Init+0x216>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a4d      	ldr	r2, [pc, #308]	; (800627c <HAL_GPIO_Init+0x328>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d00d      	beq.n	8006166 <HAL_GPIO_Init+0x212>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a4c      	ldr	r2, [pc, #304]	; (8006280 <HAL_GPIO_Init+0x32c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d007      	beq.n	8006162 <HAL_GPIO_Init+0x20e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a4b      	ldr	r2, [pc, #300]	; (8006284 <HAL_GPIO_Init+0x330>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d101      	bne.n	800615e <HAL_GPIO_Init+0x20a>
 800615a:	2307      	movs	r3, #7
 800615c:	e00e      	b.n	800617c <HAL_GPIO_Init+0x228>
 800615e:	2308      	movs	r3, #8
 8006160:	e00c      	b.n	800617c <HAL_GPIO_Init+0x228>
 8006162:	2306      	movs	r3, #6
 8006164:	e00a      	b.n	800617c <HAL_GPIO_Init+0x228>
 8006166:	2305      	movs	r3, #5
 8006168:	e008      	b.n	800617c <HAL_GPIO_Init+0x228>
 800616a:	2304      	movs	r3, #4
 800616c:	e006      	b.n	800617c <HAL_GPIO_Init+0x228>
 800616e:	2303      	movs	r3, #3
 8006170:	e004      	b.n	800617c <HAL_GPIO_Init+0x228>
 8006172:	2302      	movs	r3, #2
 8006174:	e002      	b.n	800617c <HAL_GPIO_Init+0x228>
 8006176:	2301      	movs	r3, #1
 8006178:	e000      	b.n	800617c <HAL_GPIO_Init+0x228>
 800617a:	2300      	movs	r3, #0
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	f002 0203 	and.w	r2, r2, #3
 8006182:	0092      	lsls	r2, r2, #2
 8006184:	4093      	lsls	r3, r2
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	4313      	orrs	r3, r2
 800618a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800618c:	4935      	ldr	r1, [pc, #212]	; (8006264 <HAL_GPIO_Init+0x310>)
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	089b      	lsrs	r3, r3, #2
 8006192:	3302      	adds	r3, #2
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800619a:	4b3b      	ldr	r3, [pc, #236]	; (8006288 <HAL_GPIO_Init+0x334>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	43db      	mvns	r3, r3
 80061a4:	69ba      	ldr	r2, [r7, #24]
 80061a6:	4013      	ands	r3, r2
 80061a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80061be:	4a32      	ldr	r2, [pc, #200]	; (8006288 <HAL_GPIO_Init+0x334>)
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80061c4:	4b30      	ldr	r3, [pc, #192]	; (8006288 <HAL_GPIO_Init+0x334>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	43db      	mvns	r3, r3
 80061ce:	69ba      	ldr	r2, [r7, #24]
 80061d0:	4013      	ands	r3, r2
 80061d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061e8:	4a27      	ldr	r2, [pc, #156]	; (8006288 <HAL_GPIO_Init+0x334>)
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061ee:	4b26      	ldr	r3, [pc, #152]	; (8006288 <HAL_GPIO_Init+0x334>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	43db      	mvns	r3, r3
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	4013      	ands	r3, r2
 80061fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	4313      	orrs	r3, r2
 8006210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006212:	4a1d      	ldr	r2, [pc, #116]	; (8006288 <HAL_GPIO_Init+0x334>)
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006218:	4b1b      	ldr	r3, [pc, #108]	; (8006288 <HAL_GPIO_Init+0x334>)
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	43db      	mvns	r3, r3
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	4013      	ands	r3, r2
 8006226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	4313      	orrs	r3, r2
 800623a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800623c:	4a12      	ldr	r2, [pc, #72]	; (8006288 <HAL_GPIO_Init+0x334>)
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	3301      	adds	r3, #1
 8006246:	61fb      	str	r3, [r7, #28]
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	2b0f      	cmp	r3, #15
 800624c:	f67f ae90 	bls.w	8005f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006250:	bf00      	nop
 8006252:	bf00      	nop
 8006254:	3724      	adds	r7, #36	; 0x24
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	40023800 	.word	0x40023800
 8006264:	40013800 	.word	0x40013800
 8006268:	40020000 	.word	0x40020000
 800626c:	40020400 	.word	0x40020400
 8006270:	40020800 	.word	0x40020800
 8006274:	40020c00 	.word	0x40020c00
 8006278:	40021000 	.word	0x40021000
 800627c:	40021400 	.word	0x40021400
 8006280:	40021800 	.word	0x40021800
 8006284:	40021c00 	.word	0x40021c00
 8006288:	40013c00 	.word	0x40013c00

0800628c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	460b      	mov	r3, r1
 8006296:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691a      	ldr	r2, [r3, #16]
 800629c:	887b      	ldrh	r3, [r7, #2]
 800629e:	4013      	ands	r3, r2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d002      	beq.n	80062aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062a4:	2301      	movs	r3, #1
 80062a6:	73fb      	strb	r3, [r7, #15]
 80062a8:	e001      	b.n	80062ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062aa:	2300      	movs	r3, #0
 80062ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	460b      	mov	r3, r1
 80062c6:	807b      	strh	r3, [r7, #2]
 80062c8:	4613      	mov	r3, r2
 80062ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062cc:	787b      	ldrb	r3, [r7, #1]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062d2:	887a      	ldrh	r2, [r7, #2]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80062d8:	e003      	b.n	80062e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80062da:	887b      	ldrh	r3, [r7, #2]
 80062dc:	041a      	lsls	r2, r3, #16
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	619a      	str	r2, [r3, #24]
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b085      	sub	sp, #20
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
 80062f6:	460b      	mov	r3, r1
 80062f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006300:	887a      	ldrh	r2, [r7, #2]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	4013      	ands	r3, r2
 8006306:	041a      	lsls	r2, r3, #16
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	43d9      	mvns	r1, r3
 800630c:	887b      	ldrh	r3, [r7, #2]
 800630e:	400b      	ands	r3, r1
 8006310:	431a      	orrs	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	619a      	str	r2, [r3, #24]
}
 8006316:	bf00      	nop
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
	...

08006324 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e12b      	b.n	800658e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	d106      	bne.n	8006350 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7fb fa44 	bl	80017d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2224      	movs	r2, #36	; 0x24
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f022 0201 	bic.w	r2, r2, #1
 8006366:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006376:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006386:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006388:	f001 fcb0 	bl	8007cec <HAL_RCC_GetPCLK1Freq>
 800638c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	4a81      	ldr	r2, [pc, #516]	; (8006598 <HAL_I2C_Init+0x274>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d807      	bhi.n	80063a8 <HAL_I2C_Init+0x84>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4a80      	ldr	r2, [pc, #512]	; (800659c <HAL_I2C_Init+0x278>)
 800639c:	4293      	cmp	r3, r2
 800639e:	bf94      	ite	ls
 80063a0:	2301      	movls	r3, #1
 80063a2:	2300      	movhi	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	e006      	b.n	80063b6 <HAL_I2C_Init+0x92>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4a7d      	ldr	r2, [pc, #500]	; (80065a0 <HAL_I2C_Init+0x27c>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	bf94      	ite	ls
 80063b0:	2301      	movls	r3, #1
 80063b2:	2300      	movhi	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e0e7      	b.n	800658e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4a78      	ldr	r2, [pc, #480]	; (80065a4 <HAL_I2C_Init+0x280>)
 80063c2:	fba2 2303 	umull	r2, r3, r2, r3
 80063c6:	0c9b      	lsrs	r3, r3, #18
 80063c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	430a      	orrs	r2, r1
 80063dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	4a6a      	ldr	r2, [pc, #424]	; (8006598 <HAL_I2C_Init+0x274>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d802      	bhi.n	80063f8 <HAL_I2C_Init+0xd4>
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	3301      	adds	r3, #1
 80063f6:	e009      	b.n	800640c <HAL_I2C_Init+0xe8>
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80063fe:	fb02 f303 	mul.w	r3, r2, r3
 8006402:	4a69      	ldr	r2, [pc, #420]	; (80065a8 <HAL_I2C_Init+0x284>)
 8006404:	fba2 2303 	umull	r2, r3, r2, r3
 8006408:	099b      	lsrs	r3, r3, #6
 800640a:	3301      	adds	r3, #1
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	6812      	ldr	r2, [r2, #0]
 8006410:	430b      	orrs	r3, r1
 8006412:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800641e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	495c      	ldr	r1, [pc, #368]	; (8006598 <HAL_I2C_Init+0x274>)
 8006428:	428b      	cmp	r3, r1
 800642a:	d819      	bhi.n	8006460 <HAL_I2C_Init+0x13c>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	1e59      	subs	r1, r3, #1
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	005b      	lsls	r3, r3, #1
 8006436:	fbb1 f3f3 	udiv	r3, r1, r3
 800643a:	1c59      	adds	r1, r3, #1
 800643c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006440:	400b      	ands	r3, r1
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00a      	beq.n	800645c <HAL_I2C_Init+0x138>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	1e59      	subs	r1, r3, #1
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	005b      	lsls	r3, r3, #1
 8006450:	fbb1 f3f3 	udiv	r3, r1, r3
 8006454:	3301      	adds	r3, #1
 8006456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800645a:	e051      	b.n	8006500 <HAL_I2C_Init+0x1dc>
 800645c:	2304      	movs	r3, #4
 800645e:	e04f      	b.n	8006500 <HAL_I2C_Init+0x1dc>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d111      	bne.n	800648c <HAL_I2C_Init+0x168>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	1e58      	subs	r0, r3, #1
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6859      	ldr	r1, [r3, #4]
 8006470:	460b      	mov	r3, r1
 8006472:	005b      	lsls	r3, r3, #1
 8006474:	440b      	add	r3, r1
 8006476:	fbb0 f3f3 	udiv	r3, r0, r3
 800647a:	3301      	adds	r3, #1
 800647c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006480:	2b00      	cmp	r3, #0
 8006482:	bf0c      	ite	eq
 8006484:	2301      	moveq	r3, #1
 8006486:	2300      	movne	r3, #0
 8006488:	b2db      	uxtb	r3, r3
 800648a:	e012      	b.n	80064b2 <HAL_I2C_Init+0x18e>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	1e58      	subs	r0, r3, #1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6859      	ldr	r1, [r3, #4]
 8006494:	460b      	mov	r3, r1
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	440b      	add	r3, r1
 800649a:	0099      	lsls	r1, r3, #2
 800649c:	440b      	add	r3, r1
 800649e:	fbb0 f3f3 	udiv	r3, r0, r3
 80064a2:	3301      	adds	r3, #1
 80064a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	bf0c      	ite	eq
 80064ac:	2301      	moveq	r3, #1
 80064ae:	2300      	movne	r3, #0
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <HAL_I2C_Init+0x196>
 80064b6:	2301      	movs	r3, #1
 80064b8:	e022      	b.n	8006500 <HAL_I2C_Init+0x1dc>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10e      	bne.n	80064e0 <HAL_I2C_Init+0x1bc>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	1e58      	subs	r0, r3, #1
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6859      	ldr	r1, [r3, #4]
 80064ca:	460b      	mov	r3, r1
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	440b      	add	r3, r1
 80064d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80064d4:	3301      	adds	r3, #1
 80064d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064de:	e00f      	b.n	8006500 <HAL_I2C_Init+0x1dc>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	1e58      	subs	r0, r3, #1
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6859      	ldr	r1, [r3, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	440b      	add	r3, r1
 80064ee:	0099      	lsls	r1, r3, #2
 80064f0:	440b      	add	r3, r1
 80064f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80064f6:	3301      	adds	r3, #1
 80064f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006500:	6879      	ldr	r1, [r7, #4]
 8006502:	6809      	ldr	r1, [r1, #0]
 8006504:	4313      	orrs	r3, r2
 8006506:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	69da      	ldr	r2, [r3, #28]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800652e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	6911      	ldr	r1, [r2, #16]
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	68d2      	ldr	r2, [r2, #12]
 800653a:	4311      	orrs	r1, r2
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	6812      	ldr	r2, [r2, #0]
 8006540:	430b      	orrs	r3, r1
 8006542:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695a      	ldr	r2, [r3, #20]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	431a      	orrs	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	000186a0 	.word	0x000186a0
 800659c:	001e847f 	.word	0x001e847f
 80065a0:	003d08ff 	.word	0x003d08ff
 80065a4:	431bde83 	.word	0x431bde83
 80065a8:	10624dd3 	.word	0x10624dd3

080065ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	607a      	str	r2, [r7, #4]
 80065b6:	461a      	mov	r2, r3
 80065b8:	460b      	mov	r3, r1
 80065ba:	817b      	strh	r3, [r7, #10]
 80065bc:	4613      	mov	r3, r2
 80065be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80065c0:	f7fd f9fc 	bl	80039bc <HAL_GetTick>
 80065c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b20      	cmp	r3, #32
 80065d0:	f040 80e0 	bne.w	8006794 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	2319      	movs	r3, #25
 80065da:	2201      	movs	r2, #1
 80065dc:	4970      	ldr	r1, [pc, #448]	; (80067a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fd86 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
 80065ec:	e0d3      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d101      	bne.n	80065fc <HAL_I2C_Master_Transmit+0x50>
 80065f8:	2302      	movs	r3, #2
 80065fa:	e0cc      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0301 	and.w	r3, r3, #1
 800660e:	2b01      	cmp	r3, #1
 8006610:	d007      	beq.n	8006622 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f042 0201 	orr.w	r2, r2, #1
 8006620:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006630:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2221      	movs	r2, #33	; 0x21
 8006636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2210      	movs	r2, #16
 800663e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	893a      	ldrh	r2, [r7, #8]
 8006652:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006658:	b29a      	uxth	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	4a50      	ldr	r2, [pc, #320]	; (80067a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8006662:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006664:	8979      	ldrh	r1, [r7, #10]
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	6a3a      	ldr	r2, [r7, #32]
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f000 fbf0 	bl	8006e50 <I2C_MasterRequestWrite>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e08d      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800667a:	2300      	movs	r3, #0
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	695b      	ldr	r3, [r3, #20]
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006690:	e066      	b.n	8006760 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	6a39      	ldr	r1, [r7, #32]
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 fe00 	bl	800729c <I2C_WaitOnTXEFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00d      	beq.n	80066be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d107      	bne.n	80066ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e06b      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c2:	781a      	ldrb	r2, [r3, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066d8:	b29b      	uxth	r3, r3
 80066da:	3b01      	subs	r3, #1
 80066dc:	b29a      	uxth	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	f003 0304 	and.w	r3, r3, #4
 80066f8:	2b04      	cmp	r3, #4
 80066fa:	d11b      	bne.n	8006734 <HAL_I2C_Master_Transmit+0x188>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006700:	2b00      	cmp	r3, #0
 8006702:	d017      	beq.n	8006734 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006708:	781a      	ldrb	r2, [r3, #0]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006714:	1c5a      	adds	r2, r3, #1
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800671e:	b29b      	uxth	r3, r3
 8006720:	3b01      	subs	r3, #1
 8006722:	b29a      	uxth	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	6a39      	ldr	r1, [r7, #32]
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 fdf0 	bl	800731e <I2C_WaitOnBTFFlagUntilTimeout>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00d      	beq.n	8006760 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006748:	2b04      	cmp	r3, #4
 800674a:	d107      	bne.n	800675c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800675a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e01a      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006764:	2b00      	cmp	r3, #0
 8006766:	d194      	bne.n	8006692 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006776:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2220      	movs	r2, #32
 800677c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006790:	2300      	movs	r3, #0
 8006792:	e000      	b.n	8006796 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006794:	2302      	movs	r3, #2
  }
}
 8006796:	4618      	mov	r0, r3
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	00100002 	.word	0x00100002
 80067a4:	ffff0000 	.word	0xffff0000

080067a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b08c      	sub	sp, #48	; 0x30
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	607a      	str	r2, [r7, #4]
 80067b2:	461a      	mov	r2, r3
 80067b4:	460b      	mov	r3, r1
 80067b6:	817b      	strh	r3, [r7, #10]
 80067b8:	4613      	mov	r3, r2
 80067ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067bc:	f7fd f8fe 	bl	80039bc <HAL_GetTick>
 80067c0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b20      	cmp	r3, #32
 80067cc:	f040 820b 	bne.w	8006be6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d2:	9300      	str	r3, [sp, #0]
 80067d4:	2319      	movs	r3, #25
 80067d6:	2201      	movs	r2, #1
 80067d8:	497c      	ldr	r1, [pc, #496]	; (80069cc <HAL_I2C_Master_Receive+0x224>)
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 fc88 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80067e6:	2302      	movs	r3, #2
 80067e8:	e1fe      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d101      	bne.n	80067f8 <HAL_I2C_Master_Receive+0x50>
 80067f4:	2302      	movs	r3, #2
 80067f6:	e1f7      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b01      	cmp	r3, #1
 800680c:	d007      	beq.n	800681e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f042 0201 	orr.w	r2, r2, #1
 800681c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800682c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2222      	movs	r2, #34	; 0x22
 8006832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2210      	movs	r2, #16
 800683a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	893a      	ldrh	r2, [r7, #8]
 800684e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006854:	b29a      	uxth	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	4a5c      	ldr	r2, [pc, #368]	; (80069d0 <HAL_I2C_Master_Receive+0x228>)
 800685e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006860:	8979      	ldrh	r1, [r7, #10]
 8006862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 fb74 	bl	8006f54 <I2C_MasterRequestRead>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e1b8      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687a:	2b00      	cmp	r3, #0
 800687c:	d113      	bne.n	80068a6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800687e:	2300      	movs	r3, #0
 8006880:	623b      	str	r3, [r7, #32]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	623b      	str	r3, [r7, #32]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	623b      	str	r3, [r7, #32]
 8006892:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068a2:	601a      	str	r2, [r3, #0]
 80068a4:	e18c      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d11b      	bne.n	80068e6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068be:	2300      	movs	r3, #0
 80068c0:	61fb      	str	r3, [r7, #28]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	695b      	ldr	r3, [r3, #20]
 80068c8:	61fb      	str	r3, [r7, #28]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	61fb      	str	r3, [r7, #28]
 80068d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068e2:	601a      	str	r2, [r3, #0]
 80068e4:	e16c      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d11b      	bne.n	8006926 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800690c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800690e:	2300      	movs	r3, #0
 8006910:	61bb      	str	r3, [r7, #24]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	61bb      	str	r3, [r7, #24]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	61bb      	str	r3, [r7, #24]
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	e14c      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006934:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006936:	2300      	movs	r3, #0
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800694c:	e138      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006952:	2b03      	cmp	r3, #3
 8006954:	f200 80f1 	bhi.w	8006b3a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800695c:	2b01      	cmp	r3, #1
 800695e:	d123      	bne.n	80069a8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006962:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f000 fd1b 	bl	80073a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e139      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691a      	ldr	r2, [r3, #16]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697e:	b2d2      	uxtb	r2, r2
 8006980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006986:	1c5a      	adds	r2, r3, #1
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006990:	3b01      	subs	r3, #1
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800699c:	b29b      	uxth	r3, r3
 800699e:	3b01      	subs	r3, #1
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069a6:	e10b      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d14e      	bne.n	8006a4e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b2:	9300      	str	r3, [sp, #0]
 80069b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b6:	2200      	movs	r2, #0
 80069b8:	4906      	ldr	r1, [pc, #24]	; (80069d4 <HAL_I2C_Master_Receive+0x22c>)
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 fb98 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e10e      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
 80069ca:	bf00      	nop
 80069cc:	00100002 	.word	0x00100002
 80069d0:	ffff0000 	.word	0xffff0000
 80069d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	691a      	ldr	r2, [r3, #16]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	3b01      	subs	r3, #1
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	691a      	ldr	r2, [r3, #16]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a24:	b2d2      	uxtb	r2, r2
 8006a26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2c:	1c5a      	adds	r2, r3, #1
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a36:	3b01      	subs	r3, #1
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a4c:	e0b8      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	2200      	movs	r2, #0
 8006a56:	4966      	ldr	r1, [pc, #408]	; (8006bf0 <HAL_I2C_Master_Receive+0x448>)
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 fb49 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d001      	beq.n	8006a68 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e0bf      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691a      	ldr	r2, [r3, #16]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	9300      	str	r3, [sp, #0]
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	494f      	ldr	r1, [pc, #316]	; (8006bf0 <HAL_I2C_Master_Receive+0x448>)
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 fb1b 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e091      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	691a      	ldr	r2, [r3, #16]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af0:	3b01      	subs	r3, #1
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	691a      	ldr	r2, [r3, #16]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b10:	b2d2      	uxtb	r2, r2
 8006b12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	3b01      	subs	r3, #1
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b38:	e042      	b.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 fc2e 	bl	80073a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e04c      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	691a      	ldr	r2, [r3, #16]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	b2d2      	uxtb	r2, r2
 8006b5a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b60:	1c5a      	adds	r2, r3, #1
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	f003 0304 	and.w	r3, r3, #4
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d118      	bne.n	8006bc0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	691a      	ldr	r2, [r3, #16]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b98:	b2d2      	uxtb	r2, r2
 8006b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f47f aec2 	bne.w	800694e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006be2:	2300      	movs	r3, #0
 8006be4:	e000      	b.n	8006be8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006be6:	2302      	movs	r3, #2
  }
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3728      	adds	r7, #40	; 0x28
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	00010004 	.word	0x00010004

08006bf4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b08a      	sub	sp, #40	; 0x28
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	607a      	str	r2, [r7, #4]
 8006bfe:	603b      	str	r3, [r7, #0]
 8006c00:	460b      	mov	r3, r1
 8006c02:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006c04:	f7fc feda 	bl	80039bc <HAL_GetTick>
 8006c08:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b20      	cmp	r3, #32
 8006c18:	f040 8111 	bne.w	8006e3e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	2319      	movs	r3, #25
 8006c22:	2201      	movs	r2, #1
 8006c24:	4988      	ldr	r1, [pc, #544]	; (8006e48 <HAL_I2C_IsDeviceReady+0x254>)
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 fa62 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006c32:	2302      	movs	r3, #2
 8006c34:	e104      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d101      	bne.n	8006c44 <HAL_I2C_IsDeviceReady+0x50>
 8006c40:	2302      	movs	r3, #2
 8006c42:	e0fd      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d007      	beq.n	8006c6a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f042 0201 	orr.w	r2, r2, #1
 8006c68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2224      	movs	r2, #36	; 0x24
 8006c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	4a70      	ldr	r2, [pc, #448]	; (8006e4c <HAL_I2C_IsDeviceReady+0x258>)
 8006c8c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c9c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f000 fa20 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00d      	beq.n	8006cd2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cc4:	d103      	bne.n	8006cce <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ccc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e0b6      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006cd2:	897b      	ldrh	r3, [r7, #10]
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ce0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006ce2:	f7fc fe6b 	bl	80039bc <HAL_GetTick>
 8006ce6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	f003 0302 	and.w	r3, r3, #2
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	bf0c      	ite	eq
 8006cf6:	2301      	moveq	r3, #1
 8006cf8:	2300      	movne	r3, #0
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d0c:	bf0c      	ite	eq
 8006d0e:	2301      	moveq	r3, #1
 8006d10:	2300      	movne	r3, #0
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006d16:	e025      	b.n	8006d64 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d18:	f7fc fe50 	bl	80039bc <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d302      	bcc.n	8006d2e <HAL_I2C_IsDeviceReady+0x13a>
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d103      	bne.n	8006d36 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	22a0      	movs	r2, #160	; 0xa0
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	f003 0302 	and.w	r3, r3, #2
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	bf0c      	ite	eq
 8006d44:	2301      	moveq	r3, #1
 8006d46:	2300      	movne	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d5a:	bf0c      	ite	eq
 8006d5c:	2301      	moveq	r3, #1
 8006d5e:	2300      	movne	r3, #0
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2ba0      	cmp	r3, #160	; 0xa0
 8006d6e:	d005      	beq.n	8006d7c <HAL_I2C_IsDeviceReady+0x188>
 8006d70:	7dfb      	ldrb	r3, [r7, #23]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d102      	bne.n	8006d7c <HAL_I2C_IsDeviceReady+0x188>
 8006d76:	7dbb      	ldrb	r3, [r7, #22]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0cd      	beq.n	8006d18 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2220      	movs	r2, #32
 8006d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d129      	bne.n	8006de6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006da2:	2300      	movs	r3, #0
 8006da4:	613b      	str	r3, [r7, #16]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	613b      	str	r3, [r7, #16]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	613b      	str	r3, [r7, #16]
 8006db6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	2319      	movs	r3, #25
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	4921      	ldr	r1, [pc, #132]	; (8006e48 <HAL_I2C_IsDeviceReady+0x254>)
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 f994 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e036      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	e02c      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006df4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006dfe:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	9300      	str	r3, [sp, #0]
 8006e04:	2319      	movs	r3, #25
 8006e06:	2201      	movs	r2, #1
 8006e08:	490f      	ldr	r1, [pc, #60]	; (8006e48 <HAL_I2C_IsDeviceReady+0x254>)
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 f970 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e012      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	f4ff af32 	bcc.w	8006c8e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e000      	b.n	8006e40 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006e3e:	2302      	movs	r3, #2
  }
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	00100002 	.word	0x00100002
 8006e4c:	ffff0000 	.word	0xffff0000

08006e50 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b088      	sub	sp, #32
 8006e54:	af02      	add	r7, sp, #8
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	607a      	str	r2, [r7, #4]
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e64:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d006      	beq.n	8006e7a <I2C_MasterRequestWrite+0x2a>
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d003      	beq.n	8006e7a <I2C_MasterRequestWrite+0x2a>
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e78:	d108      	bne.n	8006e8c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	e00b      	b.n	8006ea4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e90:	2b12      	cmp	r3, #18
 8006e92:	d107      	bne.n	8006ea4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ea2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 f91d 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00d      	beq.n	8006ed8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eca:	d103      	bne.n	8006ed4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e035      	b.n	8006f44 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee0:	d108      	bne.n	8006ef4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ee2:	897b      	ldrh	r3, [r7, #10]
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ef0:	611a      	str	r2, [r3, #16]
 8006ef2:	e01b      	b.n	8006f2c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006ef4:	897b      	ldrh	r3, [r7, #10]
 8006ef6:	11db      	asrs	r3, r3, #7
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	f003 0306 	and.w	r3, r3, #6
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	f063 030f 	orn	r3, r3, #15
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	490e      	ldr	r1, [pc, #56]	; (8006f4c <I2C_MasterRequestWrite+0xfc>)
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f000 f943 	bl	800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e010      	b.n	8006f44 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f22:	897b      	ldrh	r3, [r7, #10]
 8006f24:	b2da      	uxtb	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	4907      	ldr	r1, [pc, #28]	; (8006f50 <I2C_MasterRequestWrite+0x100>)
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 f933 	bl	800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d001      	beq.n	8006f42 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e000      	b.n	8006f44 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3718      	adds	r7, #24
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	00010008 	.word	0x00010008
 8006f50:	00010002 	.word	0x00010002

08006f54 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b088      	sub	sp, #32
 8006f58:	af02      	add	r7, sp, #8
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	607a      	str	r2, [r7, #4]
 8006f5e:	603b      	str	r3, [r7, #0]
 8006f60:	460b      	mov	r3, r1
 8006f62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f68:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f78:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b08      	cmp	r3, #8
 8006f7e:	d006      	beq.n	8006f8e <I2C_MasterRequestRead+0x3a>
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d003      	beq.n	8006f8e <I2C_MasterRequestRead+0x3a>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f8c:	d108      	bne.n	8006fa0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	e00b      	b.n	8006fb8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa4:	2b11      	cmp	r3, #17
 8006fa6:	d107      	bne.n	8006fb8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f000 f893 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00d      	beq.n	8006fec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fde:	d103      	bne.n	8006fe8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fe6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e079      	b.n	80070e0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ff4:	d108      	bne.n	8007008 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ff6:	897b      	ldrh	r3, [r7, #10]
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	f043 0301 	orr.w	r3, r3, #1
 8006ffe:	b2da      	uxtb	r2, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	611a      	str	r2, [r3, #16]
 8007006:	e05f      	b.n	80070c8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007008:	897b      	ldrh	r3, [r7, #10]
 800700a:	11db      	asrs	r3, r3, #7
 800700c:	b2db      	uxtb	r3, r3
 800700e:	f003 0306 	and.w	r3, r3, #6
 8007012:	b2db      	uxtb	r3, r3
 8007014:	f063 030f 	orn	r3, r3, #15
 8007018:	b2da      	uxtb	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	4930      	ldr	r1, [pc, #192]	; (80070e8 <I2C_MasterRequestRead+0x194>)
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 f8b9 	bl	800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e054      	b.n	80070e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007036:	897b      	ldrh	r3, [r7, #10]
 8007038:	b2da      	uxtb	r2, r3
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	4929      	ldr	r1, [pc, #164]	; (80070ec <I2C_MasterRequestRead+0x198>)
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 f8a9 	bl	800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e044      	b.n	80070e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007056:	2300      	movs	r3, #0
 8007058:	613b      	str	r3, [r7, #16]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	613b      	str	r3, [r7, #16]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	613b      	str	r3, [r7, #16]
 800706a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800707a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f831 	bl	80070f0 <I2C_WaitOnFlagUntilTimeout>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00d      	beq.n	80070b0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800709e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070a2:	d103      	bne.n	80070ac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070aa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80070ac:	2303      	movs	r3, #3
 80070ae:	e017      	b.n	80070e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80070b0:	897b      	ldrh	r3, [r7, #10]
 80070b2:	11db      	asrs	r3, r3, #7
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	f003 0306 	and.w	r3, r3, #6
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	f063 030e 	orn	r3, r3, #14
 80070c0:	b2da      	uxtb	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	4907      	ldr	r1, [pc, #28]	; (80070ec <I2C_MasterRequestRead+0x198>)
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f000 f865 	bl	800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d001      	beq.n	80070de <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e000      	b.n	80070e0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3718      	adds	r7, #24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	00010008 	.word	0x00010008
 80070ec:	00010002 	.word	0x00010002

080070f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	603b      	str	r3, [r7, #0]
 80070fc:	4613      	mov	r3, r2
 80070fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007100:	e025      	b.n	800714e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007108:	d021      	beq.n	800714e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800710a:	f7fc fc57 	bl	80039bc <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	429a      	cmp	r2, r3
 8007118:	d302      	bcc.n	8007120 <I2C_WaitOnFlagUntilTimeout+0x30>
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d116      	bne.n	800714e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2220      	movs	r2, #32
 800712a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800713a:	f043 0220 	orr.w	r2, r3, #32
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e023      	b.n	8007196 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	0c1b      	lsrs	r3, r3, #16
 8007152:	b2db      	uxtb	r3, r3
 8007154:	2b01      	cmp	r3, #1
 8007156:	d10d      	bne.n	8007174 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	43da      	mvns	r2, r3
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	4013      	ands	r3, r2
 8007164:	b29b      	uxth	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	bf0c      	ite	eq
 800716a:	2301      	moveq	r3, #1
 800716c:	2300      	movne	r3, #0
 800716e:	b2db      	uxtb	r3, r3
 8007170:	461a      	mov	r2, r3
 8007172:	e00c      	b.n	800718e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	43da      	mvns	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	4013      	ands	r3, r2
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	bf0c      	ite	eq
 8007186:	2301      	moveq	r3, #1
 8007188:	2300      	movne	r3, #0
 800718a:	b2db      	uxtb	r3, r3
 800718c:	461a      	mov	r2, r3
 800718e:	79fb      	ldrb	r3, [r7, #7]
 8007190:	429a      	cmp	r2, r3
 8007192:	d0b6      	beq.n	8007102 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b084      	sub	sp, #16
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	607a      	str	r2, [r7, #4]
 80071aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071ac:	e051      	b.n	8007252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071bc:	d123      	bne.n	8007206 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f2:	f043 0204 	orr.w	r2, r3, #4
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e046      	b.n	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720c:	d021      	beq.n	8007252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800720e:	f7fc fbd5 	bl	80039bc <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	429a      	cmp	r2, r3
 800721c:	d302      	bcc.n	8007224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d116      	bne.n	8007252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723e:	f043 0220 	orr.w	r2, r3, #32
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e020      	b.n	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	0c1b      	lsrs	r3, r3, #16
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b01      	cmp	r3, #1
 800725a:	d10c      	bne.n	8007276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	43da      	mvns	r2, r3
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	4013      	ands	r3, r2
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf14      	ite	ne
 800726e:	2301      	movne	r3, #1
 8007270:	2300      	moveq	r3, #0
 8007272:	b2db      	uxtb	r3, r3
 8007274:	e00b      	b.n	800728e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	699b      	ldr	r3, [r3, #24]
 800727c:	43da      	mvns	r2, r3
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	4013      	ands	r3, r2
 8007282:	b29b      	uxth	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	bf14      	ite	ne
 8007288:	2301      	movne	r3, #1
 800728a:	2300      	moveq	r3, #0
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d18d      	bne.n	80071ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072a8:	e02d      	b.n	8007306 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f000 f8ce 	bl	800744c <I2C_IsAcknowledgeFailed>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d001      	beq.n	80072ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e02d      	b.n	8007316 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c0:	d021      	beq.n	8007306 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072c2:	f7fc fb7b 	bl	80039bc <HAL_GetTick>
 80072c6:	4602      	mov	r2, r0
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	1ad3      	subs	r3, r2, r3
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d302      	bcc.n	80072d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d116      	bne.n	8007306 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f2:	f043 0220 	orr.w	r2, r3, #32
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e007      	b.n	8007316 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007310:	2b80      	cmp	r3, #128	; 0x80
 8007312:	d1ca      	bne.n	80072aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b084      	sub	sp, #16
 8007322:	af00      	add	r7, sp, #0
 8007324:	60f8      	str	r0, [r7, #12]
 8007326:	60b9      	str	r1, [r7, #8]
 8007328:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800732a:	e02d      	b.n	8007388 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f000 f88d 	bl	800744c <I2C_IsAcknowledgeFailed>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	e02d      	b.n	8007398 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007342:	d021      	beq.n	8007388 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007344:	f7fc fb3a 	bl	80039bc <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	429a      	cmp	r2, r3
 8007352:	d302      	bcc.n	800735a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d116      	bne.n	8007388 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007374:	f043 0220 	orr.w	r2, r3, #32
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e007      	b.n	8007398 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	f003 0304 	and.w	r3, r3, #4
 8007392:	2b04      	cmp	r3, #4
 8007394:	d1ca      	bne.n	800732c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073ac:	e042      	b.n	8007434 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	2b10      	cmp	r3, #16
 80073ba:	d119      	bne.n	80073f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f06f 0210 	mvn.w	r2, #16
 80073c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2200      	movs	r2, #0
 80073ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e029      	b.n	8007444 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073f0:	f7fc fae4 	bl	80039bc <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d302      	bcc.n	8007406 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d116      	bne.n	8007434 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2220      	movs	r2, #32
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007420:	f043 0220 	orr.w	r2, r3, #32
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e007      	b.n	8007444 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743e:	2b40      	cmp	r3, #64	; 0x40
 8007440:	d1b5      	bne.n	80073ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3710      	adds	r7, #16
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800745e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007462:	d11b      	bne.n	800749c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800746c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2220      	movs	r2, #32
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007488:	f043 0204 	orr.w	r2, r3, #4
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e000      	b.n	800749e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
	...

080074ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d101      	bne.n	80074be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e264      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d075      	beq.n	80075b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074ca:	4ba3      	ldr	r3, [pc, #652]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f003 030c 	and.w	r3, r3, #12
 80074d2:	2b04      	cmp	r3, #4
 80074d4:	d00c      	beq.n	80074f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074d6:	4ba0      	ldr	r3, [pc, #640]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074de:	2b08      	cmp	r3, #8
 80074e0:	d112      	bne.n	8007508 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074e2:	4b9d      	ldr	r3, [pc, #628]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074ee:	d10b      	bne.n	8007508 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074f0:	4b99      	ldr	r3, [pc, #612]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d05b      	beq.n	80075b4 <HAL_RCC_OscConfig+0x108>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d157      	bne.n	80075b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e23f      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007510:	d106      	bne.n	8007520 <HAL_RCC_OscConfig+0x74>
 8007512:	4b91      	ldr	r3, [pc, #580]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a90      	ldr	r2, [pc, #576]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	e01d      	b.n	800755c <HAL_RCC_OscConfig+0xb0>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007528:	d10c      	bne.n	8007544 <HAL_RCC_OscConfig+0x98>
 800752a:	4b8b      	ldr	r3, [pc, #556]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a8a      	ldr	r2, [pc, #552]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	4b88      	ldr	r3, [pc, #544]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a87      	ldr	r2, [pc, #540]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800753c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	e00b      	b.n	800755c <HAL_RCC_OscConfig+0xb0>
 8007544:	4b84      	ldr	r3, [pc, #528]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a83      	ldr	r2, [pc, #524]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800754a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800754e:	6013      	str	r3, [r2, #0]
 8007550:	4b81      	ldr	r3, [pc, #516]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a80      	ldr	r2, [pc, #512]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800755a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d013      	beq.n	800758c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007564:	f7fc fa2a 	bl	80039bc <HAL_GetTick>
 8007568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756a:	e008      	b.n	800757e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800756c:	f7fc fa26 	bl	80039bc <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	2b64      	cmp	r3, #100	; 0x64
 8007578:	d901      	bls.n	800757e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800757a:	2303      	movs	r3, #3
 800757c:	e204      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800757e:	4b76      	ldr	r3, [pc, #472]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d0f0      	beq.n	800756c <HAL_RCC_OscConfig+0xc0>
 800758a:	e014      	b.n	80075b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800758c:	f7fc fa16 	bl	80039bc <HAL_GetTick>
 8007590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007592:	e008      	b.n	80075a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007594:	f7fc fa12 	bl	80039bc <HAL_GetTick>
 8007598:	4602      	mov	r2, r0
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	2b64      	cmp	r3, #100	; 0x64
 80075a0:	d901      	bls.n	80075a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e1f0      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075a6:	4b6c      	ldr	r3, [pc, #432]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1f0      	bne.n	8007594 <HAL_RCC_OscConfig+0xe8>
 80075b2:	e000      	b.n	80075b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0302 	and.w	r3, r3, #2
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d063      	beq.n	800768a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075c2:	4b65      	ldr	r3, [pc, #404]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f003 030c 	and.w	r3, r3, #12
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00b      	beq.n	80075e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075ce:	4b62      	ldr	r3, [pc, #392]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075d6:	2b08      	cmp	r3, #8
 80075d8:	d11c      	bne.n	8007614 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075da:	4b5f      	ldr	r3, [pc, #380]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d116      	bne.n	8007614 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075e6:	4b5c      	ldr	r3, [pc, #368]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d005      	beq.n	80075fe <HAL_RCC_OscConfig+0x152>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d001      	beq.n	80075fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e1c4      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075fe:	4b56      	ldr	r3, [pc, #344]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	00db      	lsls	r3, r3, #3
 800760c:	4952      	ldr	r1, [pc, #328]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800760e:	4313      	orrs	r3, r2
 8007610:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007612:	e03a      	b.n	800768a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d020      	beq.n	800765e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800761c:	4b4f      	ldr	r3, [pc, #316]	; (800775c <HAL_RCC_OscConfig+0x2b0>)
 800761e:	2201      	movs	r2, #1
 8007620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007622:	f7fc f9cb 	bl	80039bc <HAL_GetTick>
 8007626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007628:	e008      	b.n	800763c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800762a:	f7fc f9c7 	bl	80039bc <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	2b02      	cmp	r3, #2
 8007636:	d901      	bls.n	800763c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e1a5      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800763c:	4b46      	ldr	r3, [pc, #280]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0f0      	beq.n	800762a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007648:	4b43      	ldr	r3, [pc, #268]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	00db      	lsls	r3, r3, #3
 8007656:	4940      	ldr	r1, [pc, #256]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007658:	4313      	orrs	r3, r2
 800765a:	600b      	str	r3, [r1, #0]
 800765c:	e015      	b.n	800768a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800765e:	4b3f      	ldr	r3, [pc, #252]	; (800775c <HAL_RCC_OscConfig+0x2b0>)
 8007660:	2200      	movs	r2, #0
 8007662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007664:	f7fc f9aa 	bl	80039bc <HAL_GetTick>
 8007668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800766a:	e008      	b.n	800767e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800766c:	f7fc f9a6 	bl	80039bc <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	2b02      	cmp	r3, #2
 8007678:	d901      	bls.n	800767e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	e184      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800767e:	4b36      	ldr	r3, [pc, #216]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1f0      	bne.n	800766c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0308 	and.w	r3, r3, #8
 8007692:	2b00      	cmp	r3, #0
 8007694:	d030      	beq.n	80076f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d016      	beq.n	80076cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800769e:	4b30      	ldr	r3, [pc, #192]	; (8007760 <HAL_RCC_OscConfig+0x2b4>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076a4:	f7fc f98a 	bl	80039bc <HAL_GetTick>
 80076a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076aa:	e008      	b.n	80076be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076ac:	f7fc f986 	bl	80039bc <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d901      	bls.n	80076be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e164      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076be:	4b26      	ldr	r3, [pc, #152]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80076c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c2:	f003 0302 	and.w	r3, r3, #2
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0f0      	beq.n	80076ac <HAL_RCC_OscConfig+0x200>
 80076ca:	e015      	b.n	80076f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076cc:	4b24      	ldr	r3, [pc, #144]	; (8007760 <HAL_RCC_OscConfig+0x2b4>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076d2:	f7fc f973 	bl	80039bc <HAL_GetTick>
 80076d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076d8:	e008      	b.n	80076ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076da:	f7fc f96f 	bl	80039bc <HAL_GetTick>
 80076de:	4602      	mov	r2, r0
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	1ad3      	subs	r3, r2, r3
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d901      	bls.n	80076ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e14d      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ec:	4b1a      	ldr	r3, [pc, #104]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 80076ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076f0:	f003 0302 	and.w	r3, r3, #2
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1f0      	bne.n	80076da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 0304 	and.w	r3, r3, #4
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 80a0 	beq.w	8007846 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007706:	2300      	movs	r3, #0
 8007708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800770a:	4b13      	ldr	r3, [pc, #76]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800770c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10f      	bne.n	8007736 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007716:	2300      	movs	r3, #0
 8007718:	60bb      	str	r3, [r7, #8]
 800771a:	4b0f      	ldr	r3, [pc, #60]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 800771c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771e:	4a0e      	ldr	r2, [pc, #56]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007724:	6413      	str	r3, [r2, #64]	; 0x40
 8007726:	4b0c      	ldr	r3, [pc, #48]	; (8007758 <HAL_RCC_OscConfig+0x2ac>)
 8007728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800772e:	60bb      	str	r3, [r7, #8]
 8007730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007732:	2301      	movs	r3, #1
 8007734:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007736:	4b0b      	ldr	r3, [pc, #44]	; (8007764 <HAL_RCC_OscConfig+0x2b8>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800773e:	2b00      	cmp	r3, #0
 8007740:	d121      	bne.n	8007786 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007742:	4b08      	ldr	r3, [pc, #32]	; (8007764 <HAL_RCC_OscConfig+0x2b8>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a07      	ldr	r2, [pc, #28]	; (8007764 <HAL_RCC_OscConfig+0x2b8>)
 8007748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800774c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800774e:	f7fc f935 	bl	80039bc <HAL_GetTick>
 8007752:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007754:	e011      	b.n	800777a <HAL_RCC_OscConfig+0x2ce>
 8007756:	bf00      	nop
 8007758:	40023800 	.word	0x40023800
 800775c:	42470000 	.word	0x42470000
 8007760:	42470e80 	.word	0x42470e80
 8007764:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007768:	f7fc f928 	bl	80039bc <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	2b02      	cmp	r3, #2
 8007774:	d901      	bls.n	800777a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e106      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800777a:	4b85      	ldr	r3, [pc, #532]	; (8007990 <HAL_RCC_OscConfig+0x4e4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0f0      	beq.n	8007768 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	2b01      	cmp	r3, #1
 800778c:	d106      	bne.n	800779c <HAL_RCC_OscConfig+0x2f0>
 800778e:	4b81      	ldr	r3, [pc, #516]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007792:	4a80      	ldr	r2, [pc, #512]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007794:	f043 0301 	orr.w	r3, r3, #1
 8007798:	6713      	str	r3, [r2, #112]	; 0x70
 800779a:	e01c      	b.n	80077d6 <HAL_RCC_OscConfig+0x32a>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	2b05      	cmp	r3, #5
 80077a2:	d10c      	bne.n	80077be <HAL_RCC_OscConfig+0x312>
 80077a4:	4b7b      	ldr	r3, [pc, #492]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a8:	4a7a      	ldr	r2, [pc, #488]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077aa:	f043 0304 	orr.w	r3, r3, #4
 80077ae:	6713      	str	r3, [r2, #112]	; 0x70
 80077b0:	4b78      	ldr	r3, [pc, #480]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b4:	4a77      	ldr	r2, [pc, #476]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077b6:	f043 0301 	orr.w	r3, r3, #1
 80077ba:	6713      	str	r3, [r2, #112]	; 0x70
 80077bc:	e00b      	b.n	80077d6 <HAL_RCC_OscConfig+0x32a>
 80077be:	4b75      	ldr	r3, [pc, #468]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c2:	4a74      	ldr	r2, [pc, #464]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077c4:	f023 0301 	bic.w	r3, r3, #1
 80077c8:	6713      	str	r3, [r2, #112]	; 0x70
 80077ca:	4b72      	ldr	r3, [pc, #456]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ce:	4a71      	ldr	r2, [pc, #452]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077d0:	f023 0304 	bic.w	r3, r3, #4
 80077d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d015      	beq.n	800780a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077de:	f7fc f8ed 	bl	80039bc <HAL_GetTick>
 80077e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077e4:	e00a      	b.n	80077fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077e6:	f7fc f8e9 	bl	80039bc <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d901      	bls.n	80077fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	e0c5      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077fc:	4b65      	ldr	r3, [pc, #404]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80077fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007800:	f003 0302 	and.w	r3, r3, #2
 8007804:	2b00      	cmp	r3, #0
 8007806:	d0ee      	beq.n	80077e6 <HAL_RCC_OscConfig+0x33a>
 8007808:	e014      	b.n	8007834 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800780a:	f7fc f8d7 	bl	80039bc <HAL_GetTick>
 800780e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007810:	e00a      	b.n	8007828 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007812:	f7fc f8d3 	bl	80039bc <HAL_GetTick>
 8007816:	4602      	mov	r2, r0
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007820:	4293      	cmp	r3, r2
 8007822:	d901      	bls.n	8007828 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e0af      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007828:	4b5a      	ldr	r3, [pc, #360]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 800782a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800782c:	f003 0302 	and.w	r3, r3, #2
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1ee      	bne.n	8007812 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007834:	7dfb      	ldrb	r3, [r7, #23]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d105      	bne.n	8007846 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800783a:	4b56      	ldr	r3, [pc, #344]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 800783c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783e:	4a55      	ldr	r2, [pc, #340]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007844:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 809b 	beq.w	8007986 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007850:	4b50      	ldr	r3, [pc, #320]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f003 030c 	and.w	r3, r3, #12
 8007858:	2b08      	cmp	r3, #8
 800785a:	d05c      	beq.n	8007916 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	2b02      	cmp	r3, #2
 8007862:	d141      	bne.n	80078e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007864:	4b4c      	ldr	r3, [pc, #304]	; (8007998 <HAL_RCC_OscConfig+0x4ec>)
 8007866:	2200      	movs	r2, #0
 8007868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800786a:	f7fc f8a7 	bl	80039bc <HAL_GetTick>
 800786e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007870:	e008      	b.n	8007884 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007872:	f7fc f8a3 	bl	80039bc <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	2b02      	cmp	r3, #2
 800787e:	d901      	bls.n	8007884 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007880:	2303      	movs	r3, #3
 8007882:	e081      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007884:	4b43      	ldr	r3, [pc, #268]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1f0      	bne.n	8007872 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	69da      	ldr	r2, [r3, #28]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	431a      	orrs	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789e:	019b      	lsls	r3, r3, #6
 80078a0:	431a      	orrs	r2, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a6:	085b      	lsrs	r3, r3, #1
 80078a8:	3b01      	subs	r3, #1
 80078aa:	041b      	lsls	r3, r3, #16
 80078ac:	431a      	orrs	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b2:	061b      	lsls	r3, r3, #24
 80078b4:	4937      	ldr	r1, [pc, #220]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078ba:	4b37      	ldr	r3, [pc, #220]	; (8007998 <HAL_RCC_OscConfig+0x4ec>)
 80078bc:	2201      	movs	r2, #1
 80078be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078c0:	f7fc f87c 	bl	80039bc <HAL_GetTick>
 80078c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078c6:	e008      	b.n	80078da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078c8:	f7fc f878 	bl	80039bc <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d901      	bls.n	80078da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e056      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078da:	4b2e      	ldr	r3, [pc, #184]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0f0      	beq.n	80078c8 <HAL_RCC_OscConfig+0x41c>
 80078e6:	e04e      	b.n	8007986 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078e8:	4b2b      	ldr	r3, [pc, #172]	; (8007998 <HAL_RCC_OscConfig+0x4ec>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ee:	f7fc f865 	bl	80039bc <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078f4:	e008      	b.n	8007908 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078f6:	f7fc f861 	bl	80039bc <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e03f      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007908:	4b22      	ldr	r3, [pc, #136]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1f0      	bne.n	80078f6 <HAL_RCC_OscConfig+0x44a>
 8007914:	e037      	b.n	8007986 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d101      	bne.n	8007922 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e032      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007922:	4b1c      	ldr	r3, [pc, #112]	; (8007994 <HAL_RCC_OscConfig+0x4e8>)
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d028      	beq.n	8007982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800793a:	429a      	cmp	r2, r3
 800793c:	d121      	bne.n	8007982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007948:	429a      	cmp	r2, r3
 800794a:	d11a      	bne.n	8007982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007952:	4013      	ands	r3, r2
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007958:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800795a:	4293      	cmp	r3, r2
 800795c:	d111      	bne.n	8007982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007968:	085b      	lsrs	r3, r3, #1
 800796a:	3b01      	subs	r3, #1
 800796c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800796e:	429a      	cmp	r2, r3
 8007970:	d107      	bne.n	8007982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800797c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800797e:	429a      	cmp	r2, r3
 8007980:	d001      	beq.n	8007986 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e000      	b.n	8007988 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	40007000 	.word	0x40007000
 8007994:	40023800 	.word	0x40023800
 8007998:	42470060 	.word	0x42470060

0800799c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d101      	bne.n	80079b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e0cc      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079b0:	4b68      	ldr	r3, [pc, #416]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0307 	and.w	r3, r3, #7
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d90c      	bls.n	80079d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079be:	4b65      	ldr	r3, [pc, #404]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 80079c0:	683a      	ldr	r2, [r7, #0]
 80079c2:	b2d2      	uxtb	r2, r2
 80079c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079c6:	4b63      	ldr	r3, [pc, #396]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 0307 	and.w	r3, r3, #7
 80079ce:	683a      	ldr	r2, [r7, #0]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d001      	beq.n	80079d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e0b8      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d020      	beq.n	8007a26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0304 	and.w	r3, r3, #4
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d005      	beq.n	80079fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079f0:	4b59      	ldr	r3, [pc, #356]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	4a58      	ldr	r2, [pc, #352]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 80079f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80079fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0308 	and.w	r3, r3, #8
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d005      	beq.n	8007a14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a08:	4b53      	ldr	r3, [pc, #332]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	4a52      	ldr	r2, [pc, #328]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a14:	4b50      	ldr	r3, [pc, #320]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	494d      	ldr	r1, [pc, #308]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d044      	beq.n	8007abc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d107      	bne.n	8007a4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a3a:	4b47      	ldr	r3, [pc, #284]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d119      	bne.n	8007a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e07f      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d003      	beq.n	8007a5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a56:	2b03      	cmp	r3, #3
 8007a58:	d107      	bne.n	8007a6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a5a:	4b3f      	ldr	r3, [pc, #252]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d109      	bne.n	8007a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	e06f      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a6a:	4b3b      	ldr	r3, [pc, #236]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e067      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a7a:	4b37      	ldr	r3, [pc, #220]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f023 0203 	bic.w	r2, r3, #3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	4934      	ldr	r1, [pc, #208]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a8c:	f7fb ff96 	bl	80039bc <HAL_GetTick>
 8007a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a92:	e00a      	b.n	8007aaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a94:	f7fb ff92 	bl	80039bc <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e04f      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007aaa:	4b2b      	ldr	r3, [pc, #172]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f003 020c 	and.w	r2, r3, #12
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d1eb      	bne.n	8007a94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007abc:	4b25      	ldr	r3, [pc, #148]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 0307 	and.w	r3, r3, #7
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d20c      	bcs.n	8007ae4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aca:	4b22      	ldr	r3, [pc, #136]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	b2d2      	uxtb	r2, r2
 8007ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ad2:	4b20      	ldr	r3, [pc, #128]	; (8007b54 <HAL_RCC_ClockConfig+0x1b8>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0307 	and.w	r3, r3, #7
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d001      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e032      	b.n	8007b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d008      	beq.n	8007b02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007af0:	4b19      	ldr	r3, [pc, #100]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	4916      	ldr	r1, [pc, #88]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007afe:	4313      	orrs	r3, r2
 8007b00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 0308 	and.w	r3, r3, #8
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d009      	beq.n	8007b22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b0e:	4b12      	ldr	r3, [pc, #72]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	490e      	ldr	r1, [pc, #56]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b22:	f000 f821 	bl	8007b68 <HAL_RCC_GetSysClockFreq>
 8007b26:	4602      	mov	r2, r0
 8007b28:	4b0b      	ldr	r3, [pc, #44]	; (8007b58 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	091b      	lsrs	r3, r3, #4
 8007b2e:	f003 030f 	and.w	r3, r3, #15
 8007b32:	490a      	ldr	r1, [pc, #40]	; (8007b5c <HAL_RCC_ClockConfig+0x1c0>)
 8007b34:	5ccb      	ldrb	r3, [r1, r3]
 8007b36:	fa22 f303 	lsr.w	r3, r2, r3
 8007b3a:	4a09      	ldr	r2, [pc, #36]	; (8007b60 <HAL_RCC_ClockConfig+0x1c4>)
 8007b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b3e:	4b09      	ldr	r3, [pc, #36]	; (8007b64 <HAL_RCC_ClockConfig+0x1c8>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7f9 ffbc 	bl	8001ac0 <HAL_InitTick>

  return HAL_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	40023c00 	.word	0x40023c00
 8007b58:	40023800 	.word	0x40023800
 8007b5c:	08024a48 	.word	0x08024a48
 8007b60:	20000000 	.word	0x20000000
 8007b64:	200000d8 	.word	0x200000d8

08007b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b68:	b5b0      	push	{r4, r5, r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007b6e:	2100      	movs	r1, #0
 8007b70:	6079      	str	r1, [r7, #4]
 8007b72:	2100      	movs	r1, #0
 8007b74:	60f9      	str	r1, [r7, #12]
 8007b76:	2100      	movs	r1, #0
 8007b78:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b7e:	4952      	ldr	r1, [pc, #328]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b80:	6889      	ldr	r1, [r1, #8]
 8007b82:	f001 010c 	and.w	r1, r1, #12
 8007b86:	2908      	cmp	r1, #8
 8007b88:	d00d      	beq.n	8007ba6 <HAL_RCC_GetSysClockFreq+0x3e>
 8007b8a:	2908      	cmp	r1, #8
 8007b8c:	f200 8094 	bhi.w	8007cb8 <HAL_RCC_GetSysClockFreq+0x150>
 8007b90:	2900      	cmp	r1, #0
 8007b92:	d002      	beq.n	8007b9a <HAL_RCC_GetSysClockFreq+0x32>
 8007b94:	2904      	cmp	r1, #4
 8007b96:	d003      	beq.n	8007ba0 <HAL_RCC_GetSysClockFreq+0x38>
 8007b98:	e08e      	b.n	8007cb8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b9a:	4b4c      	ldr	r3, [pc, #304]	; (8007ccc <HAL_RCC_GetSysClockFreq+0x164>)
 8007b9c:	60bb      	str	r3, [r7, #8]
       break;
 8007b9e:	e08e      	b.n	8007cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ba0:	4b4b      	ldr	r3, [pc, #300]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8007ba2:	60bb      	str	r3, [r7, #8]
      break;
 8007ba4:	e08b      	b.n	8007cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ba6:	4948      	ldr	r1, [pc, #288]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007ba8:	6849      	ldr	r1, [r1, #4]
 8007baa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8007bae:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007bb0:	4945      	ldr	r1, [pc, #276]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007bb2:	6849      	ldr	r1, [r1, #4]
 8007bb4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8007bb8:	2900      	cmp	r1, #0
 8007bba:	d024      	beq.n	8007c06 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bbc:	4942      	ldr	r1, [pc, #264]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007bbe:	6849      	ldr	r1, [r1, #4]
 8007bc0:	0989      	lsrs	r1, r1, #6
 8007bc2:	4608      	mov	r0, r1
 8007bc4:	f04f 0100 	mov.w	r1, #0
 8007bc8:	f240 14ff 	movw	r4, #511	; 0x1ff
 8007bcc:	f04f 0500 	mov.w	r5, #0
 8007bd0:	ea00 0204 	and.w	r2, r0, r4
 8007bd4:	ea01 0305 	and.w	r3, r1, r5
 8007bd8:	493d      	ldr	r1, [pc, #244]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8007bda:	fb01 f003 	mul.w	r0, r1, r3
 8007bde:	2100      	movs	r1, #0
 8007be0:	fb01 f102 	mul.w	r1, r1, r2
 8007be4:	1844      	adds	r4, r0, r1
 8007be6:	493a      	ldr	r1, [pc, #232]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8007be8:	fba2 0101 	umull	r0, r1, r2, r1
 8007bec:	1863      	adds	r3, r4, r1
 8007bee:	4619      	mov	r1, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	f04f 0300 	mov.w	r3, #0
 8007bf8:	f7f8 fff6 	bl	8000be8 <__aeabi_uldivmod>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4613      	mov	r3, r2
 8007c02:	60fb      	str	r3, [r7, #12]
 8007c04:	e04a      	b.n	8007c9c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c06:	4b30      	ldr	r3, [pc, #192]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	099b      	lsrs	r3, r3, #6
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	f04f 0300 	mov.w	r3, #0
 8007c12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007c16:	f04f 0100 	mov.w	r1, #0
 8007c1a:	ea02 0400 	and.w	r4, r2, r0
 8007c1e:	ea03 0501 	and.w	r5, r3, r1
 8007c22:	4620      	mov	r0, r4
 8007c24:	4629      	mov	r1, r5
 8007c26:	f04f 0200 	mov.w	r2, #0
 8007c2a:	f04f 0300 	mov.w	r3, #0
 8007c2e:	014b      	lsls	r3, r1, #5
 8007c30:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007c34:	0142      	lsls	r2, r0, #5
 8007c36:	4610      	mov	r0, r2
 8007c38:	4619      	mov	r1, r3
 8007c3a:	1b00      	subs	r0, r0, r4
 8007c3c:	eb61 0105 	sbc.w	r1, r1, r5
 8007c40:	f04f 0200 	mov.w	r2, #0
 8007c44:	f04f 0300 	mov.w	r3, #0
 8007c48:	018b      	lsls	r3, r1, #6
 8007c4a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007c4e:	0182      	lsls	r2, r0, #6
 8007c50:	1a12      	subs	r2, r2, r0
 8007c52:	eb63 0301 	sbc.w	r3, r3, r1
 8007c56:	f04f 0000 	mov.w	r0, #0
 8007c5a:	f04f 0100 	mov.w	r1, #0
 8007c5e:	00d9      	lsls	r1, r3, #3
 8007c60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c64:	00d0      	lsls	r0, r2, #3
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	1912      	adds	r2, r2, r4
 8007c6c:	eb45 0303 	adc.w	r3, r5, r3
 8007c70:	f04f 0000 	mov.w	r0, #0
 8007c74:	f04f 0100 	mov.w	r1, #0
 8007c78:	0299      	lsls	r1, r3, #10
 8007c7a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007c7e:	0290      	lsls	r0, r2, #10
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	4610      	mov	r0, r2
 8007c86:	4619      	mov	r1, r3
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	f7f8 ffaa 	bl	8000be8 <__aeabi_uldivmod>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	4613      	mov	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	; (8007cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	0c1b      	lsrs	r3, r3, #16
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb4:	60bb      	str	r3, [r7, #8]
      break;
 8007cb6:	e002      	b.n	8007cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cb8:	4b04      	ldr	r3, [pc, #16]	; (8007ccc <HAL_RCC_GetSysClockFreq+0x164>)
 8007cba:	60bb      	str	r3, [r7, #8]
      break;
 8007cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8007cc8:	40023800 	.word	0x40023800
 8007ccc:	00f42400 	.word	0x00f42400
 8007cd0:	017d7840 	.word	0x017d7840

08007cd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cd8:	4b03      	ldr	r3, [pc, #12]	; (8007ce8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007cda:	681b      	ldr	r3, [r3, #0]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	20000000 	.word	0x20000000

08007cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007cf0:	f7ff fff0 	bl	8007cd4 <HAL_RCC_GetHCLKFreq>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	4b05      	ldr	r3, [pc, #20]	; (8007d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	0a9b      	lsrs	r3, r3, #10
 8007cfc:	f003 0307 	and.w	r3, r3, #7
 8007d00:	4903      	ldr	r1, [pc, #12]	; (8007d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d02:	5ccb      	ldrb	r3, [r1, r3]
 8007d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	40023800 	.word	0x40023800
 8007d10:	08024a58 	.word	0x08024a58

08007d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d18:	f7ff ffdc 	bl	8007cd4 <HAL_RCC_GetHCLKFreq>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	0b5b      	lsrs	r3, r3, #13
 8007d24:	f003 0307 	and.w	r3, r3, #7
 8007d28:	4903      	ldr	r1, [pc, #12]	; (8007d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d2a:	5ccb      	ldrb	r3, [r1, r3]
 8007d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	40023800 	.word	0x40023800
 8007d38:	08024a58 	.word	0x08024a58

08007d3c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	220f      	movs	r2, #15
 8007d4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d4c:	4b12      	ldr	r3, [pc, #72]	; (8007d98 <HAL_RCC_GetClockConfig+0x5c>)
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f003 0203 	and.w	r2, r3, #3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007d58:	4b0f      	ldr	r3, [pc, #60]	; (8007d98 <HAL_RCC_GetClockConfig+0x5c>)
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007d64:	4b0c      	ldr	r3, [pc, #48]	; (8007d98 <HAL_RCC_GetClockConfig+0x5c>)
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007d70:	4b09      	ldr	r3, [pc, #36]	; (8007d98 <HAL_RCC_GetClockConfig+0x5c>)
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	08db      	lsrs	r3, r3, #3
 8007d76:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007d7e:	4b07      	ldr	r3, [pc, #28]	; (8007d9c <HAL_RCC_GetClockConfig+0x60>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0207 	and.w	r2, r3, #7
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	601a      	str	r2, [r3, #0]
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	40023800 	.word	0x40023800
 8007d9c:	40023c00 	.word	0x40023c00

08007da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d101      	bne.n	8007db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e041      	b.n	8007e36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d106      	bne.n	8007dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7fa fa06 	bl	80021d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3304      	adds	r3, #4
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4610      	mov	r0, r2
 8007de0:	f000 fe8e 	bl	8008b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3708      	adds	r7, #8
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
	...

08007e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d001      	beq.n	8007e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e04e      	b.n	8007ef6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2202      	movs	r2, #2
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68da      	ldr	r2, [r3, #12]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f042 0201 	orr.w	r2, r2, #1
 8007e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a23      	ldr	r2, [pc, #140]	; (8007f04 <HAL_TIM_Base_Start_IT+0xc4>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d022      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e82:	d01d      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a1f      	ldr	r2, [pc, #124]	; (8007f08 <HAL_TIM_Base_Start_IT+0xc8>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d018      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a1e      	ldr	r2, [pc, #120]	; (8007f0c <HAL_TIM_Base_Start_IT+0xcc>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d013      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a1c      	ldr	r2, [pc, #112]	; (8007f10 <HAL_TIM_Base_Start_IT+0xd0>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d00e      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a1b      	ldr	r2, [pc, #108]	; (8007f14 <HAL_TIM_Base_Start_IT+0xd4>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d009      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a19      	ldr	r2, [pc, #100]	; (8007f18 <HAL_TIM_Base_Start_IT+0xd8>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d004      	beq.n	8007ec0 <HAL_TIM_Base_Start_IT+0x80>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a18      	ldr	r2, [pc, #96]	; (8007f1c <HAL_TIM_Base_Start_IT+0xdc>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d111      	bne.n	8007ee4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f003 0307 	and.w	r3, r3, #7
 8007eca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2b06      	cmp	r3, #6
 8007ed0:	d010      	beq.n	8007ef4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f042 0201 	orr.w	r2, r2, #1
 8007ee0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ee2:	e007      	b.n	8007ef4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0201 	orr.w	r2, r2, #1
 8007ef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	40010000 	.word	0x40010000
 8007f08:	40000400 	.word	0x40000400
 8007f0c:	40000800 	.word	0x40000800
 8007f10:	40000c00 	.word	0x40000c00
 8007f14:	40010400 	.word	0x40010400
 8007f18:	40014000 	.word	0x40014000
 8007f1c:	40001800 	.word	0x40001800

08007f20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e041      	b.n	8007fb6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d106      	bne.n	8007f4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f839 	bl	8007fbe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2202      	movs	r2, #2
 8007f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3304      	adds	r3, #4
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	4610      	mov	r0, r2
 8007f60:	f000 fdce 	bl	8008b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007fbe:	b480      	push	{r7}
 8007fc0:	b083      	sub	sp, #12
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007fc6:	bf00      	nop
 8007fc8:	370c      	adds	r7, #12
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
	...

08007fd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d109      	bne.n	8007ff8 <HAL_TIM_PWM_Start+0x24>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	bf14      	ite	ne
 8007ff0:	2301      	movne	r3, #1
 8007ff2:	2300      	moveq	r3, #0
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	e022      	b.n	800803e <HAL_TIM_PWM_Start+0x6a>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b04      	cmp	r3, #4
 8007ffc:	d109      	bne.n	8008012 <HAL_TIM_PWM_Start+0x3e>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b01      	cmp	r3, #1
 8008008:	bf14      	ite	ne
 800800a:	2301      	movne	r3, #1
 800800c:	2300      	moveq	r3, #0
 800800e:	b2db      	uxtb	r3, r3
 8008010:	e015      	b.n	800803e <HAL_TIM_PWM_Start+0x6a>
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2b08      	cmp	r3, #8
 8008016:	d109      	bne.n	800802c <HAL_TIM_PWM_Start+0x58>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b01      	cmp	r3, #1
 8008022:	bf14      	ite	ne
 8008024:	2301      	movne	r3, #1
 8008026:	2300      	moveq	r3, #0
 8008028:	b2db      	uxtb	r3, r3
 800802a:	e008      	b.n	800803e <HAL_TIM_PWM_Start+0x6a>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008032:	b2db      	uxtb	r3, r3
 8008034:	2b01      	cmp	r3, #1
 8008036:	bf14      	ite	ne
 8008038:	2301      	movne	r3, #1
 800803a:	2300      	moveq	r3, #0
 800803c:	b2db      	uxtb	r3, r3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e07c      	b.n	8008140 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d104      	bne.n	8008056 <HAL_TIM_PWM_Start+0x82>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2202      	movs	r2, #2
 8008050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008054:	e013      	b.n	800807e <HAL_TIM_PWM_Start+0xaa>
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	2b04      	cmp	r3, #4
 800805a:	d104      	bne.n	8008066 <HAL_TIM_PWM_Start+0x92>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2202      	movs	r2, #2
 8008060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008064:	e00b      	b.n	800807e <HAL_TIM_PWM_Start+0xaa>
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2b08      	cmp	r3, #8
 800806a:	d104      	bne.n	8008076 <HAL_TIM_PWM_Start+0xa2>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2202      	movs	r2, #2
 8008070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008074:	e003      	b.n	800807e <HAL_TIM_PWM_Start+0xaa>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2202      	movs	r2, #2
 800807a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2201      	movs	r2, #1
 8008084:	6839      	ldr	r1, [r7, #0]
 8008086:	4618      	mov	r0, r3
 8008088:	f001 f94e 	bl	8009328 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a2d      	ldr	r2, [pc, #180]	; (8008148 <HAL_TIM_PWM_Start+0x174>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d004      	beq.n	80080a0 <HAL_TIM_PWM_Start+0xcc>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a2c      	ldr	r2, [pc, #176]	; (800814c <HAL_TIM_PWM_Start+0x178>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d101      	bne.n	80080a4 <HAL_TIM_PWM_Start+0xd0>
 80080a0:	2301      	movs	r3, #1
 80080a2:	e000      	b.n	80080a6 <HAL_TIM_PWM_Start+0xd2>
 80080a4:	2300      	movs	r3, #0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d007      	beq.n	80080ba <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a22      	ldr	r2, [pc, #136]	; (8008148 <HAL_TIM_PWM_Start+0x174>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d022      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080cc:	d01d      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a1f      	ldr	r2, [pc, #124]	; (8008150 <HAL_TIM_PWM_Start+0x17c>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d018      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a1d      	ldr	r2, [pc, #116]	; (8008154 <HAL_TIM_PWM_Start+0x180>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d013      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a1c      	ldr	r2, [pc, #112]	; (8008158 <HAL_TIM_PWM_Start+0x184>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d00e      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a16      	ldr	r2, [pc, #88]	; (800814c <HAL_TIM_PWM_Start+0x178>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d009      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a18      	ldr	r2, [pc, #96]	; (800815c <HAL_TIM_PWM_Start+0x188>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d004      	beq.n	800810a <HAL_TIM_PWM_Start+0x136>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a16      	ldr	r2, [pc, #88]	; (8008160 <HAL_TIM_PWM_Start+0x18c>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d111      	bne.n	800812e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f003 0307 	and.w	r3, r3, #7
 8008114:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2b06      	cmp	r3, #6
 800811a:	d010      	beq.n	800813e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0201 	orr.w	r2, r2, #1
 800812a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800812c:	e007      	b.n	800813e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f042 0201 	orr.w	r2, r2, #1
 800813c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3710      	adds	r7, #16
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	40010000 	.word	0x40010000
 800814c:	40010400 	.word	0x40010400
 8008150:	40000400 	.word	0x40000400
 8008154:	40000800 	.word	0x40000800
 8008158:	40000c00 	.word	0x40000c00
 800815c:	40014000 	.word	0x40014000
 8008160:	40001800 	.word	0x40001800

08008164 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d101      	bne.n	8008176 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e041      	b.n	80081fa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b00      	cmp	r3, #0
 8008180:	d106      	bne.n	8008190 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f839 	bl	8008202 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3304      	adds	r3, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4610      	mov	r0, r2
 80081a4:	f000 fcac 	bl	8008b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008202:	b480      	push	{r7}
 8008204:	b083      	sub	sp, #12
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800820a:	bf00      	nop
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
	...

08008218 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d104      	bne.n	8008236 <HAL_TIM_IC_Start_IT+0x1e>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008232:	b2db      	uxtb	r3, r3
 8008234:	e013      	b.n	800825e <HAL_TIM_IC_Start_IT+0x46>
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	2b04      	cmp	r3, #4
 800823a:	d104      	bne.n	8008246 <HAL_TIM_IC_Start_IT+0x2e>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008242:	b2db      	uxtb	r3, r3
 8008244:	e00b      	b.n	800825e <HAL_TIM_IC_Start_IT+0x46>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b08      	cmp	r3, #8
 800824a:	d104      	bne.n	8008256 <HAL_TIM_IC_Start_IT+0x3e>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008252:	b2db      	uxtb	r3, r3
 8008254:	e003      	b.n	800825e <HAL_TIM_IC_Start_IT+0x46>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800825c:	b2db      	uxtb	r3, r3
 800825e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d104      	bne.n	8008270 <HAL_TIM_IC_Start_IT+0x58>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800826c:	b2db      	uxtb	r3, r3
 800826e:	e013      	b.n	8008298 <HAL_TIM_IC_Start_IT+0x80>
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	2b04      	cmp	r3, #4
 8008274:	d104      	bne.n	8008280 <HAL_TIM_IC_Start_IT+0x68>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800827c:	b2db      	uxtb	r3, r3
 800827e:	e00b      	b.n	8008298 <HAL_TIM_IC_Start_IT+0x80>
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	2b08      	cmp	r3, #8
 8008284:	d104      	bne.n	8008290 <HAL_TIM_IC_Start_IT+0x78>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800828c:	b2db      	uxtb	r3, r3
 800828e:	e003      	b.n	8008298 <HAL_TIM_IC_Start_IT+0x80>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008296:	b2db      	uxtb	r3, r3
 8008298:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800829a:	7bbb      	ldrb	r3, [r7, #14]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d102      	bne.n	80082a6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80082a0:	7b7b      	ldrb	r3, [r7, #13]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d001      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e0cc      	b.n	8008444 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d104      	bne.n	80082ba <HAL_TIM_IC_Start_IT+0xa2>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082b8:	e013      	b.n	80082e2 <HAL_TIM_IC_Start_IT+0xca>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b04      	cmp	r3, #4
 80082be:	d104      	bne.n	80082ca <HAL_TIM_IC_Start_IT+0xb2>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082c8:	e00b      	b.n	80082e2 <HAL_TIM_IC_Start_IT+0xca>
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	d104      	bne.n	80082da <HAL_TIM_IC_Start_IT+0xc2>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2202      	movs	r2, #2
 80082d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082d8:	e003      	b.n	80082e2 <HAL_TIM_IC_Start_IT+0xca>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2202      	movs	r2, #2
 80082de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d104      	bne.n	80082f2 <HAL_TIM_IC_Start_IT+0xda>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082f0:	e013      	b.n	800831a <HAL_TIM_IC_Start_IT+0x102>
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	2b04      	cmp	r3, #4
 80082f6:	d104      	bne.n	8008302 <HAL_TIM_IC_Start_IT+0xea>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008300:	e00b      	b.n	800831a <HAL_TIM_IC_Start_IT+0x102>
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	2b08      	cmp	r3, #8
 8008306:	d104      	bne.n	8008312 <HAL_TIM_IC_Start_IT+0xfa>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2202      	movs	r2, #2
 800830c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008310:	e003      	b.n	800831a <HAL_TIM_IC_Start_IT+0x102>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2202      	movs	r2, #2
 8008316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b0c      	cmp	r3, #12
 800831e:	d841      	bhi.n	80083a4 <HAL_TIM_IC_Start_IT+0x18c>
 8008320:	a201      	add	r2, pc, #4	; (adr r2, 8008328 <HAL_TIM_IC_Start_IT+0x110>)
 8008322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008326:	bf00      	nop
 8008328:	0800835d 	.word	0x0800835d
 800832c:	080083a5 	.word	0x080083a5
 8008330:	080083a5 	.word	0x080083a5
 8008334:	080083a5 	.word	0x080083a5
 8008338:	0800836f 	.word	0x0800836f
 800833c:	080083a5 	.word	0x080083a5
 8008340:	080083a5 	.word	0x080083a5
 8008344:	080083a5 	.word	0x080083a5
 8008348:	08008381 	.word	0x08008381
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083a5 	.word	0x080083a5
 8008354:	080083a5 	.word	0x080083a5
 8008358:	08008393 	.word	0x08008393
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68da      	ldr	r2, [r3, #12]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f042 0202 	orr.w	r2, r2, #2
 800836a:	60da      	str	r2, [r3, #12]
      break;
 800836c:	e01d      	b.n	80083aa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68da      	ldr	r2, [r3, #12]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f042 0204 	orr.w	r2, r2, #4
 800837c:	60da      	str	r2, [r3, #12]
      break;
 800837e:	e014      	b.n	80083aa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68da      	ldr	r2, [r3, #12]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f042 0208 	orr.w	r2, r2, #8
 800838e:	60da      	str	r2, [r3, #12]
      break;
 8008390:	e00b      	b.n	80083aa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68da      	ldr	r2, [r3, #12]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f042 0210 	orr.w	r2, r2, #16
 80083a0:	60da      	str	r2, [r3, #12]
      break;
 80083a2:	e002      	b.n	80083aa <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	73fb      	strb	r3, [r7, #15]
      break;
 80083a8:	bf00      	nop
  }

  if (status == HAL_OK)
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d148      	bne.n	8008442 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2201      	movs	r2, #1
 80083b6:	6839      	ldr	r1, [r7, #0]
 80083b8:	4618      	mov	r0, r3
 80083ba:	f000 ffb5 	bl	8009328 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a22      	ldr	r2, [pc, #136]	; (800844c <HAL_TIM_IC_Start_IT+0x234>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d022      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083d0:	d01d      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a1e      	ldr	r2, [pc, #120]	; (8008450 <HAL_TIM_IC_Start_IT+0x238>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d018      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a1c      	ldr	r2, [pc, #112]	; (8008454 <HAL_TIM_IC_Start_IT+0x23c>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d013      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a1b      	ldr	r2, [pc, #108]	; (8008458 <HAL_TIM_IC_Start_IT+0x240>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d00e      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a19      	ldr	r2, [pc, #100]	; (800845c <HAL_TIM_IC_Start_IT+0x244>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d009      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a18      	ldr	r2, [pc, #96]	; (8008460 <HAL_TIM_IC_Start_IT+0x248>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d004      	beq.n	800840e <HAL_TIM_IC_Start_IT+0x1f6>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a16      	ldr	r2, [pc, #88]	; (8008464 <HAL_TIM_IC_Start_IT+0x24c>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d111      	bne.n	8008432 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f003 0307 	and.w	r3, r3, #7
 8008418:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	2b06      	cmp	r3, #6
 800841e:	d010      	beq.n	8008442 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f042 0201 	orr.w	r2, r2, #1
 800842e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008430:	e007      	b.n	8008442 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f042 0201 	orr.w	r2, r2, #1
 8008440:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008442:	7bfb      	ldrb	r3, [r7, #15]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	40010000 	.word	0x40010000
 8008450:	40000400 	.word	0x40000400
 8008454:	40000800 	.word	0x40000800
 8008458:	40000c00 	.word	0x40000c00
 800845c:	40010400 	.word	0x40010400
 8008460:	40014000 	.word	0x40014000
 8008464:	40001800 	.word	0x40001800

08008468 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	f003 0302 	and.w	r3, r3, #2
 800847a:	2b02      	cmp	r3, #2
 800847c:	d122      	bne.n	80084c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f003 0302 	and.w	r3, r3, #2
 8008488:	2b02      	cmp	r3, #2
 800848a:	d11b      	bne.n	80084c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f06f 0202 	mvn.w	r2, #2
 8008494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	f003 0303 	and.w	r3, r3, #3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d003      	beq.n	80084b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f7fa feec 	bl	8003288 <HAL_TIM_IC_CaptureCallback>
 80084b0:	e005      	b.n	80084be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 fb05 	bl	8008ac2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 fb0c 	bl	8008ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	f003 0304 	and.w	r3, r3, #4
 80084ce:	2b04      	cmp	r3, #4
 80084d0:	d122      	bne.n	8008518 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	f003 0304 	and.w	r3, r3, #4
 80084dc:	2b04      	cmp	r3, #4
 80084de:	d11b      	bne.n	8008518 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f06f 0204 	mvn.w	r2, #4
 80084e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2202      	movs	r2, #2
 80084ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	699b      	ldr	r3, [r3, #24]
 80084f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7fa fec2 	bl	8003288 <HAL_TIM_IC_CaptureCallback>
 8008504:	e005      	b.n	8008512 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 fadb 	bl	8008ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 fae2 	bl	8008ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	f003 0308 	and.w	r3, r3, #8
 8008522:	2b08      	cmp	r3, #8
 8008524:	d122      	bne.n	800856c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	f003 0308 	and.w	r3, r3, #8
 8008530:	2b08      	cmp	r3, #8
 8008532:	d11b      	bne.n	800856c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f06f 0208 	mvn.w	r2, #8
 800853c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2204      	movs	r2, #4
 8008542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	69db      	ldr	r3, [r3, #28]
 800854a:	f003 0303 	and.w	r3, r3, #3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d003      	beq.n	800855a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7fa fe98 	bl	8003288 <HAL_TIM_IC_CaptureCallback>
 8008558:	e005      	b.n	8008566 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fab1 	bl	8008ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fab8 	bl	8008ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2200      	movs	r2, #0
 800856a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	f003 0310 	and.w	r3, r3, #16
 8008576:	2b10      	cmp	r3, #16
 8008578:	d122      	bne.n	80085c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	f003 0310 	and.w	r3, r3, #16
 8008584:	2b10      	cmp	r3, #16
 8008586:	d11b      	bne.n	80085c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f06f 0210 	mvn.w	r2, #16
 8008590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2208      	movs	r2, #8
 8008596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	69db      	ldr	r3, [r3, #28]
 800859e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f7fa fe6e 	bl	8003288 <HAL_TIM_IC_CaptureCallback>
 80085ac:	e005      	b.n	80085ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fa87 	bl	8008ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fa8e 	bl	8008ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d10e      	bne.n	80085ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	f003 0301 	and.w	r3, r3, #1
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d107      	bne.n	80085ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f06f 0201 	mvn.w	r2, #1
 80085e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7f9 fa26 	bl	8001a38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085f6:	2b80      	cmp	r3, #128	; 0x80
 80085f8:	d10e      	bne.n	8008618 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008604:	2b80      	cmp	r3, #128	; 0x80
 8008606:	d107      	bne.n	8008618 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 ff86 	bl	8009524 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008622:	2b40      	cmp	r3, #64	; 0x40
 8008624:	d10e      	bne.n	8008644 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008630:	2b40      	cmp	r3, #64	; 0x40
 8008632:	d107      	bne.n	8008644 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800863c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fa53 	bl	8008aea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	f003 0320 	and.w	r3, r3, #32
 800864e:	2b20      	cmp	r3, #32
 8008650:	d10e      	bne.n	8008670 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	f003 0320 	and.w	r3, r3, #32
 800865c:	2b20      	cmp	r3, #32
 800865e:	d107      	bne.n	8008670 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f06f 0220 	mvn.w	r2, #32
 8008668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 ff50 	bl	8009510 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008670:	bf00      	nop
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b086      	sub	sp, #24
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008684:	2300      	movs	r3, #0
 8008686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800868e:	2b01      	cmp	r3, #1
 8008690:	d101      	bne.n	8008696 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008692:	2302      	movs	r3, #2
 8008694:	e088      	b.n	80087a8 <HAL_TIM_IC_ConfigChannel+0x130>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2201      	movs	r2, #1
 800869a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d11b      	bne.n	80086dc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6818      	ldr	r0, [r3, #0]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	6819      	ldr	r1, [r3, #0]
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	685a      	ldr	r2, [r3, #4]
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f000 fc74 	bl	8008fa0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	699a      	ldr	r2, [r3, #24]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f022 020c 	bic.w	r2, r2, #12
 80086c6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6999      	ldr	r1, [r3, #24]
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	689a      	ldr	r2, [r3, #8]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	619a      	str	r2, [r3, #24]
 80086da:	e060      	b.n	800879e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b04      	cmp	r3, #4
 80086e0:	d11c      	bne.n	800871c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	6819      	ldr	r1, [r3, #0]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	f000 fcf8 	bl	80090e6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	699a      	ldr	r2, [r3, #24]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008704:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	6999      	ldr	r1, [r3, #24]
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	021a      	lsls	r2, r3, #8
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	619a      	str	r2, [r3, #24]
 800871a:	e040      	b.n	800879e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2b08      	cmp	r3, #8
 8008720:	d11b      	bne.n	800875a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6818      	ldr	r0, [r3, #0]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	6819      	ldr	r1, [r3, #0]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	685a      	ldr	r2, [r3, #4]
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	f000 fd45 	bl	80091c0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69da      	ldr	r2, [r3, #28]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f022 020c 	bic.w	r2, r2, #12
 8008744:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	69d9      	ldr	r1, [r3, #28]
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	689a      	ldr	r2, [r3, #8]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	430a      	orrs	r2, r1
 8008756:	61da      	str	r2, [r3, #28]
 8008758:	e021      	b.n	800879e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2b0c      	cmp	r3, #12
 800875e:	d11c      	bne.n	800879a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6818      	ldr	r0, [r3, #0]
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	6819      	ldr	r1, [r3, #0]
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	f000 fd62 	bl	8009238 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69da      	ldr	r2, [r3, #28]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008782:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	69d9      	ldr	r1, [r3, #28]
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	021a      	lsls	r2, r3, #8
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	430a      	orrs	r2, r1
 8008796:	61da      	str	r2, [r3, #28]
 8008798:	e001      	b.n	800879e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087bc:	2300      	movs	r3, #0
 80087be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d101      	bne.n	80087ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087ca:	2302      	movs	r3, #2
 80087cc:	e0ae      	b.n	800892c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2b0c      	cmp	r3, #12
 80087da:	f200 809f 	bhi.w	800891c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80087de:	a201      	add	r2, pc, #4	; (adr r2, 80087e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e4:	08008819 	.word	0x08008819
 80087e8:	0800891d 	.word	0x0800891d
 80087ec:	0800891d 	.word	0x0800891d
 80087f0:	0800891d 	.word	0x0800891d
 80087f4:	08008859 	.word	0x08008859
 80087f8:	0800891d 	.word	0x0800891d
 80087fc:	0800891d 	.word	0x0800891d
 8008800:	0800891d 	.word	0x0800891d
 8008804:	0800889b 	.word	0x0800889b
 8008808:	0800891d 	.word	0x0800891d
 800880c:	0800891d 	.word	0x0800891d
 8008810:	0800891d 	.word	0x0800891d
 8008814:	080088db 	.word	0x080088db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68b9      	ldr	r1, [r7, #8]
 800881e:	4618      	mov	r0, r3
 8008820:	f000 fa0e 	bl	8008c40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	699a      	ldr	r2, [r3, #24]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f042 0208 	orr.w	r2, r2, #8
 8008832:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	699a      	ldr	r2, [r3, #24]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f022 0204 	bic.w	r2, r2, #4
 8008842:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	6999      	ldr	r1, [r3, #24]
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	691a      	ldr	r2, [r3, #16]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	619a      	str	r2, [r3, #24]
      break;
 8008856:	e064      	b.n	8008922 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68b9      	ldr	r1, [r7, #8]
 800885e:	4618      	mov	r0, r3
 8008860:	f000 fa5e 	bl	8008d20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	699a      	ldr	r2, [r3, #24]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008872:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	699a      	ldr	r2, [r3, #24]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008882:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6999      	ldr	r1, [r3, #24]
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	021a      	lsls	r2, r3, #8
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	430a      	orrs	r2, r1
 8008896:	619a      	str	r2, [r3, #24]
      break;
 8008898:	e043      	b.n	8008922 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68b9      	ldr	r1, [r7, #8]
 80088a0:	4618      	mov	r0, r3
 80088a2:	f000 fab3 	bl	8008e0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	69da      	ldr	r2, [r3, #28]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f042 0208 	orr.w	r2, r2, #8
 80088b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	69da      	ldr	r2, [r3, #28]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f022 0204 	bic.w	r2, r2, #4
 80088c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	69d9      	ldr	r1, [r3, #28]
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	691a      	ldr	r2, [r3, #16]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	61da      	str	r2, [r3, #28]
      break;
 80088d8:	e023      	b.n	8008922 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68b9      	ldr	r1, [r7, #8]
 80088e0:	4618      	mov	r0, r3
 80088e2:	f000 fb07 	bl	8008ef4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	69da      	ldr	r2, [r3, #28]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69da      	ldr	r2, [r3, #28]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008904:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	69d9      	ldr	r1, [r3, #28]
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	021a      	lsls	r2, r3, #8
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	61da      	str	r2, [r3, #28]
      break;
 800891a:	e002      	b.n	8008922 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	75fb      	strb	r3, [r7, #23]
      break;
 8008920:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800892a:	7dfb      	ldrb	r3, [r7, #23]
}
 800892c:	4618      	mov	r0, r3
 800892e:	3718      	adds	r7, #24
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800893e:	2300      	movs	r3, #0
 8008940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008948:	2b01      	cmp	r3, #1
 800894a:	d101      	bne.n	8008950 <HAL_TIM_ConfigClockSource+0x1c>
 800894c:	2302      	movs	r3, #2
 800894e:	e0b4      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x186>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2202      	movs	r2, #2
 800895c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800896e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008976:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008988:	d03e      	beq.n	8008a08 <HAL_TIM_ConfigClockSource+0xd4>
 800898a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800898e:	f200 8087 	bhi.w	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 8008992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008996:	f000 8086 	beq.w	8008aa6 <HAL_TIM_ConfigClockSource+0x172>
 800899a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800899e:	d87f      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089a0:	2b70      	cmp	r3, #112	; 0x70
 80089a2:	d01a      	beq.n	80089da <HAL_TIM_ConfigClockSource+0xa6>
 80089a4:	2b70      	cmp	r3, #112	; 0x70
 80089a6:	d87b      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089a8:	2b60      	cmp	r3, #96	; 0x60
 80089aa:	d050      	beq.n	8008a4e <HAL_TIM_ConfigClockSource+0x11a>
 80089ac:	2b60      	cmp	r3, #96	; 0x60
 80089ae:	d877      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089b0:	2b50      	cmp	r3, #80	; 0x50
 80089b2:	d03c      	beq.n	8008a2e <HAL_TIM_ConfigClockSource+0xfa>
 80089b4:	2b50      	cmp	r3, #80	; 0x50
 80089b6:	d873      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089b8:	2b40      	cmp	r3, #64	; 0x40
 80089ba:	d058      	beq.n	8008a6e <HAL_TIM_ConfigClockSource+0x13a>
 80089bc:	2b40      	cmp	r3, #64	; 0x40
 80089be:	d86f      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089c0:	2b30      	cmp	r3, #48	; 0x30
 80089c2:	d064      	beq.n	8008a8e <HAL_TIM_ConfigClockSource+0x15a>
 80089c4:	2b30      	cmp	r3, #48	; 0x30
 80089c6:	d86b      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089c8:	2b20      	cmp	r3, #32
 80089ca:	d060      	beq.n	8008a8e <HAL_TIM_ConfigClockSource+0x15a>
 80089cc:	2b20      	cmp	r3, #32
 80089ce:	d867      	bhi.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d05c      	beq.n	8008a8e <HAL_TIM_ConfigClockSource+0x15a>
 80089d4:	2b10      	cmp	r3, #16
 80089d6:	d05a      	beq.n	8008a8e <HAL_TIM_ConfigClockSource+0x15a>
 80089d8:	e062      	b.n	8008aa0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6818      	ldr	r0, [r3, #0]
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	6899      	ldr	r1, [r3, #8]
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	f000 fc7d 	bl	80092e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80089fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68ba      	ldr	r2, [r7, #8]
 8008a04:	609a      	str	r2, [r3, #8]
      break;
 8008a06:	e04f      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6818      	ldr	r0, [r3, #0]
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	6899      	ldr	r1, [r3, #8]
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f000 fc66 	bl	80092e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	689a      	ldr	r2, [r3, #8]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a2a:	609a      	str	r2, [r3, #8]
      break;
 8008a2c:	e03c      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6818      	ldr	r0, [r3, #0]
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	6859      	ldr	r1, [r3, #4]
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	f000 fb24 	bl	8009088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2150      	movs	r1, #80	; 0x50
 8008a46:	4618      	mov	r0, r3
 8008a48:	f000 fc33 	bl	80092b2 <TIM_ITRx_SetConfig>
      break;
 8008a4c:	e02c      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	6859      	ldr	r1, [r3, #4]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	f000 fb80 	bl	8009160 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2160      	movs	r1, #96	; 0x60
 8008a66:	4618      	mov	r0, r3
 8008a68:	f000 fc23 	bl	80092b2 <TIM_ITRx_SetConfig>
      break;
 8008a6c:	e01c      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6818      	ldr	r0, [r3, #0]
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	6859      	ldr	r1, [r3, #4]
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	f000 fb04 	bl	8009088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2140      	movs	r1, #64	; 0x40
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 fc13 	bl	80092b2 <TIM_ITRx_SetConfig>
      break;
 8008a8c:	e00c      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4619      	mov	r1, r3
 8008a98:	4610      	mov	r0, r2
 8008a9a:	f000 fc0a 	bl	80092b2 <TIM_ITRx_SetConfig>
      break;
 8008a9e:	e003      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8008aa4:	e000      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008aa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}

08008ac2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ac2:	b480      	push	{r7}
 8008ac4:	b083      	sub	sp, #12
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008aca:	bf00      	nop
 8008acc:	370c      	adds	r7, #12
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr

08008ad6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ad6:	b480      	push	{r7}
 8008ad8:	b083      	sub	sp, #12
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ade:	bf00      	nop
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr

08008aea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008aea:	b480      	push	{r7}
 8008aec:	b083      	sub	sp, #12
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008af2:	bf00      	nop
 8008af4:	370c      	adds	r7, #12
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
	...

08008b00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b085      	sub	sp, #20
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a40      	ldr	r2, [pc, #256]	; (8008c14 <TIM_Base_SetConfig+0x114>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d013      	beq.n	8008b40 <TIM_Base_SetConfig+0x40>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b1e:	d00f      	beq.n	8008b40 <TIM_Base_SetConfig+0x40>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a3d      	ldr	r2, [pc, #244]	; (8008c18 <TIM_Base_SetConfig+0x118>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d00b      	beq.n	8008b40 <TIM_Base_SetConfig+0x40>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	4a3c      	ldr	r2, [pc, #240]	; (8008c1c <TIM_Base_SetConfig+0x11c>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d007      	beq.n	8008b40 <TIM_Base_SetConfig+0x40>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a3b      	ldr	r2, [pc, #236]	; (8008c20 <TIM_Base_SetConfig+0x120>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d003      	beq.n	8008b40 <TIM_Base_SetConfig+0x40>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a3a      	ldr	r2, [pc, #232]	; (8008c24 <TIM_Base_SetConfig+0x124>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d108      	bne.n	8008b52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4a2f      	ldr	r2, [pc, #188]	; (8008c14 <TIM_Base_SetConfig+0x114>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d02b      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b60:	d027      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	4a2c      	ldr	r2, [pc, #176]	; (8008c18 <TIM_Base_SetConfig+0x118>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d023      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a2b      	ldr	r2, [pc, #172]	; (8008c1c <TIM_Base_SetConfig+0x11c>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d01f      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	4a2a      	ldr	r2, [pc, #168]	; (8008c20 <TIM_Base_SetConfig+0x120>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d01b      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4a29      	ldr	r2, [pc, #164]	; (8008c24 <TIM_Base_SetConfig+0x124>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d017      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	4a28      	ldr	r2, [pc, #160]	; (8008c28 <TIM_Base_SetConfig+0x128>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d013      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a27      	ldr	r2, [pc, #156]	; (8008c2c <TIM_Base_SetConfig+0x12c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d00f      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a26      	ldr	r2, [pc, #152]	; (8008c30 <TIM_Base_SetConfig+0x130>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d00b      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4a25      	ldr	r2, [pc, #148]	; (8008c34 <TIM_Base_SetConfig+0x134>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d007      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4a24      	ldr	r2, [pc, #144]	; (8008c38 <TIM_Base_SetConfig+0x138>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d003      	beq.n	8008bb2 <TIM_Base_SetConfig+0xb2>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a23      	ldr	r2, [pc, #140]	; (8008c3c <TIM_Base_SetConfig+0x13c>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d108      	bne.n	8008bc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	68fa      	ldr	r2, [r7, #12]
 8008bd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	689a      	ldr	r2, [r3, #8]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a0a      	ldr	r2, [pc, #40]	; (8008c14 <TIM_Base_SetConfig+0x114>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d003      	beq.n	8008bf8 <TIM_Base_SetConfig+0xf8>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a0c      	ldr	r2, [pc, #48]	; (8008c24 <TIM_Base_SetConfig+0x124>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d103      	bne.n	8008c00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	691a      	ldr	r2, [r3, #16]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	615a      	str	r2, [r3, #20]
}
 8008c06:	bf00      	nop
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	40010000 	.word	0x40010000
 8008c18:	40000400 	.word	0x40000400
 8008c1c:	40000800 	.word	0x40000800
 8008c20:	40000c00 	.word	0x40000c00
 8008c24:	40010400 	.word	0x40010400
 8008c28:	40014000 	.word	0x40014000
 8008c2c:	40014400 	.word	0x40014400
 8008c30:	40014800 	.word	0x40014800
 8008c34:	40001800 	.word	0x40001800
 8008c38:	40001c00 	.word	0x40001c00
 8008c3c:	40002000 	.word	0x40002000

08008c40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b087      	sub	sp, #28
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	f023 0201 	bic.w	r2, r3, #1
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f023 0303 	bic.w	r3, r3, #3
 8008c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	f023 0302 	bic.w	r3, r3, #2
 8008c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	697a      	ldr	r2, [r7, #20]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a20      	ldr	r2, [pc, #128]	; (8008d18 <TIM_OC1_SetConfig+0xd8>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d003      	beq.n	8008ca4 <TIM_OC1_SetConfig+0x64>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a1f      	ldr	r2, [pc, #124]	; (8008d1c <TIM_OC1_SetConfig+0xdc>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d10c      	bne.n	8008cbe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f023 0308 	bic.w	r3, r3, #8
 8008caa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f023 0304 	bic.w	r3, r3, #4
 8008cbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a15      	ldr	r2, [pc, #84]	; (8008d18 <TIM_OC1_SetConfig+0xd8>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d003      	beq.n	8008cce <TIM_OC1_SetConfig+0x8e>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a14      	ldr	r2, [pc, #80]	; (8008d1c <TIM_OC1_SetConfig+0xdc>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d111      	bne.n	8008cf2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	695b      	ldr	r3, [r3, #20]
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	699b      	ldr	r3, [r3, #24]
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	621a      	str	r2, [r3, #32]
}
 8008d0c:	bf00      	nop
 8008d0e:	371c      	adds	r7, #28
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	40010000 	.word	0x40010000
 8008d1c:	40010400 	.word	0x40010400

08008d20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b087      	sub	sp, #28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	f023 0210 	bic.w	r2, r3, #16
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	021b      	lsls	r3, r3, #8
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	f023 0320 	bic.w	r3, r3, #32
 8008d6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	011b      	lsls	r3, r3, #4
 8008d72:	697a      	ldr	r2, [r7, #20]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a22      	ldr	r2, [pc, #136]	; (8008e04 <TIM_OC2_SetConfig+0xe4>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d003      	beq.n	8008d88 <TIM_OC2_SetConfig+0x68>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	4a21      	ldr	r2, [pc, #132]	; (8008e08 <TIM_OC2_SetConfig+0xe8>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d10d      	bne.n	8008da4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	011b      	lsls	r3, r3, #4
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008da2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a17      	ldr	r2, [pc, #92]	; (8008e04 <TIM_OC2_SetConfig+0xe4>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d003      	beq.n	8008db4 <TIM_OC2_SetConfig+0x94>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a16      	ldr	r2, [pc, #88]	; (8008e08 <TIM_OC2_SetConfig+0xe8>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d113      	bne.n	8008ddc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	695b      	ldr	r3, [r3, #20]
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	693a      	ldr	r2, [r7, #16]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	699b      	ldr	r3, [r3, #24]
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	621a      	str	r2, [r3, #32]
}
 8008df6:	bf00      	nop
 8008df8:	371c      	adds	r7, #28
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	40010000 	.word	0x40010000
 8008e08:	40010400 	.word	0x40010400

08008e0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b087      	sub	sp, #28
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6a1b      	ldr	r3, [r3, #32]
 8008e1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f023 0303 	bic.w	r3, r3, #3
 8008e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	021b      	lsls	r3, r3, #8
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a21      	ldr	r2, [pc, #132]	; (8008eec <TIM_OC3_SetConfig+0xe0>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d003      	beq.n	8008e72 <TIM_OC3_SetConfig+0x66>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a20      	ldr	r2, [pc, #128]	; (8008ef0 <TIM_OC3_SetConfig+0xe4>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d10d      	bne.n	8008e8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	68db      	ldr	r3, [r3, #12]
 8008e7e:	021b      	lsls	r3, r3, #8
 8008e80:	697a      	ldr	r2, [r7, #20]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a16      	ldr	r2, [pc, #88]	; (8008eec <TIM_OC3_SetConfig+0xe0>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d003      	beq.n	8008e9e <TIM_OC3_SetConfig+0x92>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a15      	ldr	r2, [pc, #84]	; (8008ef0 <TIM_OC3_SetConfig+0xe4>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d113      	bne.n	8008ec6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ea4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008eac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	695b      	ldr	r3, [r3, #20]
 8008eb2:	011b      	lsls	r3, r3, #4
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	011b      	lsls	r3, r3, #4
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	685a      	ldr	r2, [r3, #4]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	621a      	str	r2, [r3, #32]
}
 8008ee0:	bf00      	nop
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	40010000 	.word	0x40010000
 8008ef0:	40010400 	.word	0x40010400

08008ef4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b087      	sub	sp, #28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	69db      	ldr	r3, [r3, #28]
 8008f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	021b      	lsls	r3, r3, #8
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	031b      	lsls	r3, r3, #12
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a12      	ldr	r2, [pc, #72]	; (8008f98 <TIM_OC4_SetConfig+0xa4>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d003      	beq.n	8008f5c <TIM_OC4_SetConfig+0x68>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a11      	ldr	r2, [pc, #68]	; (8008f9c <TIM_OC4_SetConfig+0xa8>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d109      	bne.n	8008f70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	695b      	ldr	r3, [r3, #20]
 8008f68:	019b      	lsls	r3, r3, #6
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	697a      	ldr	r2, [r7, #20]
 8008f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	621a      	str	r2, [r3, #32]
}
 8008f8a:	bf00      	nop
 8008f8c:	371c      	adds	r7, #28
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	40010000 	.word	0x40010000
 8008f9c:	40010400 	.word	0x40010400

08008fa0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b087      	sub	sp, #28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	607a      	str	r2, [r7, #4]
 8008fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6a1b      	ldr	r3, [r3, #32]
 8008fb2:	f023 0201 	bic.w	r2, r3, #1
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6a1b      	ldr	r3, [r3, #32]
 8008fc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	4a28      	ldr	r2, [pc, #160]	; (800906c <TIM_TI1_SetConfig+0xcc>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d01b      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fd4:	d017      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	4a25      	ldr	r2, [pc, #148]	; (8009070 <TIM_TI1_SetConfig+0xd0>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d013      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4a24      	ldr	r2, [pc, #144]	; (8009074 <TIM_TI1_SetConfig+0xd4>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d00f      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	4a23      	ldr	r2, [pc, #140]	; (8009078 <TIM_TI1_SetConfig+0xd8>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d00b      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	4a22      	ldr	r2, [pc, #136]	; (800907c <TIM_TI1_SetConfig+0xdc>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d007      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	4a21      	ldr	r2, [pc, #132]	; (8009080 <TIM_TI1_SetConfig+0xe0>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d003      	beq.n	8009006 <TIM_TI1_SetConfig+0x66>
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	4a20      	ldr	r2, [pc, #128]	; (8009084 <TIM_TI1_SetConfig+0xe4>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d101      	bne.n	800900a <TIM_TI1_SetConfig+0x6a>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <TIM_TI1_SetConfig+0x6c>
 800900a:	2300      	movs	r3, #0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d008      	beq.n	8009022 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	f023 0303 	bic.w	r3, r3, #3
 8009016:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009018:	697a      	ldr	r2, [r7, #20]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4313      	orrs	r3, r2
 800901e:	617b      	str	r3, [r7, #20]
 8009020:	e003      	b.n	800902a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f043 0301 	orr.w	r3, r3, #1
 8009028:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009030:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	011b      	lsls	r3, r3, #4
 8009036:	b2db      	uxtb	r3, r3
 8009038:	697a      	ldr	r2, [r7, #20]
 800903a:	4313      	orrs	r3, r2
 800903c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	f023 030a 	bic.w	r3, r3, #10
 8009044:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	f003 030a 	and.w	r3, r3, #10
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	4313      	orrs	r3, r2
 8009050:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	697a      	ldr	r2, [r7, #20]
 8009056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	693a      	ldr	r2, [r7, #16]
 800905c:	621a      	str	r2, [r3, #32]
}
 800905e:	bf00      	nop
 8009060:	371c      	adds	r7, #28
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	40010000 	.word	0x40010000
 8009070:	40000400 	.word	0x40000400
 8009074:	40000800 	.word	0x40000800
 8009078:	40000c00 	.word	0x40000c00
 800907c:	40010400 	.word	0x40010400
 8009080:	40014000 	.word	0x40014000
 8009084:	40001800 	.word	0x40001800

08009088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009088:	b480      	push	{r7}
 800908a:	b087      	sub	sp, #28
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	f023 0201 	bic.w	r2, r3, #1
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	699b      	ldr	r3, [r3, #24]
 80090aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	011b      	lsls	r3, r3, #4
 80090b8:	693a      	ldr	r2, [r7, #16]
 80090ba:	4313      	orrs	r3, r2
 80090bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f023 030a 	bic.w	r3, r3, #10
 80090c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	693a      	ldr	r2, [r7, #16]
 80090d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	621a      	str	r2, [r3, #32]
}
 80090da:	bf00      	nop
 80090dc:	371c      	adds	r7, #28
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr

080090e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80090e6:	b480      	push	{r7}
 80090e8:	b087      	sub	sp, #28
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	60f8      	str	r0, [r7, #12]
 80090ee:	60b9      	str	r1, [r7, #8]
 80090f0:	607a      	str	r2, [r7, #4]
 80090f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6a1b      	ldr	r3, [r3, #32]
 80090f8:	f023 0210 	bic.w	r2, r3, #16
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6a1b      	ldr	r3, [r3, #32]
 800910a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009112:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	021b      	lsls	r3, r3, #8
 8009118:	697a      	ldr	r2, [r7, #20]
 800911a:	4313      	orrs	r3, r2
 800911c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009124:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	031b      	lsls	r3, r3, #12
 800912a:	b29b      	uxth	r3, r3
 800912c:	697a      	ldr	r2, [r7, #20]
 800912e:	4313      	orrs	r3, r2
 8009130:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009138:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	011b      	lsls	r3, r3, #4
 800913e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009142:	693a      	ldr	r2, [r7, #16]
 8009144:	4313      	orrs	r3, r2
 8009146:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	693a      	ldr	r2, [r7, #16]
 8009152:	621a      	str	r2, [r3, #32]
}
 8009154:	bf00      	nop
 8009156:	371c      	adds	r7, #28
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009160:	b480      	push	{r7}
 8009162:	b087      	sub	sp, #28
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6a1b      	ldr	r3, [r3, #32]
 8009170:	f023 0210 	bic.w	r2, r3, #16
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	699b      	ldr	r3, [r3, #24]
 800917c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	6a1b      	ldr	r3, [r3, #32]
 8009182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800918a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	031b      	lsls	r3, r3, #12
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	4313      	orrs	r3, r2
 8009194:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800919c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	011b      	lsls	r3, r3, #4
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	4313      	orrs	r3, r2
 80091a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	621a      	str	r2, [r3, #32]
}
 80091b4:	bf00      	nop
 80091b6:	371c      	adds	r7, #28
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b087      	sub	sp, #28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6a1b      	ldr	r3, [r3, #32]
 80091e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	f023 0303 	bic.w	r3, r3, #3
 80091ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	011b      	lsls	r3, r3, #4
 8009202:	b2db      	uxtb	r3, r3
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	4313      	orrs	r3, r2
 8009208:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009210:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	021b      	lsls	r3, r3, #8
 8009216:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800921a:	693a      	ldr	r2, [r7, #16]
 800921c:	4313      	orrs	r3, r2
 800921e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	697a      	ldr	r2, [r7, #20]
 8009224:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	621a      	str	r2, [r3, #32]
}
 800922c:	bf00      	nop
 800922e:	371c      	adds	r7, #28
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009238:	b480      	push	{r7}
 800923a:	b087      	sub	sp, #28
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	60b9      	str	r1, [r7, #8]
 8009242:	607a      	str	r2, [r7, #4]
 8009244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6a1b      	ldr	r3, [r3, #32]
 800924a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	69db      	ldr	r3, [r3, #28]
 8009256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6a1b      	ldr	r3, [r3, #32]
 800925c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009264:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	021b      	lsls	r3, r3, #8
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	4313      	orrs	r3, r2
 800926e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009276:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	031b      	lsls	r3, r3, #12
 800927c:	b29b      	uxth	r3, r3
 800927e:	697a      	ldr	r2, [r7, #20]
 8009280:	4313      	orrs	r3, r2
 8009282:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800928a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	031b      	lsls	r3, r3, #12
 8009290:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009294:	693a      	ldr	r2, [r7, #16]
 8009296:	4313      	orrs	r3, r2
 8009298:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	697a      	ldr	r2, [r7, #20]
 800929e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	693a      	ldr	r2, [r7, #16]
 80092a4:	621a      	str	r2, [r3, #32]
}
 80092a6:	bf00      	nop
 80092a8:	371c      	adds	r7, #28
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b085      	sub	sp, #20
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
 80092ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	f043 0307 	orr.w	r3, r3, #7
 80092d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	609a      	str	r2, [r3, #8]
}
 80092dc:	bf00      	nop
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b087      	sub	sp, #28
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	607a      	str	r2, [r7, #4]
 80092f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009302:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	021a      	lsls	r2, r3, #8
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	431a      	orrs	r2, r3
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	4313      	orrs	r3, r2
 8009310:	697a      	ldr	r2, [r7, #20]
 8009312:	4313      	orrs	r3, r2
 8009314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	609a      	str	r2, [r3, #8]
}
 800931c:	bf00      	nop
 800931e:	371c      	adds	r7, #28
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009328:	b480      	push	{r7}
 800932a:	b087      	sub	sp, #28
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	f003 031f 	and.w	r3, r3, #31
 800933a:	2201      	movs	r2, #1
 800933c:	fa02 f303 	lsl.w	r3, r2, r3
 8009340:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a1a      	ldr	r2, [r3, #32]
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	43db      	mvns	r3, r3
 800934a:	401a      	ands	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6a1a      	ldr	r2, [r3, #32]
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	f003 031f 	and.w	r3, r3, #31
 800935a:	6879      	ldr	r1, [r7, #4]
 800935c:	fa01 f303 	lsl.w	r3, r1, r3
 8009360:	431a      	orrs	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	621a      	str	r2, [r3, #32]
}
 8009366:	bf00      	nop
 8009368:	371c      	adds	r7, #28
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
	...

08009374 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009374:	b480      	push	{r7}
 8009376:	b085      	sub	sp, #20
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009388:	2302      	movs	r3, #2
 800938a:	e05a      	b.n	8009442 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2202      	movs	r2, #2
 8009398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a21      	ldr	r2, [pc, #132]	; (8009450 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d022      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d8:	d01d      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a1d      	ldr	r2, [pc, #116]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d018      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a1b      	ldr	r2, [pc, #108]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d013      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a1a      	ldr	r2, [pc, #104]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d00e      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a18      	ldr	r2, [pc, #96]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d009      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a17      	ldr	r2, [pc, #92]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d004      	beq.n	8009416 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a15      	ldr	r2, [pc, #84]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d10c      	bne.n	8009430 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800941c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	68ba      	ldr	r2, [r7, #8]
 8009424:	4313      	orrs	r3, r2
 8009426:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	40010000 	.word	0x40010000
 8009454:	40000400 	.word	0x40000400
 8009458:	40000800 	.word	0x40000800
 800945c:	40000c00 	.word	0x40000c00
 8009460:	40010400 	.word	0x40010400
 8009464:	40014000 	.word	0x40014000
 8009468:	40001800 	.word	0x40001800

0800946c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009476:	2300      	movs	r3, #0
 8009478:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009480:	2b01      	cmp	r3, #1
 8009482:	d101      	bne.n	8009488 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009484:	2302      	movs	r3, #2
 8009486:	e03d      	b.n	8009504 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	4313      	orrs	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	691b      	ldr	r3, [r3, #16]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	69db      	ldr	r3, [r3, #28]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3714      	adds	r7, #20
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009518:	bf00      	nop
 800951a:	370c      	adds	r7, #12
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr

08009524 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e03f      	b.n	80095ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009550:	b2db      	uxtb	r3, r3
 8009552:	2b00      	cmp	r3, #0
 8009554:	d106      	bne.n	8009564 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7f8 ffb4 	bl	80024cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2224      	movs	r2, #36	; 0x24
 8009568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	68da      	ldr	r2, [r3, #12]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800957a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 ffc9 	bl	800a514 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	691a      	ldr	r2, [r3, #16]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009590:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	695a      	ldr	r2, [r3, #20]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68da      	ldr	r2, [r3, #12]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2220      	movs	r2, #32
 80095bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2220      	movs	r2, #32
 80095c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3708      	adds	r7, #8
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
	...

080095d4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b08c      	sub	sp, #48	; 0x30
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	4613      	mov	r3, r2
 80095e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	2b20      	cmp	r3, #32
 80095ec:	d165      	bne.n	80096ba <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d002      	beq.n	80095fa <HAL_UART_Transmit_DMA+0x26>
 80095f4:	88fb      	ldrh	r3, [r7, #6]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e05e      	b.n	80096bc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009604:	2b01      	cmp	r3, #1
 8009606:	d101      	bne.n	800960c <HAL_UART_Transmit_DMA+0x38>
 8009608:	2302      	movs	r3, #2
 800960a:	e057      	b.n	80096bc <HAL_UART_Transmit_DMA+0xe8>
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009614:	68ba      	ldr	r2, [r7, #8]
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	88fa      	ldrh	r2, [r7, #6]
 800961e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	88fa      	ldrh	r2, [r7, #6]
 8009624:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2200      	movs	r2, #0
 800962a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2221      	movs	r2, #33	; 0x21
 8009630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009638:	4a22      	ldr	r2, [pc, #136]	; (80096c4 <HAL_UART_Transmit_DMA+0xf0>)
 800963a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009640:	4a21      	ldr	r2, [pc, #132]	; (80096c8 <HAL_UART_Transmit_DMA+0xf4>)
 8009642:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009648:	4a20      	ldr	r2, [pc, #128]	; (80096cc <HAL_UART_Transmit_DMA+0xf8>)
 800964a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009650:	2200      	movs	r2, #0
 8009652:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8009654:	f107 0308 	add.w	r3, r7, #8
 8009658:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800965e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009660:	6819      	ldr	r1, [r3, #0]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	3304      	adds	r3, #4
 8009668:	461a      	mov	r2, r3
 800966a:	88fb      	ldrh	r3, [r7, #6]
 800966c:	f7fa ff78 	bl	8004560 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009678:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3314      	adds	r3, #20
 8009688:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	617b      	str	r3, [r7, #20]
   return(result);
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009698:	62bb      	str	r3, [r7, #40]	; 0x28
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3314      	adds	r3, #20
 80096a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096a2:	627a      	str	r2, [r7, #36]	; 0x24
 80096a4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a6:	6a39      	ldr	r1, [r7, #32]
 80096a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096aa:	e841 2300 	strex	r3, r2, [r1]
 80096ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1e5      	bne.n	8009682 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	e000      	b.n	80096bc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80096ba:	2302      	movs	r3, #2
  }
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3730      	adds	r7, #48	; 0x30
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}
 80096c4:	08009db5 	.word	0x08009db5
 80096c8:	08009e4f 	.word	0x08009e4f
 80096cc:	08009fc7 	.word	0x08009fc7

080096d0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	4613      	mov	r3, r2
 80096dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	2b20      	cmp	r3, #32
 80096e8:	d11d      	bne.n	8009726 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <HAL_UART_Receive_DMA+0x26>
 80096f0:	88fb      	ldrh	r3, [r7, #6]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d101      	bne.n	80096fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e016      	b.n	8009728 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009700:	2b01      	cmp	r3, #1
 8009702:	d101      	bne.n	8009708 <HAL_UART_Receive_DMA+0x38>
 8009704:	2302      	movs	r3, #2
 8009706:	e00f      	b.n	8009728 <HAL_UART_Receive_DMA+0x58>
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2200      	movs	r2, #0
 8009714:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009716:	88fb      	ldrh	r3, [r7, #6]
 8009718:	461a      	mov	r2, r3
 800971a:	68b9      	ldr	r1, [r7, #8]
 800971c:	68f8      	ldr	r0, [r7, #12]
 800971e:	f000 fc9d 	bl	800a05c <UART_Start_Receive_DMA>
 8009722:	4603      	mov	r3, r0
 8009724:	e000      	b.n	8009728 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009726:	2302      	movs	r3, #2
  }
}
 8009728:	4618      	mov	r0, r3
 800972a:	3710      	adds	r7, #16
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b090      	sub	sp, #64	; 0x40
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009738:	2300      	movs	r3, #0
 800973a:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	695b      	ldr	r3, [r3, #20]
 8009742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009746:	2b80      	cmp	r3, #128	; 0x80
 8009748:	bf0c      	ite	eq
 800974a:	2301      	moveq	r3, #1
 800974c:	2300      	movne	r3, #0
 800974e:	b2db      	uxtb	r3, r3
 8009750:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b21      	cmp	r3, #33	; 0x21
 800975c:	d128      	bne.n	80097b0 <HAL_UART_DMAStop+0x80>
 800975e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009760:	2b00      	cmp	r3, #0
 8009762:	d025      	beq.n	80097b0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3314      	adds	r3, #20
 800976a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800976c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800976e:	e853 3f00 	ldrex	r3, [r3]
 8009772:	623b      	str	r3, [r7, #32]
   return(result);
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800977a:	63bb      	str	r3, [r7, #56]	; 0x38
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	3314      	adds	r3, #20
 8009782:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009784:	633a      	str	r2, [r7, #48]	; 0x30
 8009786:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009788:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800978a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800978c:	e841 2300 	strex	r3, r2, [r1]
 8009790:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009794:	2b00      	cmp	r3, #0
 8009796:	d1e5      	bne.n	8009764 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800979c:	2b00      	cmp	r3, #0
 800979e:	d004      	beq.n	80097aa <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7fa ff33 	bl	8004610 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fcf0 	bl	800a190 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	695b      	ldr	r3, [r3, #20]
 80097b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097ba:	2b40      	cmp	r3, #64	; 0x40
 80097bc:	bf0c      	ite	eq
 80097be:	2301      	moveq	r3, #1
 80097c0:	2300      	movne	r3, #0
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	2b22      	cmp	r3, #34	; 0x22
 80097d0:	d128      	bne.n	8009824 <HAL_UART_DMAStop+0xf4>
 80097d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d025      	beq.n	8009824 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	3314      	adds	r3, #20
 80097de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	e853 3f00 	ldrex	r3, [r3]
 80097e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097ee:	637b      	str	r3, [r7, #52]	; 0x34
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	3314      	adds	r3, #20
 80097f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097f8:	61fa      	str	r2, [r7, #28]
 80097fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fc:	69b9      	ldr	r1, [r7, #24]
 80097fe:	69fa      	ldr	r2, [r7, #28]
 8009800:	e841 2300 	strex	r3, r2, [r1]
 8009804:	617b      	str	r3, [r7, #20]
   return(result);
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1e5      	bne.n	80097d8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009810:	2b00      	cmp	r3, #0
 8009812:	d004      	beq.n	800981e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009818:	4618      	mov	r0, r3
 800981a:	f7fa fef9 	bl	8004610 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 fcde 	bl	800a1e0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3740      	adds	r7, #64	; 0x40
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
	...

08009830 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b0ba      	sub	sp, #232	; 0xe8
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	695b      	ldr	r3, [r3, #20]
 8009852:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009856:	2300      	movs	r3, #0
 8009858:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800985c:	2300      	movs	r3, #0
 800985e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009866:	f003 030f 	and.w	r3, r3, #15
 800986a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800986e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009872:	2b00      	cmp	r3, #0
 8009874:	d10f      	bne.n	8009896 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800987a:	f003 0320 	and.w	r3, r3, #32
 800987e:	2b00      	cmp	r3, #0
 8009880:	d009      	beq.n	8009896 <HAL_UART_IRQHandler+0x66>
 8009882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009886:	f003 0320 	and.w	r3, r3, #32
 800988a:	2b00      	cmp	r3, #0
 800988c:	d003      	beq.n	8009896 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fd85 	bl	800a39e <UART_Receive_IT>
      return;
 8009894:	e256      	b.n	8009d44 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009896:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800989a:	2b00      	cmp	r3, #0
 800989c:	f000 80de 	beq.w	8009a5c <HAL_UART_IRQHandler+0x22c>
 80098a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098a4:	f003 0301 	and.w	r3, r3, #1
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d106      	bne.n	80098ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80098ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	f000 80d1 	beq.w	8009a5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80098ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00b      	beq.n	80098de <HAL_UART_IRQHandler+0xae>
 80098c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d005      	beq.n	80098de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098d6:	f043 0201 	orr.w	r2, r3, #1
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098e2:	f003 0304 	and.w	r3, r3, #4
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00b      	beq.n	8009902 <HAL_UART_IRQHandler+0xd2>
 80098ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098ee:	f003 0301 	and.w	r3, r3, #1
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d005      	beq.n	8009902 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098fa:	f043 0202 	orr.w	r2, r3, #2
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009906:	f003 0302 	and.w	r3, r3, #2
 800990a:	2b00      	cmp	r3, #0
 800990c:	d00b      	beq.n	8009926 <HAL_UART_IRQHandler+0xf6>
 800990e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009912:	f003 0301 	and.w	r3, r3, #1
 8009916:	2b00      	cmp	r3, #0
 8009918:	d005      	beq.n	8009926 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800991e:	f043 0204 	orr.w	r2, r3, #4
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800992a:	f003 0308 	and.w	r3, r3, #8
 800992e:	2b00      	cmp	r3, #0
 8009930:	d011      	beq.n	8009956 <HAL_UART_IRQHandler+0x126>
 8009932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009936:	f003 0320 	and.w	r3, r3, #32
 800993a:	2b00      	cmp	r3, #0
 800993c:	d105      	bne.n	800994a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800993e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	d005      	beq.n	8009956 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800994e:	f043 0208 	orr.w	r2, r3, #8
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	f000 81ed 	beq.w	8009d3a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009964:	f003 0320 	and.w	r3, r3, #32
 8009968:	2b00      	cmp	r3, #0
 800996a:	d008      	beq.n	800997e <HAL_UART_IRQHandler+0x14e>
 800996c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009970:	f003 0320 	and.w	r3, r3, #32
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fd10 	bl	800a39e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	695b      	ldr	r3, [r3, #20]
 8009984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009988:	2b40      	cmp	r3, #64	; 0x40
 800998a:	bf0c      	ite	eq
 800998c:	2301      	moveq	r3, #1
 800998e:	2300      	movne	r3, #0
 8009990:	b2db      	uxtb	r3, r3
 8009992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800999a:	f003 0308 	and.w	r3, r3, #8
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d103      	bne.n	80099aa <HAL_UART_IRQHandler+0x17a>
 80099a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d04f      	beq.n	8009a4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fc18 	bl	800a1e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ba:	2b40      	cmp	r3, #64	; 0x40
 80099bc:	d141      	bne.n	8009a42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3314      	adds	r3, #20
 80099c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099cc:	e853 3f00 	ldrex	r3, [r3]
 80099d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80099d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	3314      	adds	r3, #20
 80099e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80099ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80099ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80099f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80099fa:	e841 2300 	strex	r3, r2, [r1]
 80099fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009a02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d1d9      	bne.n	80099be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d013      	beq.n	8009a3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a16:	4a7d      	ldr	r2, [pc, #500]	; (8009c0c <HAL_UART_IRQHandler+0x3dc>)
 8009a18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7fa fe66 	bl	80046f0 <HAL_DMA_Abort_IT>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d016      	beq.n	8009a58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009a34:	4610      	mov	r0, r2
 8009a36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a38:	e00e      	b.n	8009a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f9a4 	bl	8009d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a40:	e00a      	b.n	8009a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f9a0 	bl	8009d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a48:	e006      	b.n	8009a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f99c 	bl	8009d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009a56:	e170      	b.n	8009d3a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a58:	bf00      	nop
    return;
 8009a5a:	e16e      	b.n	8009d3a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	f040 814a 	bne.w	8009cfa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a6a:	f003 0310 	and.w	r3, r3, #16
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 8143 	beq.w	8009cfa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a78:	f003 0310 	and.w	r3, r3, #16
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 813c 	beq.w	8009cfa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a82:	2300      	movs	r3, #0
 8009a84:	60bb      	str	r3, [r7, #8]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60bb      	str	r3, [r7, #8]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	60bb      	str	r3, [r7, #8]
 8009a96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	695b      	ldr	r3, [r3, #20]
 8009a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aa2:	2b40      	cmp	r3, #64	; 0x40
 8009aa4:	f040 80b4 	bne.w	8009c10 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ab4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f000 8140 	beq.w	8009d3e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ac2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	f080 8139 	bcs.w	8009d3e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad8:	69db      	ldr	r3, [r3, #28]
 8009ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ade:	f000 8088 	beq.w	8009bf2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	330c      	adds	r3, #12
 8009ae8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009af0:	e853 3f00 	ldrex	r3, [r3]
 8009af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	330c      	adds	r3, #12
 8009b0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009b0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009b1e:	e841 2300 	strex	r3, r2, [r1]
 8009b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009b26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1d9      	bne.n	8009ae2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	3314      	adds	r3, #20
 8009b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b38:	e853 3f00 	ldrex	r3, [r3]
 8009b3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b40:	f023 0301 	bic.w	r3, r3, #1
 8009b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	3314      	adds	r3, #20
 8009b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b5e:	e841 2300 	strex	r3, r2, [r1]
 8009b62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d1e1      	bne.n	8009b2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	3314      	adds	r3, #20
 8009b70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b74:	e853 3f00 	ldrex	r3, [r3]
 8009b78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	3314      	adds	r3, #20
 8009b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009b90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009b94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009b96:	e841 2300 	strex	r3, r2, [r1]
 8009b9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1e3      	bne.n	8009b6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2220      	movs	r2, #32
 8009ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2200      	movs	r2, #0
 8009bae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	330c      	adds	r3, #12
 8009bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bba:	e853 3f00 	ldrex	r3, [r3]
 8009bbe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009bc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bc2:	f023 0310 	bic.w	r3, r3, #16
 8009bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	330c      	adds	r3, #12
 8009bd0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009bd4:	65ba      	str	r2, [r7, #88]	; 0x58
 8009bd6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e3      	bne.n	8009bb0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7fa fd0f 	bl	8004610 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	1ad3      	subs	r3, r2, r3
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	4619      	mov	r1, r3
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f8ca 	bl	8009d9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009c08:	e099      	b.n	8009d3e <HAL_UART_IRQHandler+0x50e>
 8009c0a:	bf00      	nop
 8009c0c:	0800a2a7 	.word	0x0800a2a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	1ad3      	subs	r3, r2, r3
 8009c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	f000 808b 	beq.w	8009d42 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009c2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	f000 8086 	beq.w	8009d42 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	330c      	adds	r3, #12
 8009c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	330c      	adds	r3, #12
 8009c56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009c5a:	647a      	str	r2, [r7, #68]	; 0x44
 8009c5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e3      	bne.n	8009c36 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3314      	adds	r3, #20
 8009c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8009c7e:	6a3b      	ldr	r3, [r7, #32]
 8009c80:	f023 0301 	bic.w	r3, r3, #1
 8009c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	3314      	adds	r3, #20
 8009c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009c92:	633a      	str	r2, [r7, #48]	; 0x30
 8009c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c9a:	e841 2300 	strex	r3, r2, [r1]
 8009c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1e3      	bne.n	8009c6e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2220      	movs	r2, #32
 8009caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	330c      	adds	r3, #12
 8009cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	e853 3f00 	ldrex	r3, [r3]
 8009cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f023 0310 	bic.w	r3, r3, #16
 8009cca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	330c      	adds	r3, #12
 8009cd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009cd8:	61fa      	str	r2, [r7, #28]
 8009cda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cdc:	69b9      	ldr	r1, [r7, #24]
 8009cde:	69fa      	ldr	r2, [r7, #28]
 8009ce0:	e841 2300 	strex	r3, r2, [r1]
 8009ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d1e3      	bne.n	8009cb4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009cec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f852 	bl	8009d9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009cf8:	e023      	b.n	8009d42 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d009      	beq.n	8009d1a <HAL_UART_IRQHandler+0x4ea>
 8009d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d003      	beq.n	8009d1a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f000 fadb 	bl	800a2ce <UART_Transmit_IT>
    return;
 8009d18:	e014      	b.n	8009d44 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00e      	beq.n	8009d44 <HAL_UART_IRQHandler+0x514>
 8009d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d008      	beq.n	8009d44 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fb1b 	bl	800a36e <UART_EndTransmit_IT>
    return;
 8009d38:	e004      	b.n	8009d44 <HAL_UART_IRQHandler+0x514>
    return;
 8009d3a:	bf00      	nop
 8009d3c:	e002      	b.n	8009d44 <HAL_UART_IRQHandler+0x514>
      return;
 8009d3e:	bf00      	nop
 8009d40:	e000      	b.n	8009d44 <HAL_UART_IRQHandler+0x514>
      return;
 8009d42:	bf00      	nop
  }
}
 8009d44:	37e8      	adds	r7, #232	; 0xe8
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop

08009d4c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009d54:	bf00      	nop
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009d7c:	bf00      	nop
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr

08009d88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	460b      	mov	r3, r1
 8009da6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009da8:	bf00      	nop
 8009daa:	370c      	adds	r7, #12
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b090      	sub	sp, #64	; 0x40
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d137      	bne.n	8009e40 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009dd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	3314      	adds	r3, #20
 8009ddc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	623b      	str	r3, [r7, #32]
   return(result);
 8009de6:	6a3b      	ldr	r3, [r7, #32]
 8009de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dec:	63bb      	str	r3, [r7, #56]	; 0x38
 8009dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3314      	adds	r3, #20
 8009df4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009df6:	633a      	str	r2, [r7, #48]	; 0x30
 8009df8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009dfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dfe:	e841 2300 	strex	r3, r2, [r1]
 8009e02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1e5      	bne.n	8009dd6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	330c      	adds	r3, #12
 8009e10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	e853 3f00 	ldrex	r3, [r3]
 8009e18:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e20:	637b      	str	r3, [r7, #52]	; 0x34
 8009e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	330c      	adds	r3, #12
 8009e28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e2a:	61fa      	str	r2, [r7, #28]
 8009e2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2e:	69b9      	ldr	r1, [r7, #24]
 8009e30:	69fa      	ldr	r2, [r7, #28]
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	617b      	str	r3, [r7, #20]
   return(result);
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1e5      	bne.n	8009e0a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e3e:	e002      	b.n	8009e46 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009e40:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009e42:	f7f8 fe7b 	bl	8002b3c <HAL_UART_TxCpltCallback>
}
 8009e46:	bf00      	nop
 8009e48:	3740      	adds	r7, #64	; 0x40
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b084      	sub	sp, #16
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e5a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009e5c:	68f8      	ldr	r0, [r7, #12]
 8009e5e:	f7ff ff75 	bl	8009d4c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e62:	bf00      	nop
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b09c      	sub	sp, #112	; 0x70
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e76:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d172      	bne.n	8009f6c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e88:	2200      	movs	r2, #0
 8009e8a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	330c      	adds	r3, #12
 8009e92:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e96:	e853 3f00 	ldrex	r3, [r3]
 8009e9a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ea2:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	330c      	adds	r3, #12
 8009eaa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009eac:	65ba      	str	r2, [r7, #88]	; 0x58
 8009eae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009eb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009eb4:	e841 2300 	strex	r3, r2, [r1]
 8009eb8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009eba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d1e5      	bne.n	8009e8c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3314      	adds	r3, #20
 8009ec6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eca:	e853 3f00 	ldrex	r3, [r3]
 8009ece:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed2:	f023 0301 	bic.w	r3, r3, #1
 8009ed6:	667b      	str	r3, [r7, #100]	; 0x64
 8009ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	3314      	adds	r3, #20
 8009ede:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009ee0:	647a      	str	r2, [r7, #68]	; 0x44
 8009ee2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ee6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ee8:	e841 2300 	strex	r3, r2, [r1]
 8009eec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009eee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1e5      	bne.n	8009ec0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3314      	adds	r3, #20
 8009efa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efe:	e853 3f00 	ldrex	r3, [r3]
 8009f02:	623b      	str	r3, [r7, #32]
   return(result);
 8009f04:	6a3b      	ldr	r3, [r7, #32]
 8009f06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f0a:	663b      	str	r3, [r7, #96]	; 0x60
 8009f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	3314      	adds	r3, #20
 8009f12:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009f14:	633a      	str	r2, [r7, #48]	; 0x30
 8009f16:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f1c:	e841 2300 	strex	r3, r2, [r1]
 8009f20:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1e5      	bne.n	8009ef4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009f28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f2a:	2220      	movs	r2, #32
 8009f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d119      	bne.n	8009f6c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	330c      	adds	r3, #12
 8009f3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	e853 3f00 	ldrex	r3, [r3]
 8009f46:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f023 0310 	bic.w	r3, r3, #16
 8009f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	330c      	adds	r3, #12
 8009f56:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009f58:	61fa      	str	r2, [r7, #28]
 8009f5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5c:	69b9      	ldr	r1, [r7, #24]
 8009f5e:	69fa      	ldr	r2, [r7, #28]
 8009f60:	e841 2300 	strex	r3, r2, [r1]
 8009f64:	617b      	str	r3, [r7, #20]
   return(result);
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1e5      	bne.n	8009f38 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d106      	bne.n	8009f82 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009f78:	4619      	mov	r1, r3
 8009f7a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009f7c:	f7ff ff0e 	bl	8009d9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f80:	e002      	b.n	8009f88 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009f82:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009f84:	f7ff feec 	bl	8009d60 <HAL_UART_RxCpltCallback>
}
 8009f88:	bf00      	nop
 8009f8a:	3770      	adds	r7, #112	; 0x70
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f9c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d108      	bne.n	8009fb8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009faa:	085b      	lsrs	r3, r3, #1
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	4619      	mov	r1, r3
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f7ff fef3 	bl	8009d9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009fb6:	e002      	b.n	8009fbe <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f7ff fedb 	bl	8009d74 <HAL_UART_RxHalfCpltCallback>
}
 8009fbe:	bf00      	nop
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fd6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	695b      	ldr	r3, [r3, #20]
 8009fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fe2:	2b80      	cmp	r3, #128	; 0x80
 8009fe4:	bf0c      	ite	eq
 8009fe6:	2301      	moveq	r3, #1
 8009fe8:	2300      	movne	r3, #0
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b21      	cmp	r3, #33	; 0x21
 8009ff8:	d108      	bne.n	800a00c <UART_DMAError+0x46>
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d005      	beq.n	800a00c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	2200      	movs	r2, #0
 800a004:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a006:	68b8      	ldr	r0, [r7, #8]
 800a008:	f000 f8c2 	bl	800a190 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	695b      	ldr	r3, [r3, #20]
 800a012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a016:	2b40      	cmp	r3, #64	; 0x40
 800a018:	bf0c      	ite	eq
 800a01a:	2301      	moveq	r3, #1
 800a01c:	2300      	movne	r3, #0
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	2b22      	cmp	r3, #34	; 0x22
 800a02c:	d108      	bne.n	800a040 <UART_DMAError+0x7a>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d005      	beq.n	800a040 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	2200      	movs	r2, #0
 800a038:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a03a:	68b8      	ldr	r0, [r7, #8]
 800a03c:	f000 f8d0 	bl	800a1e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a044:	f043 0210 	orr.w	r2, r3, #16
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a04c:	68b8      	ldr	r0, [r7, #8]
 800a04e:	f7ff fe9b 	bl	8009d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a052:	bf00      	nop
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
	...

0800a05c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b098      	sub	sp, #96	; 0x60
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	4613      	mov	r3, r2
 800a068:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	88fa      	ldrh	r2, [r7, #6]
 800a074:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2200      	movs	r2, #0
 800a07a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2222      	movs	r2, #34	; 0x22
 800a080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a088:	4a3e      	ldr	r2, [pc, #248]	; (800a184 <UART_Start_Receive_DMA+0x128>)
 800a08a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a090:	4a3d      	ldr	r2, [pc, #244]	; (800a188 <UART_Start_Receive_DMA+0x12c>)
 800a092:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a098:	4a3c      	ldr	r2, [pc, #240]	; (800a18c <UART_Start_Receive_DMA+0x130>)
 800a09a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a0a4:	f107 0308 	add.w	r3, r7, #8
 800a0a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0b8:	681a      	ldr	r2, [r3, #0]
 800a0ba:	88fb      	ldrh	r3, [r7, #6]
 800a0bc:	f7fa fa50 	bl	8004560 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	613b      	str	r3, [r7, #16]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	613b      	str	r3, [r7, #16]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	613b      	str	r3, [r7, #16]
 800a0d4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	330c      	adds	r3, #12
 800a0e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a0ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0f4:	65bb      	str	r3, [r7, #88]	; 0x58
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	330c      	adds	r3, #12
 800a0fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a0fe:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a100:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a104:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a10c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e5      	bne.n	800a0de <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	3314      	adds	r3, #20
 800a118:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a11c:	e853 3f00 	ldrex	r3, [r3]
 800a120:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a124:	f043 0301 	orr.w	r3, r3, #1
 800a128:	657b      	str	r3, [r7, #84]	; 0x54
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3314      	adds	r3, #20
 800a130:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a132:	63ba      	str	r2, [r7, #56]	; 0x38
 800a134:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a136:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a138:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a13a:	e841 2300 	strex	r3, r2, [r1]
 800a13e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1e5      	bne.n	800a112 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	3314      	adds	r3, #20
 800a14c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14e:	69bb      	ldr	r3, [r7, #24]
 800a150:	e853 3f00 	ldrex	r3, [r3]
 800a154:	617b      	str	r3, [r7, #20]
   return(result);
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a15c:	653b      	str	r3, [r7, #80]	; 0x50
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	3314      	adds	r3, #20
 800a164:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a166:	627a      	str	r2, [r7, #36]	; 0x24
 800a168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a16a:	6a39      	ldr	r1, [r7, #32]
 800a16c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a16e:	e841 2300 	strex	r3, r2, [r1]
 800a172:	61fb      	str	r3, [r7, #28]
   return(result);
 800a174:	69fb      	ldr	r3, [r7, #28]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1e5      	bne.n	800a146 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800a17a:	2300      	movs	r3, #0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3760      	adds	r7, #96	; 0x60
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	08009e6b 	.word	0x08009e6b
 800a188:	08009f91 	.word	0x08009f91
 800a18c:	08009fc7 	.word	0x08009fc7

0800a190 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a190:	b480      	push	{r7}
 800a192:	b089      	sub	sp, #36	; 0x24
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	330c      	adds	r3, #12
 800a19e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	e853 3f00 	ldrex	r3, [r3]
 800a1a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a1ae:	61fb      	str	r3, [r7, #28]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	330c      	adds	r3, #12
 800a1b6:	69fa      	ldr	r2, [r7, #28]
 800a1b8:	61ba      	str	r2, [r7, #24]
 800a1ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1bc:	6979      	ldr	r1, [r7, #20]
 800a1be:	69ba      	ldr	r2, [r7, #24]
 800a1c0:	e841 2300 	strex	r3, r2, [r1]
 800a1c4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1e5      	bne.n	800a198 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2220      	movs	r2, #32
 800a1d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a1d4:	bf00      	nop
 800a1d6:	3724      	adds	r7, #36	; 0x24
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr

0800a1e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b095      	sub	sp, #84	; 0x54
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	330c      	adds	r3, #12
 800a1ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1f2:	e853 3f00 	ldrex	r3, [r3]
 800a1f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a1fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	330c      	adds	r3, #12
 800a206:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a208:	643a      	str	r2, [r7, #64]	; 0x40
 800a20a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a20c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a20e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a210:	e841 2300 	strex	r3, r2, [r1]
 800a214:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1e5      	bne.n	800a1e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	3314      	adds	r3, #20
 800a222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	e853 3f00 	ldrex	r3, [r3]
 800a22a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	f023 0301 	bic.w	r3, r3, #1
 800a232:	64bb      	str	r3, [r7, #72]	; 0x48
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	3314      	adds	r3, #20
 800a23a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a23c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a23e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a240:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a242:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a244:	e841 2300 	strex	r3, r2, [r1]
 800a248:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1e5      	bne.n	800a21c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a254:	2b01      	cmp	r3, #1
 800a256:	d119      	bne.n	800a28c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	330c      	adds	r3, #12
 800a25e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	e853 3f00 	ldrex	r3, [r3]
 800a266:	60bb      	str	r3, [r7, #8]
   return(result);
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	f023 0310 	bic.w	r3, r3, #16
 800a26e:	647b      	str	r3, [r7, #68]	; 0x44
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	330c      	adds	r3, #12
 800a276:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a278:	61ba      	str	r2, [r7, #24]
 800a27a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27c:	6979      	ldr	r1, [r7, #20]
 800a27e:	69ba      	ldr	r2, [r7, #24]
 800a280:	e841 2300 	strex	r3, r2, [r1]
 800a284:	613b      	str	r3, [r7, #16]
   return(result);
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1e5      	bne.n	800a258 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2220      	movs	r2, #32
 800a290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a29a:	bf00      	nop
 800a29c:	3754      	adds	r7, #84	; 0x54
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b084      	sub	sp, #16
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f7ff fd61 	bl	8009d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2c6:	bf00      	nop
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a2ce:	b480      	push	{r7}
 800a2d0:	b085      	sub	sp, #20
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b21      	cmp	r3, #33	; 0x21
 800a2e0:	d13e      	bne.n	800a360 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2ea:	d114      	bne.n	800a316 <UART_Transmit_IT+0x48>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	691b      	ldr	r3, [r3, #16]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d110      	bne.n	800a316 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6a1b      	ldr	r3, [r3, #32]
 800a2f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	881b      	ldrh	r3, [r3, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a308:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6a1b      	ldr	r3, [r3, #32]
 800a30e:	1c9a      	adds	r2, r3, #2
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	621a      	str	r2, [r3, #32]
 800a314:	e008      	b.n	800a328 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6a1b      	ldr	r3, [r3, #32]
 800a31a:	1c59      	adds	r1, r3, #1
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	6211      	str	r1, [r2, #32]
 800a320:	781a      	ldrb	r2, [r3, #0]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	3b01      	subs	r3, #1
 800a330:	b29b      	uxth	r3, r3
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	4619      	mov	r1, r3
 800a336:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d10f      	bne.n	800a35c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	68da      	ldr	r2, [r3, #12]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a34a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	68da      	ldr	r2, [r3, #12]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a35a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a35c:	2300      	movs	r3, #0
 800a35e:	e000      	b.n	800a362 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a360:	2302      	movs	r3, #2
  }
}
 800a362:	4618      	mov	r0, r3
 800a364:	3714      	adds	r7, #20
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr

0800a36e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b082      	sub	sp, #8
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68da      	ldr	r2, [r3, #12]
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a384:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2220      	movs	r2, #32
 800a38a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f7f8 fbd4 	bl	8002b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b08c      	sub	sp, #48	; 0x30
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b22      	cmp	r3, #34	; 0x22
 800a3b0:	f040 80ab 	bne.w	800a50a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3bc:	d117      	bne.n	800a3ee <UART_Receive_IT+0x50>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	691b      	ldr	r3, [r3, #16]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d113      	bne.n	800a3ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3e6:	1c9a      	adds	r2, r3, #2
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	629a      	str	r2, [r3, #40]	; 0x28
 800a3ec:	e026      	b.n	800a43c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a400:	d007      	beq.n	800a412 <UART_Receive_IT+0x74>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d10a      	bne.n	800a420 <UART_Receive_IT+0x82>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d106      	bne.n	800a420 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	685b      	ldr	r3, [r3, #4]
 800a418:	b2da      	uxtb	r2, r3
 800a41a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a41c:	701a      	strb	r2, [r3, #0]
 800a41e:	e008      	b.n	800a432 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	b2db      	uxtb	r3, r3
 800a428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a42c:	b2da      	uxtb	r2, r3
 800a42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a430:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a436:	1c5a      	adds	r2, r3, #1
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a440:	b29b      	uxth	r3, r3
 800a442:	3b01      	subs	r3, #1
 800a444:	b29b      	uxth	r3, r3
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	4619      	mov	r1, r3
 800a44a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d15a      	bne.n	800a506 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	68da      	ldr	r2, [r3, #12]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f022 0220 	bic.w	r2, r2, #32
 800a45e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	68da      	ldr	r2, [r3, #12]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a46e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	695a      	ldr	r2, [r3, #20]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f022 0201 	bic.w	r2, r2, #1
 800a47e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2220      	movs	r2, #32
 800a484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d135      	bne.n	800a4fc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	330c      	adds	r3, #12
 800a49c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	e853 3f00 	ldrex	r3, [r3]
 800a4a4:	613b      	str	r3, [r7, #16]
   return(result);
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	f023 0310 	bic.w	r3, r3, #16
 800a4ac:	627b      	str	r3, [r7, #36]	; 0x24
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	330c      	adds	r3, #12
 800a4b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4b6:	623a      	str	r2, [r7, #32]
 800a4b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ba:	69f9      	ldr	r1, [r7, #28]
 800a4bc:	6a3a      	ldr	r2, [r7, #32]
 800a4be:	e841 2300 	strex	r3, r2, [r1]
 800a4c2:	61bb      	str	r3, [r7, #24]
   return(result);
 800a4c4:	69bb      	ldr	r3, [r7, #24]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d1e5      	bne.n	800a496 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f003 0310 	and.w	r3, r3, #16
 800a4d4:	2b10      	cmp	r3, #16
 800a4d6:	d10a      	bne.n	800a4ee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a4d8:	2300      	movs	r3, #0
 800a4da:	60fb      	str	r3, [r7, #12]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	60fb      	str	r3, [r7, #12]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	60fb      	str	r3, [r7, #12]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f7ff fc51 	bl	8009d9c <HAL_UARTEx_RxEventCallback>
 800a4fa:	e002      	b.n	800a502 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f7ff fc2f 	bl	8009d60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a502:	2300      	movs	r3, #0
 800a504:	e002      	b.n	800a50c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a506:	2300      	movs	r3, #0
 800a508:	e000      	b.n	800a50c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a50a:	2302      	movs	r3, #2
  }
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3730      	adds	r7, #48	; 0x30
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a518:	b09f      	sub	sp, #124	; 0x7c
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a51e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	691b      	ldr	r3, [r3, #16]
 800a524:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a52a:	68d9      	ldr	r1, [r3, #12]
 800a52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	ea40 0301 	orr.w	r3, r0, r1
 800a534:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a538:	689a      	ldr	r2, [r3, #8]
 800a53a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	431a      	orrs	r2, r3
 800a540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a542:	695b      	ldr	r3, [r3, #20]
 800a544:	431a      	orrs	r2, r3
 800a546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a548:	69db      	ldr	r3, [r3, #28]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a54e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a558:	f021 010c 	bic.w	r1, r1, #12
 800a55c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a562:	430b      	orrs	r3, r1
 800a564:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	695b      	ldr	r3, [r3, #20]
 800a56c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a570:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a572:	6999      	ldr	r1, [r3, #24]
 800a574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	ea40 0301 	orr.w	r3, r0, r1
 800a57c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a57e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	4bc5      	ldr	r3, [pc, #788]	; (800a898 <UART_SetConfig+0x384>)
 800a584:	429a      	cmp	r2, r3
 800a586:	d004      	beq.n	800a592 <UART_SetConfig+0x7e>
 800a588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	4bc3      	ldr	r3, [pc, #780]	; (800a89c <UART_SetConfig+0x388>)
 800a58e:	429a      	cmp	r2, r3
 800a590:	d103      	bne.n	800a59a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a592:	f7fd fbbf 	bl	8007d14 <HAL_RCC_GetPCLK2Freq>
 800a596:	6778      	str	r0, [r7, #116]	; 0x74
 800a598:	e002      	b.n	800a5a0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a59a:	f7fd fba7 	bl	8007cec <HAL_RCC_GetPCLK1Freq>
 800a59e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5a2:	69db      	ldr	r3, [r3, #28]
 800a5a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5a8:	f040 80b6 	bne.w	800a718 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a5ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5ae:	461c      	mov	r4, r3
 800a5b0:	f04f 0500 	mov.w	r5, #0
 800a5b4:	4622      	mov	r2, r4
 800a5b6:	462b      	mov	r3, r5
 800a5b8:	1891      	adds	r1, r2, r2
 800a5ba:	6439      	str	r1, [r7, #64]	; 0x40
 800a5bc:	415b      	adcs	r3, r3
 800a5be:	647b      	str	r3, [r7, #68]	; 0x44
 800a5c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a5c4:	1912      	adds	r2, r2, r4
 800a5c6:	eb45 0303 	adc.w	r3, r5, r3
 800a5ca:	f04f 0000 	mov.w	r0, #0
 800a5ce:	f04f 0100 	mov.w	r1, #0
 800a5d2:	00d9      	lsls	r1, r3, #3
 800a5d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a5d8:	00d0      	lsls	r0, r2, #3
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	1911      	adds	r1, r2, r4
 800a5e0:	6639      	str	r1, [r7, #96]	; 0x60
 800a5e2:	416b      	adcs	r3, r5
 800a5e4:	667b      	str	r3, [r7, #100]	; 0x64
 800a5e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	1891      	adds	r1, r2, r2
 800a5f2:	63b9      	str	r1, [r7, #56]	; 0x38
 800a5f4:	415b      	adcs	r3, r3
 800a5f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a5fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a600:	f7f6 faf2 	bl	8000be8 <__aeabi_uldivmod>
 800a604:	4602      	mov	r2, r0
 800a606:	460b      	mov	r3, r1
 800a608:	4ba5      	ldr	r3, [pc, #660]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a60a:	fba3 2302 	umull	r2, r3, r3, r2
 800a60e:	095b      	lsrs	r3, r3, #5
 800a610:	011e      	lsls	r6, r3, #4
 800a612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a614:	461c      	mov	r4, r3
 800a616:	f04f 0500 	mov.w	r5, #0
 800a61a:	4622      	mov	r2, r4
 800a61c:	462b      	mov	r3, r5
 800a61e:	1891      	adds	r1, r2, r2
 800a620:	6339      	str	r1, [r7, #48]	; 0x30
 800a622:	415b      	adcs	r3, r3
 800a624:	637b      	str	r3, [r7, #52]	; 0x34
 800a626:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a62a:	1912      	adds	r2, r2, r4
 800a62c:	eb45 0303 	adc.w	r3, r5, r3
 800a630:	f04f 0000 	mov.w	r0, #0
 800a634:	f04f 0100 	mov.w	r1, #0
 800a638:	00d9      	lsls	r1, r3, #3
 800a63a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a63e:	00d0      	lsls	r0, r2, #3
 800a640:	4602      	mov	r2, r0
 800a642:	460b      	mov	r3, r1
 800a644:	1911      	adds	r1, r2, r4
 800a646:	65b9      	str	r1, [r7, #88]	; 0x58
 800a648:	416b      	adcs	r3, r5
 800a64a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a64c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	461a      	mov	r2, r3
 800a652:	f04f 0300 	mov.w	r3, #0
 800a656:	1891      	adds	r1, r2, r2
 800a658:	62b9      	str	r1, [r7, #40]	; 0x28
 800a65a:	415b      	adcs	r3, r3
 800a65c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a65e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a662:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a666:	f7f6 fabf 	bl	8000be8 <__aeabi_uldivmod>
 800a66a:	4602      	mov	r2, r0
 800a66c:	460b      	mov	r3, r1
 800a66e:	4b8c      	ldr	r3, [pc, #560]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a670:	fba3 1302 	umull	r1, r3, r3, r2
 800a674:	095b      	lsrs	r3, r3, #5
 800a676:	2164      	movs	r1, #100	; 0x64
 800a678:	fb01 f303 	mul.w	r3, r1, r3
 800a67c:	1ad3      	subs	r3, r2, r3
 800a67e:	00db      	lsls	r3, r3, #3
 800a680:	3332      	adds	r3, #50	; 0x32
 800a682:	4a87      	ldr	r2, [pc, #540]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a684:	fba2 2303 	umull	r2, r3, r2, r3
 800a688:	095b      	lsrs	r3, r3, #5
 800a68a:	005b      	lsls	r3, r3, #1
 800a68c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a690:	441e      	add	r6, r3
 800a692:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a694:	4618      	mov	r0, r3
 800a696:	f04f 0100 	mov.w	r1, #0
 800a69a:	4602      	mov	r2, r0
 800a69c:	460b      	mov	r3, r1
 800a69e:	1894      	adds	r4, r2, r2
 800a6a0:	623c      	str	r4, [r7, #32]
 800a6a2:	415b      	adcs	r3, r3
 800a6a4:	627b      	str	r3, [r7, #36]	; 0x24
 800a6a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6aa:	1812      	adds	r2, r2, r0
 800a6ac:	eb41 0303 	adc.w	r3, r1, r3
 800a6b0:	f04f 0400 	mov.w	r4, #0
 800a6b4:	f04f 0500 	mov.w	r5, #0
 800a6b8:	00dd      	lsls	r5, r3, #3
 800a6ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a6be:	00d4      	lsls	r4, r2, #3
 800a6c0:	4622      	mov	r2, r4
 800a6c2:	462b      	mov	r3, r5
 800a6c4:	1814      	adds	r4, r2, r0
 800a6c6:	653c      	str	r4, [r7, #80]	; 0x50
 800a6c8:	414b      	adcs	r3, r1
 800a6ca:	657b      	str	r3, [r7, #84]	; 0x54
 800a6cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	f04f 0300 	mov.w	r3, #0
 800a6d6:	1891      	adds	r1, r2, r2
 800a6d8:	61b9      	str	r1, [r7, #24]
 800a6da:	415b      	adcs	r3, r3
 800a6dc:	61fb      	str	r3, [r7, #28]
 800a6de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a6e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a6e6:	f7f6 fa7f 	bl	8000be8 <__aeabi_uldivmod>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	4b6c      	ldr	r3, [pc, #432]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a6f0:	fba3 1302 	umull	r1, r3, r3, r2
 800a6f4:	095b      	lsrs	r3, r3, #5
 800a6f6:	2164      	movs	r1, #100	; 0x64
 800a6f8:	fb01 f303 	mul.w	r3, r1, r3
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	3332      	adds	r3, #50	; 0x32
 800a702:	4a67      	ldr	r2, [pc, #412]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a704:	fba2 2303 	umull	r2, r3, r2, r3
 800a708:	095b      	lsrs	r3, r3, #5
 800a70a:	f003 0207 	and.w	r2, r3, #7
 800a70e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4432      	add	r2, r6
 800a714:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a716:	e0b9      	b.n	800a88c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a718:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a71a:	461c      	mov	r4, r3
 800a71c:	f04f 0500 	mov.w	r5, #0
 800a720:	4622      	mov	r2, r4
 800a722:	462b      	mov	r3, r5
 800a724:	1891      	adds	r1, r2, r2
 800a726:	6139      	str	r1, [r7, #16]
 800a728:	415b      	adcs	r3, r3
 800a72a:	617b      	str	r3, [r7, #20]
 800a72c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a730:	1912      	adds	r2, r2, r4
 800a732:	eb45 0303 	adc.w	r3, r5, r3
 800a736:	f04f 0000 	mov.w	r0, #0
 800a73a:	f04f 0100 	mov.w	r1, #0
 800a73e:	00d9      	lsls	r1, r3, #3
 800a740:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a744:	00d0      	lsls	r0, r2, #3
 800a746:	4602      	mov	r2, r0
 800a748:	460b      	mov	r3, r1
 800a74a:	eb12 0804 	adds.w	r8, r2, r4
 800a74e:	eb43 0905 	adc.w	r9, r3, r5
 800a752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	4618      	mov	r0, r3
 800a758:	f04f 0100 	mov.w	r1, #0
 800a75c:	f04f 0200 	mov.w	r2, #0
 800a760:	f04f 0300 	mov.w	r3, #0
 800a764:	008b      	lsls	r3, r1, #2
 800a766:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a76a:	0082      	lsls	r2, r0, #2
 800a76c:	4640      	mov	r0, r8
 800a76e:	4649      	mov	r1, r9
 800a770:	f7f6 fa3a 	bl	8000be8 <__aeabi_uldivmod>
 800a774:	4602      	mov	r2, r0
 800a776:	460b      	mov	r3, r1
 800a778:	4b49      	ldr	r3, [pc, #292]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a77a:	fba3 2302 	umull	r2, r3, r3, r2
 800a77e:	095b      	lsrs	r3, r3, #5
 800a780:	011e      	lsls	r6, r3, #4
 800a782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a784:	4618      	mov	r0, r3
 800a786:	f04f 0100 	mov.w	r1, #0
 800a78a:	4602      	mov	r2, r0
 800a78c:	460b      	mov	r3, r1
 800a78e:	1894      	adds	r4, r2, r2
 800a790:	60bc      	str	r4, [r7, #8]
 800a792:	415b      	adcs	r3, r3
 800a794:	60fb      	str	r3, [r7, #12]
 800a796:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a79a:	1812      	adds	r2, r2, r0
 800a79c:	eb41 0303 	adc.w	r3, r1, r3
 800a7a0:	f04f 0400 	mov.w	r4, #0
 800a7a4:	f04f 0500 	mov.w	r5, #0
 800a7a8:	00dd      	lsls	r5, r3, #3
 800a7aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a7ae:	00d4      	lsls	r4, r2, #3
 800a7b0:	4622      	mov	r2, r4
 800a7b2:	462b      	mov	r3, r5
 800a7b4:	1814      	adds	r4, r2, r0
 800a7b6:	64bc      	str	r4, [r7, #72]	; 0x48
 800a7b8:	414b      	adcs	r3, r1
 800a7ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f04f 0100 	mov.w	r1, #0
 800a7c6:	f04f 0200 	mov.w	r2, #0
 800a7ca:	f04f 0300 	mov.w	r3, #0
 800a7ce:	008b      	lsls	r3, r1, #2
 800a7d0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a7d4:	0082      	lsls	r2, r0, #2
 800a7d6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a7da:	f7f6 fa05 	bl	8000be8 <__aeabi_uldivmod>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	4b2f      	ldr	r3, [pc, #188]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a7e4:	fba3 1302 	umull	r1, r3, r3, r2
 800a7e8:	095b      	lsrs	r3, r3, #5
 800a7ea:	2164      	movs	r1, #100	; 0x64
 800a7ec:	fb01 f303 	mul.w	r3, r1, r3
 800a7f0:	1ad3      	subs	r3, r2, r3
 800a7f2:	011b      	lsls	r3, r3, #4
 800a7f4:	3332      	adds	r3, #50	; 0x32
 800a7f6:	4a2a      	ldr	r2, [pc, #168]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a7f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a7fc:	095b      	lsrs	r3, r3, #5
 800a7fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a802:	441e      	add	r6, r3
 800a804:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a806:	4618      	mov	r0, r3
 800a808:	f04f 0100 	mov.w	r1, #0
 800a80c:	4602      	mov	r2, r0
 800a80e:	460b      	mov	r3, r1
 800a810:	1894      	adds	r4, r2, r2
 800a812:	603c      	str	r4, [r7, #0]
 800a814:	415b      	adcs	r3, r3
 800a816:	607b      	str	r3, [r7, #4]
 800a818:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a81c:	1812      	adds	r2, r2, r0
 800a81e:	eb41 0303 	adc.w	r3, r1, r3
 800a822:	f04f 0400 	mov.w	r4, #0
 800a826:	f04f 0500 	mov.w	r5, #0
 800a82a:	00dd      	lsls	r5, r3, #3
 800a82c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a830:	00d4      	lsls	r4, r2, #3
 800a832:	4622      	mov	r2, r4
 800a834:	462b      	mov	r3, r5
 800a836:	eb12 0a00 	adds.w	sl, r2, r0
 800a83a:	eb43 0b01 	adc.w	fp, r3, r1
 800a83e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a840:	685b      	ldr	r3, [r3, #4]
 800a842:	4618      	mov	r0, r3
 800a844:	f04f 0100 	mov.w	r1, #0
 800a848:	f04f 0200 	mov.w	r2, #0
 800a84c:	f04f 0300 	mov.w	r3, #0
 800a850:	008b      	lsls	r3, r1, #2
 800a852:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a856:	0082      	lsls	r2, r0, #2
 800a858:	4650      	mov	r0, sl
 800a85a:	4659      	mov	r1, fp
 800a85c:	f7f6 f9c4 	bl	8000be8 <__aeabi_uldivmod>
 800a860:	4602      	mov	r2, r0
 800a862:	460b      	mov	r3, r1
 800a864:	4b0e      	ldr	r3, [pc, #56]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a866:	fba3 1302 	umull	r1, r3, r3, r2
 800a86a:	095b      	lsrs	r3, r3, #5
 800a86c:	2164      	movs	r1, #100	; 0x64
 800a86e:	fb01 f303 	mul.w	r3, r1, r3
 800a872:	1ad3      	subs	r3, r2, r3
 800a874:	011b      	lsls	r3, r3, #4
 800a876:	3332      	adds	r3, #50	; 0x32
 800a878:	4a09      	ldr	r2, [pc, #36]	; (800a8a0 <UART_SetConfig+0x38c>)
 800a87a:	fba2 2303 	umull	r2, r3, r2, r3
 800a87e:	095b      	lsrs	r3, r3, #5
 800a880:	f003 020f 	and.w	r2, r3, #15
 800a884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4432      	add	r2, r6
 800a88a:	609a      	str	r2, [r3, #8]
}
 800a88c:	bf00      	nop
 800a88e:	377c      	adds	r7, #124	; 0x7c
 800a890:	46bd      	mov	sp, r7
 800a892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a896:	bf00      	nop
 800a898:	40011000 	.word	0x40011000
 800a89c:	40011400 	.word	0x40011400
 800a8a0:	51eb851f 	.word	0x51eb851f

0800a8a4 <tcp_thread_01>:
osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 2 */
static void tcp_thread_01(void *arg)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b08a      	sub	sp, #40	; 0x28
 800a8a8:	af02      	add	r7, sp, #8
 800a8aa:	6078      	str	r0, [r7, #4]
  struct netconn *conn, *newconn;
  err_t err;
  LWIP_UNUSED_ARG(arg);
  conn = netconn_new(NETCONN_TCP);
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	2010      	movs	r0, #16
 800a8b2:	f004 fde1 	bl	800f478 <netconn_new_with_proto_and_callback>
 800a8b6:	61f8      	str	r0, [r7, #28]
  netconn_bind(conn, IP_ADDR_ANY, 5000);
 800a8b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8bc:	492a      	ldr	r1, [pc, #168]	; (800a968 <tcp_thread_01+0xc4>)
 800a8be:	69f8      	ldr	r0, [r7, #28]
 800a8c0:	f004 fe94 	bl	800f5ec <netconn_bind>
  LWIP_ERROR("tcpecho: invalid conn", (conn != NULL), return;);
 800a8c4:	69fb      	ldr	r3, [r7, #28]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d106      	bne.n	800a8d8 <tcp_thread_01+0x34>
 800a8ca:	4b28      	ldr	r3, [pc, #160]	; (800a96c <tcp_thread_01+0xc8>)
 800a8cc:	2242      	movs	r2, #66	; 0x42
 800a8ce:	4928      	ldr	r1, [pc, #160]	; (800a970 <tcp_thread_01+0xcc>)
 800a8d0:	4828      	ldr	r0, [pc, #160]	; (800a974 <tcp_thread_01+0xd0>)
 800a8d2:	f015 f9e1 	bl	801fc98 <iprintf>
 800a8d6:	e044      	b.n	800a962 <tcp_thread_01+0xbe>
  netconn_listen(conn);
 800a8d8:	21ff      	movs	r1, #255	; 0xff
 800a8da:	69f8      	ldr	r0, [r7, #28]
 800a8dc:	f004 febe 	bl	800f65c <netconn_listen_with_backlog>

  while (1)
  {
    err = netconn_accept(conn, &newconn);
 800a8e0:	f107 0314 	add.w	r3, r7, #20
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	69f8      	ldr	r0, [r7, #28]
 800a8e8:	f004 fee4 	bl	800f6b4 <netconn_accept>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	76fb      	strb	r3, [r7, #27]
    if (err == ERR_OK)
 800a8f0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1f3      	bne.n	800a8e0 <tcp_thread_01+0x3c>
    {
      struct netbuf *buf;
      void *data;
      u16_t len;
      while ((err = netconn_recv(newconn, &buf)) == ERR_OK)
 800a8f8:	e01d      	b.n	800a936 <tcp_thread_01+0x92>
      {
        do
        {
          netbuf_data(buf, &data, &len);
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	f107 020a 	add.w	r2, r7, #10
 800a900:	f107 010c 	add.w	r1, r7, #12
 800a904:	4618      	mov	r0, r3
 800a906:	f006 fe73 	bl	80115f0 <netbuf_data>
          err = netconn_write(newconn, data, len, NETCONN_COPY);
 800a90a:	6978      	ldr	r0, [r7, #20]
 800a90c:	68f9      	ldr	r1, [r7, #12]
 800a90e:	897b      	ldrh	r3, [r7, #10]
 800a910:	461a      	mov	r2, r3
 800a912:	2300      	movs	r3, #0
 800a914:	9300      	str	r3, [sp, #0]
 800a916:	2301      	movs	r3, #1
 800a918:	f005 f94e 	bl	800fbb8 <netconn_write_partly>
 800a91c:	4603      	mov	r3, r0
 800a91e:	76fb      	strb	r3, [r7, #27]
        } while (netbuf_next(buf) >= 0);
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	4618      	mov	r0, r3
 800a924:	f006 feae 	bl	8011684 <netbuf_next>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	dae5      	bge.n	800a8fa <tcp_thread_01+0x56>
        netbuf_delete(buf);
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	4618      	mov	r0, r3
 800a932:	f006 fe3d 	bl	80115b0 <netbuf_delete>
      while ((err = netconn_recv(newconn, &buf)) == ERR_OK)
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	f107 0210 	add.w	r2, r7, #16
 800a93c:	4611      	mov	r1, r2
 800a93e:	4618      	mov	r0, r3
 800a940:	f005 f8c0 	bl	800fac4 <netconn_recv>
 800a944:	4603      	mov	r3, r0
 800a946:	76fb      	strb	r3, [r7, #27]
 800a948:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d0d4      	beq.n	800a8fa <tcp_thread_01+0x56>
      }
      /* Close connection and discard connection identifier. */
      netconn_close(newconn);
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	4618      	mov	r0, r3
 800a954:	f005 fa32 	bl	800fdbc <netconn_close>
      netconn_delete(newconn);
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f004 fe2a 	bl	800f5b4 <netconn_delete>
    err = netconn_accept(conn, &newconn);
 800a960:	e7be      	b.n	800a8e0 <tcp_thread_01+0x3c>
    }
  }
}
 800a962:	3720      	adds	r7, #32
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	08024b8c 	.word	0x08024b8c
 800a96c:	08020fa4 	.word	0x08020fa4
 800a970:	08020fb8 	.word	0x08020fb8
 800a974:	08020fd0 	.word	0x08020fd0

0800a978 <tcp_thread_02>:

static void tcp_thread_02(void *arg)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b08a      	sub	sp, #40	; 0x28
 800a97c:	af02      	add	r7, sp, #8
 800a97e:	6078      	str	r0, [r7, #4]
  struct netconn *conn, *newconn;
  err_t err;
  LWIP_UNUSED_ARG(arg);
  conn = netconn_new(NETCONN_TCP);
 800a980:	2200      	movs	r2, #0
 800a982:	2100      	movs	r1, #0
 800a984:	2010      	movs	r0, #16
 800a986:	f004 fd77 	bl	800f478 <netconn_new_with_proto_and_callback>
 800a98a:	61f8      	str	r0, [r7, #28]
  netconn_bind(conn, IP_ADDR_ANY, 5001);
 800a98c:	f241 3289 	movw	r2, #5001	; 0x1389
 800a990:	492a      	ldr	r1, [pc, #168]	; (800aa3c <tcp_thread_02+0xc4>)
 800a992:	69f8      	ldr	r0, [r7, #28]
 800a994:	f004 fe2a 	bl	800f5ec <netconn_bind>
  LWIP_ERROR("tcpecho: invalid conn", (conn != NULL), return;);
 800a998:	69fb      	ldr	r3, [r7, #28]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d106      	bne.n	800a9ac <tcp_thread_02+0x34>
 800a99e:	4b28      	ldr	r3, [pc, #160]	; (800aa40 <tcp_thread_02+0xc8>)
 800a9a0:	2264      	movs	r2, #100	; 0x64
 800a9a2:	4928      	ldr	r1, [pc, #160]	; (800aa44 <tcp_thread_02+0xcc>)
 800a9a4:	4828      	ldr	r0, [pc, #160]	; (800aa48 <tcp_thread_02+0xd0>)
 800a9a6:	f015 f977 	bl	801fc98 <iprintf>
 800a9aa:	e044      	b.n	800aa36 <tcp_thread_02+0xbe>
  netconn_listen(conn);
 800a9ac:	21ff      	movs	r1, #255	; 0xff
 800a9ae:	69f8      	ldr	r0, [r7, #28]
 800a9b0:	f004 fe54 	bl	800f65c <netconn_listen_with_backlog>

  while (1)
  {
    err = netconn_accept(conn, &newconn);
 800a9b4:	f107 0314 	add.w	r3, r7, #20
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	69f8      	ldr	r0, [r7, #28]
 800a9bc:	f004 fe7a 	bl	800f6b4 <netconn_accept>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	76fb      	strb	r3, [r7, #27]
    if (err == ERR_OK)
 800a9c4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d1f3      	bne.n	800a9b4 <tcp_thread_02+0x3c>
    {
      struct netbuf *buf;
      void *data;
      u16_t len;
      while ((err = netconn_recv(newconn, &buf)) == ERR_OK)
 800a9cc:	e01d      	b.n	800aa0a <tcp_thread_02+0x92>
      {
        do
        {
          netbuf_data(buf, &data, &len);
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	f107 020a 	add.w	r2, r7, #10
 800a9d4:	f107 010c 	add.w	r1, r7, #12
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f006 fe09 	bl	80115f0 <netbuf_data>
          err = netconn_write(newconn, data, len, NETCONN_COPY);
 800a9de:	6978      	ldr	r0, [r7, #20]
 800a9e0:	68f9      	ldr	r1, [r7, #12]
 800a9e2:	897b      	ldrh	r3, [r7, #10]
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	9300      	str	r3, [sp, #0]
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	f005 f8e4 	bl	800fbb8 <netconn_write_partly>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	76fb      	strb	r3, [r7, #27]
        } while (netbuf_next(buf) >= 0);
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f006 fe44 	bl	8011684 <netbuf_next>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	dae5      	bge.n	800a9ce <tcp_thread_02+0x56>
        netbuf_delete(buf);
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f006 fdd3 	bl	80115b0 <netbuf_delete>
      while ((err = netconn_recv(newconn, &buf)) == ERR_OK)
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	f107 0210 	add.w	r2, r7, #16
 800aa10:	4611      	mov	r1, r2
 800aa12:	4618      	mov	r0, r3
 800aa14:	f005 f856 	bl	800fac4 <netconn_recv>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	76fb      	strb	r3, [r7, #27]
 800aa1c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d0d4      	beq.n	800a9ce <tcp_thread_02+0x56>
      }
      /* Close connection and discard connection identifier. */
      netconn_close(newconn);
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	4618      	mov	r0, r3
 800aa28:	f005 f9c8 	bl	800fdbc <netconn_close>
      netconn_delete(newconn);
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f004 fdc0 	bl	800f5b4 <netconn_delete>
    err = netconn_accept(conn, &newconn);
 800aa34:	e7be      	b.n	800a9b4 <tcp_thread_02+0x3c>
    }
  }
}
 800aa36:	3720      	adds	r7, #32
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	08024b8c 	.word	0x08024b8c
 800aa40:	08020fa4 	.word	0x08020fa4
 800aa44:	08020fb8 	.word	0x08020fb8
 800aa48:	08020fd0 	.word	0x08020fd0

0800aa4c <MX_LWIP_Init>:

/**
 * LwIP initialization function
 */
void MX_LWIP_Init(void)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b084      	sub	sp, #16
 800aa50:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init(NULL, NULL);
 800aa52:	2100      	movs	r1, #0
 800aa54:	2000      	movs	r0, #0
 800aa56:	f006 ffb3 	bl	80119c0 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800aa5a:	4b33      	ldr	r3, [pc, #204]	; (800ab28 <MX_LWIP_Init+0xdc>)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800aa60:	4b32      	ldr	r3, [pc, #200]	; (800ab2c <MX_LWIP_Init+0xe0>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800aa66:	4b32      	ldr	r3, [pc, #200]	; (800ab30 <MX_LWIP_Init+0xe4>)
 800aa68:	2200      	movs	r2, #0
 800aa6a:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800aa6c:	4b31      	ldr	r3, [pc, #196]	; (800ab34 <MX_LWIP_Init+0xe8>)
 800aa6e:	9302      	str	r3, [sp, #8]
 800aa70:	4b31      	ldr	r3, [pc, #196]	; (800ab38 <MX_LWIP_Init+0xec>)
 800aa72:	9301      	str	r3, [sp, #4]
 800aa74:	2300      	movs	r3, #0
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	4b2d      	ldr	r3, [pc, #180]	; (800ab30 <MX_LWIP_Init+0xe4>)
 800aa7a:	4a2c      	ldr	r2, [pc, #176]	; (800ab2c <MX_LWIP_Init+0xe0>)
 800aa7c:	492a      	ldr	r1, [pc, #168]	; (800ab28 <MX_LWIP_Init+0xdc>)
 800aa7e:	482f      	ldr	r0, [pc, #188]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aa80:	f007 fd22 	bl	80124c8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800aa84:	482d      	ldr	r0, [pc, #180]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aa86:	f007 fed9 	bl	801283c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800aa8a:	4b2c      	ldr	r3, [pc, #176]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aa8c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800aa90:	089b      	lsrs	r3, r3, #2
 800aa92:	f003 0301 	and.w	r3, r3, #1
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d003      	beq.n	800aaa4 <MX_LWIP_Init+0x58>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800aa9c:	4827      	ldr	r0, [pc, #156]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aa9e:	f007 fedd 	bl	801285c <netif_set_up>
 800aaa2:	e002      	b.n	800aaaa <MX_LWIP_Init+0x5e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800aaa4:	4825      	ldr	r0, [pc, #148]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aaa6:	f007 ff45 	bl	8012934 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800aaaa:	4925      	ldr	r1, [pc, #148]	; (800ab40 <MX_LWIP_Init+0xf4>)
 800aaac:	4823      	ldr	r0, [pc, #140]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aaae:	f007 ffdb 	bl	8012a68 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800aab2:	2200      	movs	r2, #0
 800aab4:	2101      	movs	r1, #1
 800aab6:	2001      	movs	r0, #1
 800aab8:	f000 ff92 	bl	800b9e0 <osSemaphoreNew>
 800aabc:	4603      	mov	r3, r0
 800aabe:	4a21      	ldr	r2, [pc, #132]	; (800ab44 <MX_LWIP_Init+0xf8>)
 800aac0:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800aac2:	4b21      	ldr	r3, [pc, #132]	; (800ab48 <MX_LWIP_Init+0xfc>)
 800aac4:	4a1d      	ldr	r2, [pc, #116]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aac6:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800aac8:	4b1e      	ldr	r3, [pc, #120]	; (800ab44 <MX_LWIP_Init+0xf8>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a1e      	ldr	r2, [pc, #120]	; (800ab48 <MX_LWIP_Init+0xfc>)
 800aace:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
  /* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800aad0:	2224      	movs	r2, #36	; 0x24
 800aad2:	2100      	movs	r1, #0
 800aad4:	481d      	ldr	r0, [pc, #116]	; (800ab4c <MX_LWIP_Init+0x100>)
 800aad6:	f015 f87c 	bl	801fbd2 <memset>
  attributes.name = "LinkThr";
 800aada:	4b1c      	ldr	r3, [pc, #112]	; (800ab4c <MX_LWIP_Init+0x100>)
 800aadc:	4a1c      	ldr	r2, [pc, #112]	; (800ab50 <MX_LWIP_Init+0x104>)
 800aade:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800aae0:	4b1a      	ldr	r3, [pc, #104]	; (800ab4c <MX_LWIP_Init+0x100>)
 800aae2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aae6:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800aae8:	4b18      	ldr	r3, [pc, #96]	; (800ab4c <MX_LWIP_Init+0x100>)
 800aaea:	2210      	movs	r2, #16
 800aaec:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 800aaee:	4a17      	ldr	r2, [pc, #92]	; (800ab4c <MX_LWIP_Init+0x100>)
 800aaf0:	4915      	ldr	r1, [pc, #84]	; (800ab48 <MX_LWIP_Init+0xfc>)
 800aaf2:	4818      	ldr	r0, [pc, #96]	; (800ab54 <MX_LWIP_Init+0x108>)
 800aaf4:	f000 fcf9 	bl	800b4ea <osThreadNew>
  /* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800aaf8:	4810      	ldr	r0, [pc, #64]	; (800ab3c <MX_LWIP_Init+0xf0>)
 800aafa:	f010 f84d 	bl	801ab98 <dhcp_start>

  /* USER CODE BEGIN 3 */
  sys_thread_new("tcp_thread_01", tcp_thread_01, NULL, 512, 4);
 800aafe:	2304      	movs	r3, #4
 800ab00:	9300      	str	r3, [sp, #0]
 800ab02:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab06:	2200      	movs	r2, #0
 800ab08:	4913      	ldr	r1, [pc, #76]	; (800ab58 <MX_LWIP_Init+0x10c>)
 800ab0a:	4814      	ldr	r0, [pc, #80]	; (800ab5c <MX_LWIP_Init+0x110>)
 800ab0c:	f013 ffb4 	bl	801ea78 <sys_thread_new>
  sys_thread_new("tcp_thread_02", tcp_thread_02, NULL, 512, 4);
 800ab10:	2304      	movs	r3, #4
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab18:	2200      	movs	r2, #0
 800ab1a:	4911      	ldr	r1, [pc, #68]	; (800ab60 <MX_LWIP_Init+0x114>)
 800ab1c:	4811      	ldr	r0, [pc, #68]	; (800ab64 <MX_LWIP_Init+0x118>)
 800ab1e:	f013 ffab 	bl	801ea78 <sys_thread_new>
  /* USER CODE END 3 */
}
 800ab22:	bf00      	nop
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}
 800ab28:	2000d188 	.word	0x2000d188
 800ab2c:	2000d18c 	.word	0x2000d18c
 800ab30:	2000d190 	.word	0x2000d190
 800ab34:	080118d1 	.word	0x080118d1
 800ab38:	0800b1b5 	.word	0x0800b1b5
 800ab3c:	2000d150 	.word	0x2000d150
 800ab40:	0800b299 	.word	0x0800b299
 800ab44:	20000180 	.word	0x20000180
 800ab48:	2000d124 	.word	0x2000d124
 800ab4c:	2000d12c 	.word	0x2000d12c
 800ab50:	08020ff8 	.word	0x08020ff8
 800ab54:	0800b221 	.word	0x0800b221
 800ab58:	0800a8a5 	.word	0x0800a8a5
 800ab5c:	08021000 	.word	0x08021000
 800ab60:	0800a979 	.word	0x0800a979
 800ab64:	08021010 	.word	0x08021010

0800ab68 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b08e      	sub	sp, #56	; 0x38
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab74:	2200      	movs	r2, #0
 800ab76:	601a      	str	r2, [r3, #0]
 800ab78:	605a      	str	r2, [r3, #4]
 800ab7a:	609a      	str	r2, [r3, #8]
 800ab7c:	60da      	str	r2, [r3, #12]
 800ab7e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4a53      	ldr	r2, [pc, #332]	; (800acd4 <HAL_ETH_MspInit+0x16c>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	f040 809f 	bne.w	800acca <HAL_ETH_MspInit+0x162>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	623b      	str	r3, [r7, #32]
 800ab90:	4b51      	ldr	r3, [pc, #324]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ab92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab94:	4a50      	ldr	r2, [pc, #320]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ab96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ab9a:	6313      	str	r3, [r2, #48]	; 0x30
 800ab9c:	4b4e      	ldr	r3, [pc, #312]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ab9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aba4:	623b      	str	r3, [r7, #32]
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	2300      	movs	r3, #0
 800abaa:	61fb      	str	r3, [r7, #28]
 800abac:	4b4a      	ldr	r3, [pc, #296]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abb0:	4a49      	ldr	r2, [pc, #292]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800abb6:	6313      	str	r3, [r2, #48]	; 0x30
 800abb8:	4b47      	ldr	r3, [pc, #284]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800abc0:	61fb      	str	r3, [r7, #28]
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	2300      	movs	r3, #0
 800abc6:	61bb      	str	r3, [r7, #24]
 800abc8:	4b43      	ldr	r3, [pc, #268]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abcc:	4a42      	ldr	r2, [pc, #264]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800abd2:	6313      	str	r3, [r2, #48]	; 0x30
 800abd4:	4b40      	ldr	r3, [pc, #256]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800abdc:	61bb      	str	r3, [r7, #24]
 800abde:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800abe0:	2300      	movs	r3, #0
 800abe2:	617b      	str	r3, [r7, #20]
 800abe4:	4b3c      	ldr	r3, [pc, #240]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abe8:	4a3b      	ldr	r2, [pc, #236]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abea:	f043 0304 	orr.w	r3, r3, #4
 800abee:	6313      	str	r3, [r2, #48]	; 0x30
 800abf0:	4b39      	ldr	r3, [pc, #228]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800abf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abf4:	f003 0304 	and.w	r3, r3, #4
 800abf8:	617b      	str	r3, [r7, #20]
 800abfa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800abfc:	2300      	movs	r3, #0
 800abfe:	613b      	str	r3, [r7, #16]
 800ac00:	4b35      	ldr	r3, [pc, #212]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac04:	4a34      	ldr	r2, [pc, #208]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac06:	f043 0301 	orr.w	r3, r3, #1
 800ac0a:	6313      	str	r3, [r2, #48]	; 0x30
 800ac0c:	4b32      	ldr	r3, [pc, #200]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac10:	f003 0301 	and.w	r3, r3, #1
 800ac14:	613b      	str	r3, [r7, #16]
 800ac16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac18:	2300      	movs	r3, #0
 800ac1a:	60fb      	str	r3, [r7, #12]
 800ac1c:	4b2e      	ldr	r3, [pc, #184]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac20:	4a2d      	ldr	r2, [pc, #180]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac22:	f043 0302 	orr.w	r3, r3, #2
 800ac26:	6313      	str	r3, [r2, #48]	; 0x30
 800ac28:	4b2b      	ldr	r3, [pc, #172]	; (800acd8 <HAL_ETH_MspInit+0x170>)
 800ac2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac2c:	f003 0302 	and.w	r3, r3, #2
 800ac30:	60fb      	str	r3, [r7, #12]
 800ac32:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800ac34:	2332      	movs	r3, #50	; 0x32
 800ac36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac38:	2302      	movs	r3, #2
 800ac3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac40:	2303      	movs	r3, #3
 800ac42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac44:	230b      	movs	r3, #11
 800ac46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ac48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4823      	ldr	r0, [pc, #140]	; (800acdc <HAL_ETH_MspInit+0x174>)
 800ac50:	f7fb f980 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800ac54:	2386      	movs	r3, #134	; 0x86
 800ac56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac58:	2302      	movs	r3, #2
 800ac5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac60:	2303      	movs	r3, #3
 800ac62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac64:	230b      	movs	r3, #11
 800ac66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	481c      	ldr	r0, [pc, #112]	; (800ace0 <HAL_ETH_MspInit+0x178>)
 800ac70:	f7fb f970 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800ac74:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800ac78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac82:	2303      	movs	r3, #3
 800ac84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac86:	230b      	movs	r3, #11
 800ac88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac8e:	4619      	mov	r1, r3
 800ac90:	4814      	ldr	r0, [pc, #80]	; (800ace4 <HAL_ETH_MspInit+0x17c>)
 800ac92:	f7fb f95f 	bl	8005f54 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800ac96:	2200      	movs	r2, #0
 800ac98:	2105      	movs	r1, #5
 800ac9a:	203d      	movs	r0, #61	; 0x3d
 800ac9c:	f7f9 fb88 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800aca0:	203d      	movs	r0, #61	; 0x3d
 800aca2:	f7f9 fba1 	bl	80043e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */
    HAL_GPIO_WritePin(ETH_RSTN_GPIO_Port, ETH_RSTN_Pin, GPIO_PIN_RESET);
 800aca6:	2200      	movs	r2, #0
 800aca8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800acac:	480d      	ldr	r0, [pc, #52]	; (800ace4 <HAL_ETH_MspInit+0x17c>)
 800acae:	f7fb fb05 	bl	80062bc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800acb2:	2032      	movs	r0, #50	; 0x32
 800acb4:	f7f8 fe8e 	bl	80039d4 <HAL_Delay>
    HAL_GPIO_WritePin(ETH_RSTN_GPIO_Port, ETH_RSTN_Pin, GPIO_PIN_SET);
 800acb8:	2201      	movs	r2, #1
 800acba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800acbe:	4809      	ldr	r0, [pc, #36]	; (800ace4 <HAL_ETH_MspInit+0x17c>)
 800acc0:	f7fb fafc 	bl	80062bc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800acc4:	2032      	movs	r0, #50	; 0x32
 800acc6:	f7f8 fe85 	bl	80039d4 <HAL_Delay>
  /* USER CODE END ETH_MspInit 1 */
  }
}
 800acca:	bf00      	nop
 800accc:	3738      	adds	r7, #56	; 0x38
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	40028000 	.word	0x40028000
 800acd8:	40023800 	.word	0x40023800
 800acdc:	40020800 	.word	0x40020800
 800ace0:	40020000 	.word	0x40020000
 800ace4:	40020400 	.word	0x40020400

0800ace8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800acf0:	4b04      	ldr	r3, [pc, #16]	; (800ad04 <HAL_ETH_RxCpltCallback+0x1c>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4618      	mov	r0, r3
 800acf6:	f000 ff4f 	bl	800bb98 <osSemaphoreRelease>
}
 800acfa:	bf00      	nop
 800acfc:	3708      	adds	r7, #8
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	20000184 	.word	0x20000184

0800ad08 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b090      	sub	sp, #64	; 0x40
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800ad10:	2300      	movs	r3, #0
 800ad12:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ad14:	4b5d      	ldr	r3, [pc, #372]	; (800ae8c <low_level_init+0x184>)
 800ad16:	4a5e      	ldr	r2, [pc, #376]	; (800ae90 <low_level_init+0x188>)
 800ad18:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800ad1a:	4b5c      	ldr	r3, [pc, #368]	; (800ae8c <low_level_init+0x184>)
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800ad20:	4b5a      	ldr	r3, [pc, #360]	; (800ae8c <low_level_init+0x184>)
 800ad22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ad26:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ad28:	4b58      	ldr	r3, [pc, #352]	; (800ae8c <low_level_init+0x184>)
 800ad2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad2e:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800ad30:	4b56      	ldr	r3, [pc, #344]	; (800ae8c <low_level_init+0x184>)
 800ad32:	2200      	movs	r2, #0
 800ad34:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800ad36:	2300      	movs	r3, #0
 800ad38:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 800ad3a:	2380      	movs	r3, #128	; 0x80
 800ad3c:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 800ad3e:	23e1      	movs	r3, #225	; 0xe1
 800ad40:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800ad42:	2300      	movs	r3, #0
 800ad44:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800ad46:	2300      	movs	r3, #0
 800ad48:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 800ad4e:	4a4f      	ldr	r2, [pc, #316]	; (800ae8c <low_level_init+0x184>)
 800ad50:	f107 030c 	add.w	r3, r7, #12
 800ad54:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800ad56:	4b4d      	ldr	r3, [pc, #308]	; (800ae8c <low_level_init+0x184>)
 800ad58:	2201      	movs	r2, #1
 800ad5a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800ad5c:	4b4b      	ldr	r3, [pc, #300]	; (800ae8c <low_level_init+0x184>)
 800ad5e:	2200      	movs	r2, #0
 800ad60:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800ad62:	4b4a      	ldr	r3, [pc, #296]	; (800ae8c <low_level_init+0x184>)
 800ad64:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800ad68:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ad6a:	4848      	ldr	r0, [pc, #288]	; (800ae8c <low_level_init+0x184>)
 800ad6c:	f7f9 ff4c 	bl	8004c08 <HAL_ETH_Init>
 800ad70:	4603      	mov	r3, r0
 800ad72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800ad76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d108      	bne.n	800ad90 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ad84:	f043 0304 	orr.w	r3, r3, #4
 800ad88:	b2da      	uxtb	r2, r3
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800ad90:	2304      	movs	r3, #4
 800ad92:	4a40      	ldr	r2, [pc, #256]	; (800ae94 <low_level_init+0x18c>)
 800ad94:	4940      	ldr	r1, [pc, #256]	; (800ae98 <low_level_init+0x190>)
 800ad96:	483d      	ldr	r0, [pc, #244]	; (800ae8c <low_level_init+0x184>)
 800ad98:	f7fa f8d2 	bl	8004f40 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800ad9c:	2304      	movs	r3, #4
 800ad9e:	4a3f      	ldr	r2, [pc, #252]	; (800ae9c <low_level_init+0x194>)
 800ada0:	493f      	ldr	r1, [pc, #252]	; (800aea0 <low_level_init+0x198>)
 800ada2:	483a      	ldr	r0, [pc, #232]	; (800ae8c <low_level_init+0x184>)
 800ada4:	f7fa f935 	bl	8005012 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2206      	movs	r2, #6
 800adac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800adb0:	4b36      	ldr	r3, [pc, #216]	; (800ae8c <low_level_init+0x184>)
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	781a      	ldrb	r2, [r3, #0]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800adbc:	4b33      	ldr	r3, [pc, #204]	; (800ae8c <low_level_init+0x184>)
 800adbe:	695b      	ldr	r3, [r3, #20]
 800adc0:	785a      	ldrb	r2, [r3, #1]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800adc8:	4b30      	ldr	r3, [pc, #192]	; (800ae8c <low_level_init+0x184>)
 800adca:	695b      	ldr	r3, [r3, #20]
 800adcc:	789a      	ldrb	r2, [r3, #2]
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800add4:	4b2d      	ldr	r3, [pc, #180]	; (800ae8c <low_level_init+0x184>)
 800add6:	695b      	ldr	r3, [r3, #20]
 800add8:	78da      	ldrb	r2, [r3, #3]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ade0:	4b2a      	ldr	r3, [pc, #168]	; (800ae8c <low_level_init+0x184>)
 800ade2:	695b      	ldr	r3, [r3, #20]
 800ade4:	791a      	ldrb	r2, [r3, #4]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800adec:	4b27      	ldr	r3, [pc, #156]	; (800ae8c <low_level_init+0x184>)
 800adee:	695b      	ldr	r3, [r3, #20]
 800adf0:	795a      	ldrb	r2, [r3, #5]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800adfe:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ae06:	f043 030a 	orr.w	r3, r3, #10
 800ae0a:	b2da      	uxtb	r2, r3
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 800ae12:	2200      	movs	r2, #0
 800ae14:	2101      	movs	r1, #1
 800ae16:	2001      	movs	r0, #1
 800ae18:	f000 fde2 	bl	800b9e0 <osSemaphoreNew>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	4a21      	ldr	r2, [pc, #132]	; (800aea4 <low_level_init+0x19c>)
 800ae20:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800ae22:	f107 0314 	add.w	r3, r7, #20
 800ae26:	2224      	movs	r2, #36	; 0x24
 800ae28:	2100      	movs	r1, #0
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f014 fed1 	bl	801fbd2 <memset>
  attributes.name = "EthIf";
 800ae30:	4b1d      	ldr	r3, [pc, #116]	; (800aea8 <low_level_init+0x1a0>)
 800ae32:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800ae34:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800ae38:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 800ae3a:	2330      	movs	r3, #48	; 0x30
 800ae3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 800ae3e:	f107 0314 	add.w	r3, r7, #20
 800ae42:	461a      	mov	r2, r3
 800ae44:	6879      	ldr	r1, [r7, #4]
 800ae46:	4819      	ldr	r0, [pc, #100]	; (800aeac <low_level_init+0x1a4>)
 800ae48:	f000 fb4f 	bl	800b4ea <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800ae4c:	480f      	ldr	r0, [pc, #60]	; (800ae8c <low_level_init+0x184>)
 800ae4e:	f7fa fc08 	bl	8005662 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800ae52:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ae56:	461a      	mov	r2, r3
 800ae58:	211d      	movs	r1, #29
 800ae5a:	480c      	ldr	r0, [pc, #48]	; (800ae8c <low_level_init+0x184>)
 800ae5c:	f7fa fb33 	bl	80054c6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800ae60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae62:	f043 030b 	orr.w	r3, r3, #11
 800ae66:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800ae68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	211d      	movs	r1, #29
 800ae6e:	4807      	ldr	r0, [pc, #28]	; (800ae8c <low_level_init+0x184>)
 800ae70:	f7fa fb91 	bl	8005596 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800ae74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ae78:	461a      	mov	r2, r3
 800ae7a:	211d      	movs	r1, #29
 800ae7c:	4803      	ldr	r0, [pc, #12]	; (800ae8c <low_level_init+0x184>)
 800ae7e:	f7fa fb22 	bl	80054c6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800ae82:	bf00      	nop
 800ae84:	3740      	adds	r7, #64	; 0x40
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	2000ea64 	.word	0x2000ea64
 800ae90:	40028000 	.word	0x40028000
 800ae94:	2000eaac 	.word	0x2000eaac
 800ae98:	2000d194 	.word	0x2000d194
 800ae9c:	2000d214 	.word	0x2000d214
 800aea0:	2000e9e4 	.word	0x2000e9e4
 800aea4:	20000184 	.word	0x20000184
 800aea8:	08021020 	.word	0x08021020
 800aeac:	0800b155 	.word	0x0800b155

0800aeb0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b08a      	sub	sp, #40	; 0x28
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800aeba:	4b4b      	ldr	r3, [pc, #300]	; (800afe8 <low_level_output+0x138>)
 800aebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800aec2:	2300      	movs	r3, #0
 800aec4:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800aec6:	2300      	movs	r3, #0
 800aec8:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800aeca:	2300      	movs	r3, #0
 800aecc:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800aece:	2300      	movs	r3, #0
 800aed0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800aed2:	4b45      	ldr	r3, [pc, #276]	; (800afe8 <low_level_output+0x138>)
 800aed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800aed8:	2300      	movs	r3, #0
 800aeda:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	623b      	str	r3, [r7, #32]
 800aee0:	e05a      	b.n	800af98 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aee2:	69bb      	ldr	r3, [r7, #24]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	da03      	bge.n	800aef2 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800aeea:	23f8      	movs	r3, #248	; 0xf8
 800aeec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800aef0:	e05c      	b.n	800afac <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800aef2:	6a3b      	ldr	r3, [r7, #32]
 800aef4:	895b      	ldrh	r3, [r3, #10]
 800aef6:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800aef8:	2300      	movs	r3, #0
 800aefa:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aefc:	e02f      	b.n	800af5e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800aefe:	69fa      	ldr	r2, [r7, #28]
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	18d0      	adds	r0, r2, r3
 800af04:	6a3b      	ldr	r3, [r7, #32]
 800af06:	685a      	ldr	r2, [r3, #4]
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	18d1      	adds	r1, r2, r3
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800af12:	3304      	adds	r3, #4
 800af14:	461a      	mov	r2, r3
 800af16:	f014 fe4e 	bl	801fbb6 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	2b00      	cmp	r3, #0
 800af26:	da03      	bge.n	800af30 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800af28:	23f8      	movs	r3, #248	; 0xf8
 800af2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800af2e:	e03d      	b.n	800afac <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	689b      	ldr	r3, [r3, #8]
 800af34:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800af36:	693a      	ldr	r2, [r7, #16]
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	4413      	add	r3, r2
 800af3c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800af40:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	1ad3      	subs	r3, r2, r3
 800af48:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800af4c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800af4e:	697a      	ldr	r2, [r7, #20]
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800af58:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	4413      	add	r3, r2
 800af64:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800af68:	4293      	cmp	r3, r2
 800af6a:	d8c8      	bhi.n	800aefe <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800af6c:	69fa      	ldr	r2, [r7, #28]
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	18d0      	adds	r0, r2, r3
 800af72:	6a3b      	ldr	r3, [r7, #32]
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	4413      	add	r3, r2
 800af7a:	68fa      	ldr	r2, [r7, #12]
 800af7c:	4619      	mov	r1, r3
 800af7e:	f014 fe1a 	bl	801fbb6 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800af82:	693a      	ldr	r2, [r7, #16]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	4413      	add	r3, r2
 800af88:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800af8a:	697a      	ldr	r2, [r7, #20]
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	4413      	add	r3, r2
 800af90:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800af92:	6a3b      	ldr	r3, [r7, #32]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	623b      	str	r3, [r7, #32]
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d1a1      	bne.n	800aee2 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800af9e:	6979      	ldr	r1, [r7, #20]
 800afa0:	4811      	ldr	r0, [pc, #68]	; (800afe8 <low_level_output+0x138>)
 800afa2:	f7fa f8a3 	bl	80050ec <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800afa6:	2300      	movs	r3, #0
 800afa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800afac:	4b0e      	ldr	r3, [pc, #56]	; (800afe8 <low_level_output+0x138>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afb4:	3314      	adds	r3, #20
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f003 0320 	and.w	r3, r3, #32
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00d      	beq.n	800afdc <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800afc0:	4b09      	ldr	r3, [pc, #36]	; (800afe8 <low_level_output+0x138>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afc8:	3314      	adds	r3, #20
 800afca:	2220      	movs	r2, #32
 800afcc:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800afce:	4b06      	ldr	r3, [pc, #24]	; (800afe8 <low_level_output+0x138>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afd6:	3304      	adds	r3, #4
 800afd8:	2200      	movs	r2, #0
 800afda:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800afdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3728      	adds	r7, #40	; 0x28
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	2000ea64 	.word	0x2000ea64

0800afec <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b08c      	sub	sp, #48	; 0x30
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aff4:	2300      	movs	r3, #0
 800aff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800aff8:	2300      	movs	r3, #0
 800affa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800affc:	2300      	movs	r3, #0
 800affe:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800b000:	2300      	movs	r3, #0
 800b002:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800b004:	2300      	movs	r3, #0
 800b006:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800b008:	2300      	movs	r3, #0
 800b00a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800b00c:	2300      	movs	r3, #0
 800b00e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800b010:	484f      	ldr	r0, [pc, #316]	; (800b150 <low_level_input+0x164>)
 800b012:	f7fa f955 	bl	80052c0 <HAL_ETH_GetReceivedFrame_IT>
 800b016:	4603      	mov	r3, r0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d001      	beq.n	800b020 <low_level_input+0x34>

    return NULL;
 800b01c:	2300      	movs	r3, #0
 800b01e:	e092      	b.n	800b146 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800b020:	4b4b      	ldr	r3, [pc, #300]	; (800b150 <low_level_input+0x164>)
 800b022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b024:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800b026:	4b4a      	ldr	r3, [pc, #296]	; (800b150 <low_level_input+0x164>)
 800b028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02a:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800b02c:	89fb      	ldrh	r3, [r7, #14]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d007      	beq.n	800b042 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800b032:	89fb      	ldrh	r3, [r7, #14]
 800b034:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800b038:	4619      	mov	r1, r3
 800b03a:	2000      	movs	r0, #0
 800b03c:	f007 fdde 	bl	8012bfc <pbuf_alloc>
 800b040:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800b042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b044:	2b00      	cmp	r3, #0
 800b046:	d04b      	beq.n	800b0e0 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800b048:	4b41      	ldr	r3, [pc, #260]	; (800b150 <low_level_input+0x164>)
 800b04a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b04c:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800b04e:	2300      	movs	r3, #0
 800b050:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800b052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b054:	62bb      	str	r3, [r7, #40]	; 0x28
 800b056:	e040      	b.n	800b0da <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800b058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b05a:	895b      	ldrh	r3, [r3, #10]
 800b05c:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800b05e:	2300      	movs	r3, #0
 800b060:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800b062:	e021      	b.n	800b0a8 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800b064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b066:	685a      	ldr	r2, [r3, #4]
 800b068:	69bb      	ldr	r3, [r7, #24]
 800b06a:	18d0      	adds	r0, r2, r3
 800b06c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	18d1      	adds	r1, r2, r3
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800b078:	3304      	adds	r3, #4
 800b07a:	461a      	mov	r2, r3
 800b07c:	f014 fd9b 	bl	801fbb6 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800b080:	6a3b      	ldr	r3, [r7, #32]
 800b082:	68db      	ldr	r3, [r3, #12]
 800b084:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800b086:	6a3b      	ldr	r3, [r7, #32]
 800b088:	689b      	ldr	r3, [r3, #8]
 800b08a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800b08c:	69fa      	ldr	r2, [r7, #28]
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	4413      	add	r3, r2
 800b092:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800b096:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800b098:	69ba      	ldr	r2, [r7, #24]
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	1ad3      	subs	r3, r2, r3
 800b09e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800b0a2:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800b0a8:	697a      	ldr	r2, [r7, #20]
 800b0aa:	69fb      	ldr	r3, [r7, #28]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d8d6      	bhi.n	800b064 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800b0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b8:	685a      	ldr	r2, [r3, #4]
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	18d0      	adds	r0, r2, r3
 800b0be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0c0:	69fb      	ldr	r3, [r7, #28]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	f014 fd75 	bl	801fbb6 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800b0cc:	69fa      	ldr	r2, [r7, #28]
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	4413      	add	r3, r2
 800b0d2:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800b0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b0da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d1bb      	bne.n	800b058 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800b0e0:	4b1b      	ldr	r3, [pc, #108]	; (800b150 <low_level_input+0x164>)
 800b0e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0e4:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	613b      	str	r3, [r7, #16]
 800b0ea:	e00b      	b.n	800b104 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800b0ec:	6a3b      	ldr	r3, [r7, #32]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800b0f4:	6a3b      	ldr	r3, [r7, #32]
 800b0f6:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800b0f8:	6a3b      	ldr	r3, [r7, #32]
 800b0fa:	68db      	ldr	r3, [r3, #12]
 800b0fc:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	3301      	adds	r3, #1
 800b102:	613b      	str	r3, [r7, #16]
 800b104:	4b12      	ldr	r3, [pc, #72]	; (800b150 <low_level_input+0x164>)
 800b106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b108:	693a      	ldr	r2, [r7, #16]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d3ee      	bcc.n	800b0ec <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800b10e:	4b10      	ldr	r3, [pc, #64]	; (800b150 <low_level_input+0x164>)
 800b110:	2200      	movs	r2, #0
 800b112:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800b114:	4b0e      	ldr	r3, [pc, #56]	; (800b150 <low_level_input+0x164>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b11c:	3314      	adds	r3, #20
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b124:	2b00      	cmp	r3, #0
 800b126:	d00d      	beq.n	800b144 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800b128:	4b09      	ldr	r3, [pc, #36]	; (800b150 <low_level_input+0x164>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b130:	3314      	adds	r3, #20
 800b132:	2280      	movs	r2, #128	; 0x80
 800b134:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800b136:	4b06      	ldr	r3, [pc, #24]	; (800b150 <low_level_input+0x164>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b13e:	3308      	adds	r3, #8
 800b140:	2200      	movs	r2, #0
 800b142:	601a      	str	r2, [r3, #0]
  }
  return p;
 800b144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b146:	4618      	mov	r0, r3
 800b148:	3730      	adds	r7, #48	; 0x30
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	2000ea64 	.word	0x2000ea64

0800b154 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b084      	sub	sp, #16
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b160:	4b12      	ldr	r3, [pc, #72]	; (800b1ac <ethernetif_input+0x58>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f04f 31ff 	mov.w	r1, #4294967295
 800b168:	4618      	mov	r0, r3
 800b16a:	f000 fcc3 	bl	800baf4 <osSemaphoreAcquire>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1f5      	bne.n	800b160 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800b174:	480e      	ldr	r0, [pc, #56]	; (800b1b0 <ethernetif_input+0x5c>)
 800b176:	f013 fc63 	bl	801ea40 <sys_mutex_lock>
        p = low_level_input( netif );
 800b17a:	68f8      	ldr	r0, [r7, #12]
 800b17c:	f7ff ff36 	bl	800afec <low_level_input>
 800b180:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00a      	beq.n	800b19e <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	691b      	ldr	r3, [r3, #16]
 800b18c:	68f9      	ldr	r1, [r7, #12]
 800b18e:	68b8      	ldr	r0, [r7, #8]
 800b190:	4798      	blx	r3
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800b198:	68b8      	ldr	r0, [r7, #8]
 800b19a:	f008 f813 	bl	80131c4 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800b19e:	4804      	ldr	r0, [pc, #16]	; (800b1b0 <ethernetif_input+0x5c>)
 800b1a0:	f013 fc5d 	bl	801ea5e <sys_mutex_unlock>
      } while(p!=NULL);
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1e4      	bne.n	800b174 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b1aa:	e7d9      	b.n	800b160 <ethernetif_input+0xc>
 800b1ac:	20000184 	.word	0x20000184
 800b1b0:	200102bc 	.word	0x200102bc

0800b1b4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d106      	bne.n	800b1d0 <ethernetif_init+0x1c>
 800b1c2:	4b0e      	ldr	r3, [pc, #56]	; (800b1fc <ethernetif_init+0x48>)
 800b1c4:	f240 2233 	movw	r2, #563	; 0x233
 800b1c8:	490d      	ldr	r1, [pc, #52]	; (800b200 <ethernetif_init+0x4c>)
 800b1ca:	480e      	ldr	r0, [pc, #56]	; (800b204 <ethernetif_init+0x50>)
 800b1cc:	f014 fd64 	bl	801fc98 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2273      	movs	r2, #115	; 0x73
 800b1d4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2274      	movs	r2, #116	; 0x74
 800b1dc:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a09      	ldr	r2, [pc, #36]	; (800b208 <ethernetif_init+0x54>)
 800b1e4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a08      	ldr	r2, [pc, #32]	; (800b20c <ethernetif_init+0x58>)
 800b1ea:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7ff fd8b 	bl	800ad08 <low_level_init>

  return ERR_OK;
 800b1f2:	2300      	movs	r3, #0
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	08021028 	.word	0x08021028
 800b200:	08021044 	.word	0x08021044
 800b204:	08021054 	.word	0x08021054
 800b208:	0801ca65 	.word	0x0801ca65
 800b20c:	0800aeb1 	.word	0x0800aeb1

0800b210 <sys_now>:
 *         when LWIP_TIMERS == 1 and NO_SYS == 1
 * @param  None
 * @retval Time
 */
u32_t sys_now(void)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b214:	f7f8 fbd2 	bl	80039bc <HAL_GetTick>
 800b218:	4603      	mov	r3, r0
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	bd80      	pop	{r7, pc}
	...

0800b220 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800b228:	2300      	movs	r3, #0
 800b22a:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800b230:	f107 0308 	add.w	r3, r7, #8
 800b234:	461a      	mov	r2, r3
 800b236:	2101      	movs	r1, #1
 800b238:	4816      	ldr	r0, [pc, #88]	; (800b294 <ethernetif_set_link+0x74>)
 800b23a:	f7fa f944 	bl	80054c6 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	f003 0304 	and.w	r3, r3, #4
 800b244:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b24e:	f003 0304 	and.w	r3, r3, #4
 800b252:	2b00      	cmp	r3, #0
 800b254:	d108      	bne.n	800b268 <ethernetif_set_link+0x48>
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d005      	beq.n	800b268 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	4618      	mov	r0, r3
 800b262:	f007 fb99 	bl	8012998 <netif_set_link_up>
 800b266:	e011      	b.n	800b28c <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b270:	089b      	lsrs	r3, r3, #2
 800b272:	f003 0301 	and.w	r3, r3, #1
 800b276:	b2db      	uxtb	r3, r3
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d007      	beq.n	800b28c <ethernetif_set_link+0x6c>
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d104      	bne.n	800b28c <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	4618      	mov	r0, r3
 800b288:	f007 fbbe 	bl	8012a08 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800b28c:	20c8      	movs	r0, #200	; 0xc8
 800b28e:	f000 f9be 	bl	800b60e <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800b292:	e7cd      	b.n	800b230 <ethernetif_set_link+0x10>
 800b294:	2000ea64 	.word	0x2000ea64

0800b298 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b2ae:	089b      	lsrs	r3, r3, #2
 800b2b0:	f003 0301 	and.w	r3, r3, #1
 800b2b4:	b2db      	uxtb	r3, r3
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d05d      	beq.n	800b376 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800b2ba:	4b34      	ldr	r3, [pc, #208]	; (800b38c <ethernetif_update_config+0xf4>)
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d03f      	beq.n	800b342 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800b2c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4830      	ldr	r0, [pc, #192]	; (800b38c <ethernetif_update_config+0xf4>)
 800b2ca:	f7fa f964 	bl	8005596 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800b2ce:	f7f8 fb75 	bl	80039bc <HAL_GetTick>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800b2d6:	f107 0308 	add.w	r3, r7, #8
 800b2da:	461a      	mov	r2, r3
 800b2dc:	2101      	movs	r1, #1
 800b2de:	482b      	ldr	r0, [pc, #172]	; (800b38c <ethernetif_update_config+0xf4>)
 800b2e0:	f7fa f8f1 	bl	80054c6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800b2e4:	f7f8 fb6a 	bl	80039bc <HAL_GetTick>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	1ad3      	subs	r3, r2, r3
 800b2ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2f2:	d828      	bhi.n	800b346 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	f003 0320 	and.w	r3, r3, #32
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d0eb      	beq.n	800b2d6 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800b2fe:	f107 0308 	add.w	r3, r7, #8
 800b302:	461a      	mov	r2, r3
 800b304:	2110      	movs	r1, #16
 800b306:	4821      	ldr	r0, [pc, #132]	; (800b38c <ethernetif_update_config+0xf4>)
 800b308:	f7fa f8dd 	bl	80054c6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	f003 0304 	and.w	r3, r3, #4
 800b312:	2b00      	cmp	r3, #0
 800b314:	d004      	beq.n	800b320 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800b316:	4b1d      	ldr	r3, [pc, #116]	; (800b38c <ethernetif_update_config+0xf4>)
 800b318:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b31c:	60da      	str	r2, [r3, #12]
 800b31e:	e002      	b.n	800b326 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800b320:	4b1a      	ldr	r3, [pc, #104]	; (800b38c <ethernetif_update_config+0xf4>)
 800b322:	2200      	movs	r2, #0
 800b324:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	f003 0302 	and.w	r3, r3, #2
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d003      	beq.n	800b338 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800b330:	4b16      	ldr	r3, [pc, #88]	; (800b38c <ethernetif_update_config+0xf4>)
 800b332:	2200      	movs	r2, #0
 800b334:	609a      	str	r2, [r3, #8]
 800b336:	e016      	b.n	800b366 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800b338:	4b14      	ldr	r3, [pc, #80]	; (800b38c <ethernetif_update_config+0xf4>)
 800b33a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b33e:	609a      	str	r2, [r3, #8]
 800b340:	e011      	b.n	800b366 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800b342:	bf00      	nop
 800b344:	e000      	b.n	800b348 <ethernetif_update_config+0xb0>
          goto error;
 800b346:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800b348:	4b10      	ldr	r3, [pc, #64]	; (800b38c <ethernetif_update_config+0xf4>)
 800b34a:	68db      	ldr	r3, [r3, #12]
 800b34c:	08db      	lsrs	r3, r3, #3
 800b34e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800b350:	4b0e      	ldr	r3, [pc, #56]	; (800b38c <ethernetif_update_config+0xf4>)
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	085b      	lsrs	r3, r3, #1
 800b356:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800b358:	4313      	orrs	r3, r2
 800b35a:	b29b      	uxth	r3, r3
 800b35c:	461a      	mov	r2, r3
 800b35e:	2100      	movs	r1, #0
 800b360:	480a      	ldr	r0, [pc, #40]	; (800b38c <ethernetif_update_config+0xf4>)
 800b362:	f7fa f918 	bl	8005596 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800b366:	2100      	movs	r1, #0
 800b368:	4808      	ldr	r0, [pc, #32]	; (800b38c <ethernetif_update_config+0xf4>)
 800b36a:	f7fa f9d9 	bl	8005720 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800b36e:	4807      	ldr	r0, [pc, #28]	; (800b38c <ethernetif_update_config+0xf4>)
 800b370:	f7fa f977 	bl	8005662 <HAL_ETH_Start>
 800b374:	e002      	b.n	800b37c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800b376:	4805      	ldr	r0, [pc, #20]	; (800b38c <ethernetif_update_config+0xf4>)
 800b378:	f7fa f9a2 	bl	80056c0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 f807 	bl	800b390 <ethernetif_notify_conn_changed>
}
 800b382:	bf00      	nop
 800b384:	3710      	adds	r7, #16
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	2000ea64 	.word	0x2000ea64

0800b390 <ethernetif_notify_conn_changed>:
 * @brief  This function notify user about link status changement.
 * @param  netif: the network interface
 * @retval None
 */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */
}
 800b398:	bf00      	nop
 800b39a:	370c      	adds	r7, #12
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr

0800b3a4 <__NVIC_SetPriority>:
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b083      	sub	sp, #12
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	6039      	str	r1, [r7, #0]
 800b3ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b3b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	db0a      	blt.n	800b3ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	b2da      	uxtb	r2, r3
 800b3bc:	490c      	ldr	r1, [pc, #48]	; (800b3f0 <__NVIC_SetPriority+0x4c>)
 800b3be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3c2:	0112      	lsls	r2, r2, #4
 800b3c4:	b2d2      	uxtb	r2, r2
 800b3c6:	440b      	add	r3, r1
 800b3c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b3cc:	e00a      	b.n	800b3e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	b2da      	uxtb	r2, r3
 800b3d2:	4908      	ldr	r1, [pc, #32]	; (800b3f4 <__NVIC_SetPriority+0x50>)
 800b3d4:	79fb      	ldrb	r3, [r7, #7]
 800b3d6:	f003 030f 	and.w	r3, r3, #15
 800b3da:	3b04      	subs	r3, #4
 800b3dc:	0112      	lsls	r2, r2, #4
 800b3de:	b2d2      	uxtb	r2, r2
 800b3e0:	440b      	add	r3, r1
 800b3e2:	761a      	strb	r2, [r3, #24]
}
 800b3e4:	bf00      	nop
 800b3e6:	370c      	adds	r7, #12
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr
 800b3f0:	e000e100 	.word	0xe000e100
 800b3f4:	e000ed00 	.word	0xe000ed00

0800b3f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b3fc:	4b05      	ldr	r3, [pc, #20]	; (800b414 <SysTick_Handler+0x1c>)
 800b3fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b400:	f002 fdfa 	bl	800dff8 <xTaskGetSchedulerState>
 800b404:	4603      	mov	r3, r0
 800b406:	2b01      	cmp	r3, #1
 800b408:	d001      	beq.n	800b40e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b40a:	f003 fd9d 	bl	800ef48 <xPortSysTickHandler>
  }
}
 800b40e:	bf00      	nop
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	e000e010 	.word	0xe000e010

0800b418 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b418:	b580      	push	{r7, lr}
 800b41a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b41c:	2100      	movs	r1, #0
 800b41e:	f06f 0004 	mvn.w	r0, #4
 800b422:	f7ff ffbf 	bl	800b3a4 <__NVIC_SetPriority>
#endif
}
 800b426:	bf00      	nop
 800b428:	bd80      	pop	{r7, pc}
	...

0800b42c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b432:	f3ef 8305 	mrs	r3, IPSR
 800b436:	603b      	str	r3, [r7, #0]
  return(result);
 800b438:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d003      	beq.n	800b446 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b43e:	f06f 0305 	mvn.w	r3, #5
 800b442:	607b      	str	r3, [r7, #4]
 800b444:	e00c      	b.n	800b460 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b446:	4b0a      	ldr	r3, [pc, #40]	; (800b470 <osKernelInitialize+0x44>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d105      	bne.n	800b45a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b44e:	4b08      	ldr	r3, [pc, #32]	; (800b470 <osKernelInitialize+0x44>)
 800b450:	2201      	movs	r2, #1
 800b452:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b454:	2300      	movs	r3, #0
 800b456:	607b      	str	r3, [r7, #4]
 800b458:	e002      	b.n	800b460 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b45a:	f04f 33ff 	mov.w	r3, #4294967295
 800b45e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b460:	687b      	ldr	r3, [r7, #4]
}
 800b462:	4618      	mov	r0, r3
 800b464:	370c      	adds	r7, #12
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr
 800b46e:	bf00      	nop
 800b470:	20000188 	.word	0x20000188

0800b474 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b474:	b580      	push	{r7, lr}
 800b476:	b082      	sub	sp, #8
 800b478:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b47a:	f3ef 8305 	mrs	r3, IPSR
 800b47e:	603b      	str	r3, [r7, #0]
  return(result);
 800b480:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b482:	2b00      	cmp	r3, #0
 800b484:	d003      	beq.n	800b48e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b486:	f06f 0305 	mvn.w	r3, #5
 800b48a:	607b      	str	r3, [r7, #4]
 800b48c:	e010      	b.n	800b4b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b48e:	4b0b      	ldr	r3, [pc, #44]	; (800b4bc <osKernelStart+0x48>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2b01      	cmp	r3, #1
 800b494:	d109      	bne.n	800b4aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b496:	f7ff ffbf 	bl	800b418 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b49a:	4b08      	ldr	r3, [pc, #32]	; (800b4bc <osKernelStart+0x48>)
 800b49c:	2202      	movs	r2, #2
 800b49e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b4a0:	f002 f92c 	bl	800d6fc <vTaskStartScheduler>
      stat = osOK;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	607b      	str	r3, [r7, #4]
 800b4a8:	e002      	b.n	800b4b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b4aa:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b4b0:	687b      	ldr	r3, [r7, #4]
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3708      	adds	r7, #8
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	20000188 	.word	0x20000188

0800b4c0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4c6:	f3ef 8305 	mrs	r3, IPSR
 800b4ca:	603b      	str	r3, [r7, #0]
  return(result);
 800b4cc:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d003      	beq.n	800b4da <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800b4d2:	f002 fa3f 	bl	800d954 <xTaskGetTickCountFromISR>
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	e002      	b.n	800b4e0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800b4da:	f002 fa2b 	bl	800d934 <xTaskGetTickCount>
 800b4de:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800b4e0:	687b      	ldr	r3, [r7, #4]
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3708      	adds	r7, #8
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b08e      	sub	sp, #56	; 0x38
 800b4ee:	af04      	add	r7, sp, #16
 800b4f0:	60f8      	str	r0, [r7, #12]
 800b4f2:	60b9      	str	r1, [r7, #8]
 800b4f4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4fa:	f3ef 8305 	mrs	r3, IPSR
 800b4fe:	617b      	str	r3, [r7, #20]
  return(result);
 800b500:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b502:	2b00      	cmp	r3, #0
 800b504:	d17e      	bne.n	800b604 <osThreadNew+0x11a>
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d07b      	beq.n	800b604 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b50c:	2380      	movs	r3, #128	; 0x80
 800b50e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b510:	2318      	movs	r3, #24
 800b512:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b514:	2300      	movs	r3, #0
 800b516:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b518:	f04f 33ff 	mov.w	r3, #4294967295
 800b51c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d045      	beq.n	800b5b0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d002      	beq.n	800b532 <osThreadNew+0x48>
        name = attr->name;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	699b      	ldr	r3, [r3, #24]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d002      	beq.n	800b540 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	699b      	ldr	r3, [r3, #24]
 800b53e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b540:	69fb      	ldr	r3, [r7, #28]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d008      	beq.n	800b558 <osThreadNew+0x6e>
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	2b38      	cmp	r3, #56	; 0x38
 800b54a:	d805      	bhi.n	800b558 <osThreadNew+0x6e>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	f003 0301 	and.w	r3, r3, #1
 800b554:	2b00      	cmp	r3, #0
 800b556:	d001      	beq.n	800b55c <osThreadNew+0x72>
        return (NULL);
 800b558:	2300      	movs	r3, #0
 800b55a:	e054      	b.n	800b606 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	695b      	ldr	r3, [r3, #20]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d003      	beq.n	800b56c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	695b      	ldr	r3, [r3, #20]
 800b568:	089b      	lsrs	r3, r3, #2
 800b56a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00e      	beq.n	800b592 <osThreadNew+0xa8>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	68db      	ldr	r3, [r3, #12]
 800b578:	2bbb      	cmp	r3, #187	; 0xbb
 800b57a:	d90a      	bls.n	800b592 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b580:	2b00      	cmp	r3, #0
 800b582:	d006      	beq.n	800b592 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	695b      	ldr	r3, [r3, #20]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d002      	beq.n	800b592 <osThreadNew+0xa8>
        mem = 1;
 800b58c:	2301      	movs	r3, #1
 800b58e:	61bb      	str	r3, [r7, #24]
 800b590:	e010      	b.n	800b5b4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d10c      	bne.n	800b5b4 <osThreadNew+0xca>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d108      	bne.n	800b5b4 <osThreadNew+0xca>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	691b      	ldr	r3, [r3, #16]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d104      	bne.n	800b5b4 <osThreadNew+0xca>
          mem = 0;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	61bb      	str	r3, [r7, #24]
 800b5ae:	e001      	b.n	800b5b4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d110      	bne.n	800b5dc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b5be:	687a      	ldr	r2, [r7, #4]
 800b5c0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b5c2:	9202      	str	r2, [sp, #8]
 800b5c4:	9301      	str	r3, [sp, #4]
 800b5c6:	69fb      	ldr	r3, [r7, #28]
 800b5c8:	9300      	str	r3, [sp, #0]
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	6a3a      	ldr	r2, [r7, #32]
 800b5ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b5d0:	68f8      	ldr	r0, [r7, #12]
 800b5d2:	f001 fea7 	bl	800d324 <xTaskCreateStatic>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	613b      	str	r3, [r7, #16]
 800b5da:	e013      	b.n	800b604 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b5dc:	69bb      	ldr	r3, [r7, #24]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d110      	bne.n	800b604 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b5e2:	6a3b      	ldr	r3, [r7, #32]
 800b5e4:	b29a      	uxth	r2, r3
 800b5e6:	f107 0310 	add.w	r3, r7, #16
 800b5ea:	9301      	str	r3, [sp, #4]
 800b5ec:	69fb      	ldr	r3, [r7, #28]
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b5f4:	68f8      	ldr	r0, [r7, #12]
 800b5f6:	f001 fef2 	bl	800d3de <xTaskCreate>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d001      	beq.n	800b604 <osThreadNew+0x11a>
            hTask = NULL;
 800b600:	2300      	movs	r3, #0
 800b602:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b604:	693b      	ldr	r3, [r7, #16]
}
 800b606:	4618      	mov	r0, r3
 800b608:	3728      	adds	r7, #40	; 0x28
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b60e:	b580      	push	{r7, lr}
 800b610:	b084      	sub	sp, #16
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b616:	f3ef 8305 	mrs	r3, IPSR
 800b61a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b61c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d003      	beq.n	800b62a <osDelay+0x1c>
    stat = osErrorISR;
 800b622:	f06f 0305 	mvn.w	r3, #5
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	e007      	b.n	800b63a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b62a:	2300      	movs	r3, #0
 800b62c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d002      	beq.n	800b63a <osDelay+0x2c>
      vTaskDelay(ticks);
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f002 f82d 	bl	800d694 <vTaskDelay>
    }
  }

  return (stat);
 800b63a:	68fb      	ldr	r3, [r7, #12]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f003 fa99 	bl	800eb84 <pvTimerGetTimerID>
 800b652:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d005      	beq.n	800b666 <TimerCallback+0x22>
    callb->func (callb->arg);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	68fa      	ldr	r2, [r7, #12]
 800b660:	6852      	ldr	r2, [r2, #4]
 800b662:	4610      	mov	r0, r2
 800b664:	4798      	blx	r3
  }
}
 800b666:	bf00      	nop
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
	...

0800b670 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800b670:	b580      	push	{r7, lr}
 800b672:	b08c      	sub	sp, #48	; 0x30
 800b674:	af02      	add	r7, sp, #8
 800b676:	60f8      	str	r0, [r7, #12]
 800b678:	607a      	str	r2, [r7, #4]
 800b67a:	603b      	str	r3, [r7, #0]
 800b67c:	460b      	mov	r3, r1
 800b67e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800b680:	2300      	movs	r3, #0
 800b682:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b684:	f3ef 8305 	mrs	r3, IPSR
 800b688:	613b      	str	r3, [r7, #16]
  return(result);
 800b68a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d163      	bne.n	800b758 <osTimerNew+0xe8>
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d060      	beq.n	800b758 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800b696:	2008      	movs	r0, #8
 800b698:	f003 fce6 	bl	800f068 <pvPortMalloc>
 800b69c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d059      	beq.n	800b758 <osTimerNew+0xe8>
      callb->func = func;
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	68fa      	ldr	r2, [r7, #12]
 800b6a8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800b6b0:	7afb      	ldrb	r3, [r7, #11]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d102      	bne.n	800b6bc <osTimerNew+0x4c>
        reload = pdFALSE;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	61fb      	str	r3, [r7, #28]
 800b6ba:	e001      	b.n	800b6c0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800b6c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b6c4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d01c      	beq.n	800b70a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d002      	beq.n	800b6de <osTimerNew+0x6e>
          name = attr->name;
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d006      	beq.n	800b6f4 <osTimerNew+0x84>
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	2b2b      	cmp	r3, #43	; 0x2b
 800b6ec:	d902      	bls.n	800b6f4 <osTimerNew+0x84>
          mem = 1;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	61bb      	str	r3, [r7, #24]
 800b6f2:	e00c      	b.n	800b70e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	689b      	ldr	r3, [r3, #8]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d108      	bne.n	800b70e <osTimerNew+0x9e>
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d104      	bne.n	800b70e <osTimerNew+0x9e>
            mem = 0;
 800b704:	2300      	movs	r3, #0
 800b706:	61bb      	str	r3, [r7, #24]
 800b708:	e001      	b.n	800b70e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800b70a:	2300      	movs	r3, #0
 800b70c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d10c      	bne.n	800b72e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	689b      	ldr	r3, [r3, #8]
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	4b12      	ldr	r3, [pc, #72]	; (800b764 <osTimerNew+0xf4>)
 800b71c:	9300      	str	r3, [sp, #0]
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	69fa      	ldr	r2, [r7, #28]
 800b722:	2101      	movs	r1, #1
 800b724:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b726:	f002 feae 	bl	800e486 <xTimerCreateStatic>
 800b72a:	6238      	str	r0, [r7, #32]
 800b72c:	e00b      	b.n	800b746 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800b72e:	69bb      	ldr	r3, [r7, #24]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d108      	bne.n	800b746 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800b734:	4b0b      	ldr	r3, [pc, #44]	; (800b764 <osTimerNew+0xf4>)
 800b736:	9300      	str	r3, [sp, #0]
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	69fa      	ldr	r2, [r7, #28]
 800b73c:	2101      	movs	r1, #1
 800b73e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b740:	f002 fe80 	bl	800e444 <xTimerCreate>
 800b744:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800b746:	6a3b      	ldr	r3, [r7, #32]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d105      	bne.n	800b758 <osTimerNew+0xe8>
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d002      	beq.n	800b758 <osTimerNew+0xe8>
        vPortFree (callb);
 800b752:	6978      	ldr	r0, [r7, #20]
 800b754:	f003 fd54 	bl	800f200 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800b758:	6a3b      	ldr	r3, [r7, #32]
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3728      	adds	r7, #40	; 0x28
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}
 800b762:	bf00      	nop
 800b764:	0800b645 	.word	0x0800b645

0800b768 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800b768:	b580      	push	{r7, lr}
 800b76a:	b088      	sub	sp, #32
 800b76c:	af02      	add	r7, sp, #8
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b776:	f3ef 8305 	mrs	r3, IPSR
 800b77a:	60fb      	str	r3, [r7, #12]
  return(result);
 800b77c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d003      	beq.n	800b78a <osTimerStart+0x22>
    stat = osErrorISR;
 800b782:	f06f 0305 	mvn.w	r3, #5
 800b786:	617b      	str	r3, [r7, #20]
 800b788:	e017      	b.n	800b7ba <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d103      	bne.n	800b798 <osTimerStart+0x30>
    stat = osErrorParameter;
 800b790:	f06f 0303 	mvn.w	r3, #3
 800b794:	617b      	str	r3, [r7, #20]
 800b796:	e010      	b.n	800b7ba <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800b798:	2300      	movs	r3, #0
 800b79a:	9300      	str	r3, [sp, #0]
 800b79c:	2300      	movs	r3, #0
 800b79e:	683a      	ldr	r2, [r7, #0]
 800b7a0:	2104      	movs	r1, #4
 800b7a2:	6938      	ldr	r0, [r7, #16]
 800b7a4:	f002 fee8 	bl	800e578 <xTimerGenericCommand>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d102      	bne.n	800b7b4 <osTimerStart+0x4c>
      stat = osOK;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	617b      	str	r3, [r7, #20]
 800b7b2:	e002      	b.n	800b7ba <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800b7b4:	f06f 0302 	mvn.w	r3, #2
 800b7b8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800b7ba:	697b      	ldr	r3, [r7, #20]
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3718      	adds	r7, #24
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}

0800b7c4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b088      	sub	sp, #32
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7d0:	f3ef 8305 	mrs	r3, IPSR
 800b7d4:	60bb      	str	r3, [r7, #8]
  return(result);
 800b7d6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d174      	bne.n	800b8c6 <osMutexNew+0x102>
    if (attr != NULL) {
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d003      	beq.n	800b7ea <osMutexNew+0x26>
      type = attr->attr_bits;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	61bb      	str	r3, [r7, #24]
 800b7e8:	e001      	b.n	800b7ee <osMutexNew+0x2a>
    } else {
      type = 0U;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	f003 0301 	and.w	r3, r3, #1
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d002      	beq.n	800b7fe <osMutexNew+0x3a>
      rmtx = 1U;
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	617b      	str	r3, [r7, #20]
 800b7fc:	e001      	b.n	800b802 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800b7fe:	2300      	movs	r3, #0
 800b800:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b802:	69bb      	ldr	r3, [r7, #24]
 800b804:	f003 0308 	and.w	r3, r3, #8
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d15c      	bne.n	800b8c6 <osMutexNew+0x102>
      mem = -1;
 800b80c:	f04f 33ff 	mov.w	r3, #4294967295
 800b810:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d015      	beq.n	800b844 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	689b      	ldr	r3, [r3, #8]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d006      	beq.n	800b82e <osMutexNew+0x6a>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	2b4f      	cmp	r3, #79	; 0x4f
 800b826:	d902      	bls.n	800b82e <osMutexNew+0x6a>
          mem = 1;
 800b828:	2301      	movs	r3, #1
 800b82a:	613b      	str	r3, [r7, #16]
 800b82c:	e00c      	b.n	800b848 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d108      	bne.n	800b848 <osMutexNew+0x84>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	68db      	ldr	r3, [r3, #12]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d104      	bne.n	800b848 <osMutexNew+0x84>
            mem = 0;
 800b83e:	2300      	movs	r3, #0
 800b840:	613b      	str	r3, [r7, #16]
 800b842:	e001      	b.n	800b848 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800b844:	2300      	movs	r3, #0
 800b846:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	d112      	bne.n	800b874 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d007      	beq.n	800b864 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	4619      	mov	r1, r3
 800b85a:	2004      	movs	r0, #4
 800b85c:	f000 fdd1 	bl	800c402 <xQueueCreateMutexStatic>
 800b860:	61f8      	str	r0, [r7, #28]
 800b862:	e016      	b.n	800b892 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	4619      	mov	r1, r3
 800b86a:	2001      	movs	r0, #1
 800b86c:	f000 fdc9 	bl	800c402 <xQueueCreateMutexStatic>
 800b870:	61f8      	str	r0, [r7, #28]
 800b872:	e00e      	b.n	800b892 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d10b      	bne.n	800b892 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d004      	beq.n	800b88a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800b880:	2004      	movs	r0, #4
 800b882:	f000 fda6 	bl	800c3d2 <xQueueCreateMutex>
 800b886:	61f8      	str	r0, [r7, #28]
 800b888:	e003      	b.n	800b892 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800b88a:	2001      	movs	r0, #1
 800b88c:	f000 fda1 	bl	800c3d2 <xQueueCreateMutex>
 800b890:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d00c      	beq.n	800b8b2 <osMutexNew+0xee>
        if (attr != NULL) {
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d003      	beq.n	800b8a6 <osMutexNew+0xe2>
          name = attr->name;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	60fb      	str	r3, [r7, #12]
 800b8a4:	e001      	b.n	800b8aa <osMutexNew+0xe6>
        } else {
          name = NULL;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800b8aa:	68f9      	ldr	r1, [r7, #12]
 800b8ac:	69f8      	ldr	r0, [r7, #28]
 800b8ae:	f001 fcb1 	bl	800d214 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d006      	beq.n	800b8c6 <osMutexNew+0x102>
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d003      	beq.n	800b8c6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	f043 0301 	orr.w	r3, r3, #1
 800b8c4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800b8c6:	69fb      	ldr	r3, [r7, #28]
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3720      	adds	r7, #32
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b086      	sub	sp, #24
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f023 0301 	bic.w	r3, r3, #1
 800b8e0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f003 0301 	and.w	r3, r3, #1
 800b8e8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8ee:	f3ef 8305 	mrs	r3, IPSR
 800b8f2:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8f4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d003      	beq.n	800b902 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800b8fa:	f06f 0305 	mvn.w	r3, #5
 800b8fe:	617b      	str	r3, [r7, #20]
 800b900:	e02c      	b.n	800b95c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d103      	bne.n	800b910 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800b908:	f06f 0303 	mvn.w	r3, #3
 800b90c:	617b      	str	r3, [r7, #20]
 800b90e:	e025      	b.n	800b95c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d011      	beq.n	800b93a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800b916:	6839      	ldr	r1, [r7, #0]
 800b918:	6938      	ldr	r0, [r7, #16]
 800b91a:	f000 fdc1 	bl	800c4a0 <xQueueTakeMutexRecursive>
 800b91e:	4603      	mov	r3, r0
 800b920:	2b01      	cmp	r3, #1
 800b922:	d01b      	beq.n	800b95c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d003      	beq.n	800b932 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800b92a:	f06f 0301 	mvn.w	r3, #1
 800b92e:	617b      	str	r3, [r7, #20]
 800b930:	e014      	b.n	800b95c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b932:	f06f 0302 	mvn.w	r3, #2
 800b936:	617b      	str	r3, [r7, #20]
 800b938:	e010      	b.n	800b95c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800b93a:	6839      	ldr	r1, [r7, #0]
 800b93c:	6938      	ldr	r0, [r7, #16]
 800b93e:	f001 f955 	bl	800cbec <xQueueSemaphoreTake>
 800b942:	4603      	mov	r3, r0
 800b944:	2b01      	cmp	r3, #1
 800b946:	d009      	beq.n	800b95c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d003      	beq.n	800b956 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800b94e:	f06f 0301 	mvn.w	r3, #1
 800b952:	617b      	str	r3, [r7, #20]
 800b954:	e002      	b.n	800b95c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b956:	f06f 0302 	mvn.w	r3, #2
 800b95a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800b95c:	697b      	ldr	r3, [r7, #20]
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3718      	adds	r7, #24
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}

0800b966 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800b966:	b580      	push	{r7, lr}
 800b968:	b086      	sub	sp, #24
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f023 0301 	bic.w	r3, r3, #1
 800b974:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f003 0301 	and.w	r3, r3, #1
 800b97c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b97e:	2300      	movs	r3, #0
 800b980:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b982:	f3ef 8305 	mrs	r3, IPSR
 800b986:	60bb      	str	r3, [r7, #8]
  return(result);
 800b988:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d003      	beq.n	800b996 <osMutexRelease+0x30>
    stat = osErrorISR;
 800b98e:	f06f 0305 	mvn.w	r3, #5
 800b992:	617b      	str	r3, [r7, #20]
 800b994:	e01f      	b.n	800b9d6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d103      	bne.n	800b9a4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800b99c:	f06f 0303 	mvn.w	r3, #3
 800b9a0:	617b      	str	r3, [r7, #20]
 800b9a2:	e018      	b.n	800b9d6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d009      	beq.n	800b9be <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800b9aa:	6938      	ldr	r0, [r7, #16]
 800b9ac:	f000 fd44 	bl	800c438 <xQueueGiveMutexRecursive>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b01      	cmp	r3, #1
 800b9b4:	d00f      	beq.n	800b9d6 <osMutexRelease+0x70>
        stat = osErrorResource;
 800b9b6:	f06f 0302 	mvn.w	r3, #2
 800b9ba:	617b      	str	r3, [r7, #20]
 800b9bc:	e00b      	b.n	800b9d6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800b9be:	2300      	movs	r3, #0
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	6938      	ldr	r0, [r7, #16]
 800b9c6:	f000 fe0b 	bl	800c5e0 <xQueueGenericSend>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d002      	beq.n	800b9d6 <osMutexRelease+0x70>
        stat = osErrorResource;
 800b9d0:	f06f 0302 	mvn.w	r3, #2
 800b9d4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b9d6:	697b      	ldr	r3, [r7, #20]
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3718      	adds	r7, #24
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b08a      	sub	sp, #40	; 0x28
 800b9e4:	af02      	add	r7, sp, #8
 800b9e6:	60f8      	str	r0, [r7, #12]
 800b9e8:	60b9      	str	r1, [r7, #8]
 800b9ea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b9f0:	f3ef 8305 	mrs	r3, IPSR
 800b9f4:	613b      	str	r3, [r7, #16]
  return(result);
 800b9f6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d175      	bne.n	800bae8 <osSemaphoreNew+0x108>
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d072      	beq.n	800bae8 <osSemaphoreNew+0x108>
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d86e      	bhi.n	800bae8 <osSemaphoreNew+0x108>
    mem = -1;
 800ba0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba0e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d015      	beq.n	800ba42 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d006      	beq.n	800ba2c <osSemaphoreNew+0x4c>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	68db      	ldr	r3, [r3, #12]
 800ba22:	2b4f      	cmp	r3, #79	; 0x4f
 800ba24:	d902      	bls.n	800ba2c <osSemaphoreNew+0x4c>
        mem = 1;
 800ba26:	2301      	movs	r3, #1
 800ba28:	61bb      	str	r3, [r7, #24]
 800ba2a:	e00c      	b.n	800ba46 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	689b      	ldr	r3, [r3, #8]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d108      	bne.n	800ba46 <osSemaphoreNew+0x66>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68db      	ldr	r3, [r3, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d104      	bne.n	800ba46 <osSemaphoreNew+0x66>
          mem = 0;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	61bb      	str	r3, [r7, #24]
 800ba40:	e001      	b.n	800ba46 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ba42:	2300      	movs	r3, #0
 800ba44:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ba46:	69bb      	ldr	r3, [r7, #24]
 800ba48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba4c:	d04c      	beq.n	800bae8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d128      	bne.n	800baa6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ba54:	69bb      	ldr	r3, [r7, #24]
 800ba56:	2b01      	cmp	r3, #1
 800ba58:	d10a      	bne.n	800ba70 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	2203      	movs	r2, #3
 800ba60:	9200      	str	r2, [sp, #0]
 800ba62:	2200      	movs	r2, #0
 800ba64:	2100      	movs	r1, #0
 800ba66:	2001      	movs	r0, #1
 800ba68:	f000 fbc4 	bl	800c1f4 <xQueueGenericCreateStatic>
 800ba6c:	61f8      	str	r0, [r7, #28]
 800ba6e:	e005      	b.n	800ba7c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ba70:	2203      	movs	r2, #3
 800ba72:	2100      	movs	r1, #0
 800ba74:	2001      	movs	r0, #1
 800ba76:	f000 fc35 	bl	800c2e4 <xQueueGenericCreate>
 800ba7a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ba7c:	69fb      	ldr	r3, [r7, #28]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d022      	beq.n	800bac8 <osSemaphoreNew+0xe8>
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d01f      	beq.n	800bac8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ba88:	2300      	movs	r3, #0
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	2100      	movs	r1, #0
 800ba8e:	69f8      	ldr	r0, [r7, #28]
 800ba90:	f000 fda6 	bl	800c5e0 <xQueueGenericSend>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d016      	beq.n	800bac8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ba9a:	69f8      	ldr	r0, [r7, #28]
 800ba9c:	f001 fa6e 	bl	800cf7c <vQueueDelete>
            hSemaphore = NULL;
 800baa0:	2300      	movs	r3, #0
 800baa2:	61fb      	str	r3, [r7, #28]
 800baa4:	e010      	b.n	800bac8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800baa6:	69bb      	ldr	r3, [r7, #24]
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	d108      	bne.n	800babe <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	461a      	mov	r2, r3
 800bab2:	68b9      	ldr	r1, [r7, #8]
 800bab4:	68f8      	ldr	r0, [r7, #12]
 800bab6:	f000 fd29 	bl	800c50c <xQueueCreateCountingSemaphoreStatic>
 800baba:	61f8      	str	r0, [r7, #28]
 800babc:	e004      	b.n	800bac8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800babe:	68b9      	ldr	r1, [r7, #8]
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f000 fd5a 	bl	800c57a <xQueueCreateCountingSemaphore>
 800bac6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800bac8:	69fb      	ldr	r3, [r7, #28]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00c      	beq.n	800bae8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d003      	beq.n	800badc <osSemaphoreNew+0xfc>
          name = attr->name;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	617b      	str	r3, [r7, #20]
 800bada:	e001      	b.n	800bae0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800badc:	2300      	movs	r3, #0
 800bade:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800bae0:	6979      	ldr	r1, [r7, #20]
 800bae2:	69f8      	ldr	r0, [r7, #28]
 800bae4:	f001 fb96 	bl	800d214 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800bae8:	69fb      	ldr	r3, [r7, #28]
}
 800baea:	4618      	mov	r0, r3
 800baec:	3720      	adds	r7, #32
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
	...

0800baf4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b086      	sub	sp, #24
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bb02:	2300      	movs	r3, #0
 800bb04:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d103      	bne.n	800bb14 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800bb0c:	f06f 0303 	mvn.w	r3, #3
 800bb10:	617b      	str	r3, [r7, #20]
 800bb12:	e039      	b.n	800bb88 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb14:	f3ef 8305 	mrs	r3, IPSR
 800bb18:	60fb      	str	r3, [r7, #12]
  return(result);
 800bb1a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d022      	beq.n	800bb66 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d003      	beq.n	800bb2e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800bb26:	f06f 0303 	mvn.w	r3, #3
 800bb2a:	617b      	str	r3, [r7, #20]
 800bb2c:	e02c      	b.n	800bb88 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800bb32:	f107 0308 	add.w	r3, r7, #8
 800bb36:	461a      	mov	r2, r3
 800bb38:	2100      	movs	r1, #0
 800bb3a:	6938      	ldr	r0, [r7, #16]
 800bb3c:	f001 f962 	bl	800ce04 <xQueueReceiveFromISR>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d003      	beq.n	800bb4e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800bb46:	f06f 0302 	mvn.w	r3, #2
 800bb4a:	617b      	str	r3, [r7, #20]
 800bb4c:	e01c      	b.n	800bb88 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d019      	beq.n	800bb88 <osSemaphoreAcquire+0x94>
 800bb54:	4b0f      	ldr	r3, [pc, #60]	; (800bb94 <osSemaphoreAcquire+0xa0>)
 800bb56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb5a:	601a      	str	r2, [r3, #0]
 800bb5c:	f3bf 8f4f 	dsb	sy
 800bb60:	f3bf 8f6f 	isb	sy
 800bb64:	e010      	b.n	800bb88 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800bb66:	6839      	ldr	r1, [r7, #0]
 800bb68:	6938      	ldr	r0, [r7, #16]
 800bb6a:	f001 f83f 	bl	800cbec <xQueueSemaphoreTake>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d009      	beq.n	800bb88 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d003      	beq.n	800bb82 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800bb7a:	f06f 0301 	mvn.w	r3, #1
 800bb7e:	617b      	str	r3, [r7, #20]
 800bb80:	e002      	b.n	800bb88 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800bb82:	f06f 0302 	mvn.w	r3, #2
 800bb86:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800bb88:	697b      	ldr	r3, [r7, #20]
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3718      	adds	r7, #24
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}
 800bb92:	bf00      	nop
 800bb94:	e000ed04 	.word	0xe000ed04

0800bb98 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b086      	sub	sp, #24
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bba4:	2300      	movs	r3, #0
 800bba6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d103      	bne.n	800bbb6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800bbae:	f06f 0303 	mvn.w	r3, #3
 800bbb2:	617b      	str	r3, [r7, #20]
 800bbb4:	e02c      	b.n	800bc10 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbb6:	f3ef 8305 	mrs	r3, IPSR
 800bbba:	60fb      	str	r3, [r7, #12]
  return(result);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d01a      	beq.n	800bbf8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bbc6:	f107 0308 	add.w	r3, r7, #8
 800bbca:	4619      	mov	r1, r3
 800bbcc:	6938      	ldr	r0, [r7, #16]
 800bbce:	f000 fea0 	bl	800c912 <xQueueGiveFromISR>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d003      	beq.n	800bbe0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800bbd8:	f06f 0302 	mvn.w	r3, #2
 800bbdc:	617b      	str	r3, [r7, #20]
 800bbde:	e017      	b.n	800bc10 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d014      	beq.n	800bc10 <osSemaphoreRelease+0x78>
 800bbe6:	4b0d      	ldr	r3, [pc, #52]	; (800bc1c <osSemaphoreRelease+0x84>)
 800bbe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbec:	601a      	str	r2, [r3, #0]
 800bbee:	f3bf 8f4f 	dsb	sy
 800bbf2:	f3bf 8f6f 	isb	sy
 800bbf6:	e00b      	b.n	800bc10 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	2100      	movs	r1, #0
 800bbfe:	6938      	ldr	r0, [r7, #16]
 800bc00:	f000 fcee 	bl	800c5e0 <xQueueGenericSend>
 800bc04:	4603      	mov	r3, r0
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d002      	beq.n	800bc10 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800bc0a:	f06f 0302 	mvn.w	r3, #2
 800bc0e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800bc10:	697b      	ldr	r3, [r7, #20]
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	3718      	adds	r7, #24
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	e000ed04 	.word	0xe000ed04

0800bc20 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc2c:	f3ef 8305 	mrs	r3, IPSR
 800bc30:	60fb      	str	r3, [r7, #12]
  return(result);
 800bc32:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d003      	beq.n	800bc40 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800bc38:	f06f 0305 	mvn.w	r3, #5
 800bc3c:	617b      	str	r3, [r7, #20]
 800bc3e:	e00e      	b.n	800bc5e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d103      	bne.n	800bc4e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800bc46:	f06f 0303 	mvn.w	r3, #3
 800bc4a:	617b      	str	r3, [r7, #20]
 800bc4c:	e007      	b.n	800bc5e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800bc4e:	6938      	ldr	r0, [r7, #16]
 800bc50:	f001 fb0a 	bl	800d268 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800bc54:	2300      	movs	r3, #0
 800bc56:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800bc58:	6938      	ldr	r0, [r7, #16]
 800bc5a:	f001 f98f 	bl	800cf7c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800bc5e:	697b      	ldr	r3, [r7, #20]
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3718      	adds	r7, #24
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08a      	sub	sp, #40	; 0x28
 800bc6c:	af02      	add	r7, sp, #8
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800bc74:	2300      	movs	r3, #0
 800bc76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc78:	f3ef 8305 	mrs	r3, IPSR
 800bc7c:	613b      	str	r3, [r7, #16]
  return(result);
 800bc7e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d15f      	bne.n	800bd44 <osMessageQueueNew+0xdc>
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d05c      	beq.n	800bd44 <osMessageQueueNew+0xdc>
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d059      	beq.n	800bd44 <osMessageQueueNew+0xdc>
    mem = -1;
 800bc90:	f04f 33ff 	mov.w	r3, #4294967295
 800bc94:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d029      	beq.n	800bcf0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	689b      	ldr	r3, [r3, #8]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d012      	beq.n	800bcca <osMessageQueueNew+0x62>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	2b4f      	cmp	r3, #79	; 0x4f
 800bcaa:	d90e      	bls.n	800bcca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d00a      	beq.n	800bcca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	695a      	ldr	r2, [r3, #20]
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	68b9      	ldr	r1, [r7, #8]
 800bcbc:	fb01 f303 	mul.w	r3, r1, r3
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d302      	bcc.n	800bcca <osMessageQueueNew+0x62>
        mem = 1;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	61bb      	str	r3, [r7, #24]
 800bcc8:	e014      	b.n	800bcf4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	689b      	ldr	r3, [r3, #8]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d110      	bne.n	800bcf4 <osMessageQueueNew+0x8c>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	68db      	ldr	r3, [r3, #12]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d10c      	bne.n	800bcf4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d108      	bne.n	800bcf4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	695b      	ldr	r3, [r3, #20]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d104      	bne.n	800bcf4 <osMessageQueueNew+0x8c>
          mem = 0;
 800bcea:	2300      	movs	r3, #0
 800bcec:	61bb      	str	r3, [r7, #24]
 800bcee:	e001      	b.n	800bcf4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bcf4:	69bb      	ldr	r3, [r7, #24]
 800bcf6:	2b01      	cmp	r3, #1
 800bcf8:	d10b      	bne.n	800bd12 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	691a      	ldr	r2, [r3, #16]
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	689b      	ldr	r3, [r3, #8]
 800bd02:	2100      	movs	r1, #0
 800bd04:	9100      	str	r1, [sp, #0]
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	68f8      	ldr	r0, [r7, #12]
 800bd0a:	f000 fa73 	bl	800c1f4 <xQueueGenericCreateStatic>
 800bd0e:	61f8      	str	r0, [r7, #28]
 800bd10:	e008      	b.n	800bd24 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800bd12:	69bb      	ldr	r3, [r7, #24]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d105      	bne.n	800bd24 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800bd18:	2200      	movs	r2, #0
 800bd1a:	68b9      	ldr	r1, [r7, #8]
 800bd1c:	68f8      	ldr	r0, [r7, #12]
 800bd1e:	f000 fae1 	bl	800c2e4 <xQueueGenericCreate>
 800bd22:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800bd24:	69fb      	ldr	r3, [r7, #28]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d00c      	beq.n	800bd44 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d003      	beq.n	800bd38 <osMessageQueueNew+0xd0>
        name = attr->name;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	617b      	str	r3, [r7, #20]
 800bd36:	e001      	b.n	800bd3c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800bd3c:	6979      	ldr	r1, [r7, #20]
 800bd3e:	69f8      	ldr	r0, [r7, #28]
 800bd40:	f001 fa68 	bl	800d214 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800bd44:	69fb      	ldr	r3, [r7, #28]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3720      	adds	r7, #32
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
	...

0800bd50 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b088      	sub	sp, #32
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	603b      	str	r3, [r7, #0]
 800bd5c:	4613      	mov	r3, r2
 800bd5e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800bd64:	2300      	movs	r3, #0
 800bd66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bd68:	f3ef 8305 	mrs	r3, IPSR
 800bd6c:	617b      	str	r3, [r7, #20]
  return(result);
 800bd6e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d028      	beq.n	800bdc6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd74:	69bb      	ldr	r3, [r7, #24]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d005      	beq.n	800bd86 <osMessageQueuePut+0x36>
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d002      	beq.n	800bd86 <osMessageQueuePut+0x36>
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d003      	beq.n	800bd8e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800bd86:	f06f 0303 	mvn.w	r3, #3
 800bd8a:	61fb      	str	r3, [r7, #28]
 800bd8c:	e038      	b.n	800be00 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800bd92:	f107 0210 	add.w	r2, r7, #16
 800bd96:	2300      	movs	r3, #0
 800bd98:	68b9      	ldr	r1, [r7, #8]
 800bd9a:	69b8      	ldr	r0, [r7, #24]
 800bd9c:	f000 fd1e 	bl	800c7dc <xQueueGenericSendFromISR>
 800bda0:	4603      	mov	r3, r0
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	d003      	beq.n	800bdae <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800bda6:	f06f 0302 	mvn.w	r3, #2
 800bdaa:	61fb      	str	r3, [r7, #28]
 800bdac:	e028      	b.n	800be00 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d025      	beq.n	800be00 <osMessageQueuePut+0xb0>
 800bdb4:	4b15      	ldr	r3, [pc, #84]	; (800be0c <osMessageQueuePut+0xbc>)
 800bdb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdba:	601a      	str	r2, [r3, #0]
 800bdbc:	f3bf 8f4f 	dsb	sy
 800bdc0:	f3bf 8f6f 	isb	sy
 800bdc4:	e01c      	b.n	800be00 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d002      	beq.n	800bdd2 <osMessageQueuePut+0x82>
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d103      	bne.n	800bdda <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800bdd2:	f06f 0303 	mvn.w	r3, #3
 800bdd6:	61fb      	str	r3, [r7, #28]
 800bdd8:	e012      	b.n	800be00 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bdda:	2300      	movs	r3, #0
 800bddc:	683a      	ldr	r2, [r7, #0]
 800bdde:	68b9      	ldr	r1, [r7, #8]
 800bde0:	69b8      	ldr	r0, [r7, #24]
 800bde2:	f000 fbfd 	bl	800c5e0 <xQueueGenericSend>
 800bde6:	4603      	mov	r3, r0
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d009      	beq.n	800be00 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d003      	beq.n	800bdfa <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800bdf2:	f06f 0301 	mvn.w	r3, #1
 800bdf6:	61fb      	str	r3, [r7, #28]
 800bdf8:	e002      	b.n	800be00 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800bdfa:	f06f 0302 	mvn.w	r3, #2
 800bdfe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800be00:	69fb      	ldr	r3, [r7, #28]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3720      	adds	r7, #32
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	e000ed04 	.word	0xe000ed04

0800be10 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800be10:	b580      	push	{r7, lr}
 800be12:	b088      	sub	sp, #32
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]
 800be1c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800be22:	2300      	movs	r3, #0
 800be24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be26:	f3ef 8305 	mrs	r3, IPSR
 800be2a:	617b      	str	r3, [r7, #20]
  return(result);
 800be2c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d028      	beq.n	800be84 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be32:	69bb      	ldr	r3, [r7, #24]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d005      	beq.n	800be44 <osMessageQueueGet+0x34>
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d002      	beq.n	800be44 <osMessageQueueGet+0x34>
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d003      	beq.n	800be4c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800be44:	f06f 0303 	mvn.w	r3, #3
 800be48:	61fb      	str	r3, [r7, #28]
 800be4a:	e037      	b.n	800bebc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800be4c:	2300      	movs	r3, #0
 800be4e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800be50:	f107 0310 	add.w	r3, r7, #16
 800be54:	461a      	mov	r2, r3
 800be56:	68b9      	ldr	r1, [r7, #8]
 800be58:	69b8      	ldr	r0, [r7, #24]
 800be5a:	f000 ffd3 	bl	800ce04 <xQueueReceiveFromISR>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b01      	cmp	r3, #1
 800be62:	d003      	beq.n	800be6c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800be64:	f06f 0302 	mvn.w	r3, #2
 800be68:	61fb      	str	r3, [r7, #28]
 800be6a:	e027      	b.n	800bebc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d024      	beq.n	800bebc <osMessageQueueGet+0xac>
 800be72:	4b15      	ldr	r3, [pc, #84]	; (800bec8 <osMessageQueueGet+0xb8>)
 800be74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be78:	601a      	str	r2, [r3, #0]
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	f3bf 8f6f 	isb	sy
 800be82:	e01b      	b.n	800bebc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800be84:	69bb      	ldr	r3, [r7, #24]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d002      	beq.n	800be90 <osMessageQueueGet+0x80>
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d103      	bne.n	800be98 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800be90:	f06f 0303 	mvn.w	r3, #3
 800be94:	61fb      	str	r3, [r7, #28]
 800be96:	e011      	b.n	800bebc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800be98:	683a      	ldr	r2, [r7, #0]
 800be9a:	68b9      	ldr	r1, [r7, #8]
 800be9c:	69b8      	ldr	r0, [r7, #24]
 800be9e:	f000 fdc5 	bl	800ca2c <xQueueReceive>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b01      	cmp	r3, #1
 800bea6:	d009      	beq.n	800bebc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d003      	beq.n	800beb6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800beae:	f06f 0301 	mvn.w	r3, #1
 800beb2:	61fb      	str	r3, [r7, #28]
 800beb4:	e002      	b.n	800bebc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800beb6:	f06f 0302 	mvn.w	r3, #2
 800beba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800bebc:	69fb      	ldr	r3, [r7, #28]
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3720      	adds	r7, #32
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	e000ed04 	.word	0xe000ed04

0800becc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800becc:	b580      	push	{r7, lr}
 800bece:	b086      	sub	sp, #24
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d102      	bne.n	800bee4 <osMessageQueueGetCount+0x18>
    count = 0U;
 800bede:	2300      	movs	r3, #0
 800bee0:	617b      	str	r3, [r7, #20]
 800bee2:	e00e      	b.n	800bf02 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bee4:	f3ef 8305 	mrs	r3, IPSR
 800bee8:	60fb      	str	r3, [r7, #12]
  return(result);
 800beea:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800beec:	2b00      	cmp	r3, #0
 800beee:	d004      	beq.n	800befa <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800bef0:	6938      	ldr	r0, [r7, #16]
 800bef2:	f001 f825 	bl	800cf40 <uxQueueMessagesWaitingFromISR>
 800bef6:	6178      	str	r0, [r7, #20]
 800bef8:	e003      	b.n	800bf02 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800befa:	6938      	ldr	r0, [r7, #16]
 800befc:	f001 f802 	bl	800cf04 <uxQueueMessagesWaiting>
 800bf00:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800bf02:	697b      	ldr	r3, [r7, #20]
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3718      	adds	r7, #24
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}

0800bf0c <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b086      	sub	sp, #24
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf18:	f3ef 8305 	mrs	r3, IPSR
 800bf1c:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf1e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d003      	beq.n	800bf2c <osMessageQueueDelete+0x20>
    stat = osErrorISR;
 800bf24:	f06f 0305 	mvn.w	r3, #5
 800bf28:	617b      	str	r3, [r7, #20]
 800bf2a:	e00e      	b.n	800bf4a <osMessageQueueDelete+0x3e>
  }
  else if (hQueue == NULL) {
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d103      	bne.n	800bf3a <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 800bf32:	f06f 0303 	mvn.w	r3, #3
 800bf36:	617b      	str	r3, [r7, #20]
 800bf38:	e007      	b.n	800bf4a <osMessageQueueDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 800bf3a:	6938      	ldr	r0, [r7, #16]
 800bf3c:	f001 f994 	bl	800d268 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800bf40:	2300      	movs	r3, #0
 800bf42:	617b      	str	r3, [r7, #20]
    vQueueDelete (hQueue);
 800bf44:	6938      	ldr	r0, [r7, #16]
 800bf46:	f001 f819 	bl	800cf7c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800bf4a:	697b      	ldr	r3, [r7, #20]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3718      	adds	r7, #24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bf54:	b480      	push	{r7}
 800bf56:	b085      	sub	sp, #20
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	60b9      	str	r1, [r7, #8]
 800bf5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	4a07      	ldr	r2, [pc, #28]	; (800bf80 <vApplicationGetIdleTaskMemory+0x2c>)
 800bf64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	4a06      	ldr	r2, [pc, #24]	; (800bf84 <vApplicationGetIdleTaskMemory+0x30>)
 800bf6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2280      	movs	r2, #128	; 0x80
 800bf70:	601a      	str	r2, [r3, #0]
}
 800bf72:	bf00      	nop
 800bf74:	3714      	adds	r7, #20
 800bf76:	46bd      	mov	sp, r7
 800bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7c:	4770      	bx	lr
 800bf7e:	bf00      	nop
 800bf80:	2000018c 	.word	0x2000018c
 800bf84:	20000248 	.word	0x20000248

0800bf88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	4a07      	ldr	r2, [pc, #28]	; (800bfb4 <vApplicationGetTimerTaskMemory+0x2c>)
 800bf98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	4a06      	ldr	r2, [pc, #24]	; (800bfb8 <vApplicationGetTimerTaskMemory+0x30>)
 800bf9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bfa6:	601a      	str	r2, [r3, #0]
}
 800bfa8:	bf00      	nop
 800bfaa:	3714      	adds	r7, #20
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr
 800bfb4:	20000448 	.word	0x20000448
 800bfb8:	20000504 	.word	0x20000504

0800bfbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b083      	sub	sp, #12
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f103 0208 	add.w	r2, r3, #8
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f04f 32ff 	mov.w	r2, #4294967295
 800bfd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f103 0208 	add.w	r2, r3, #8
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f103 0208 	add.w	r2, r3, #8
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2200      	movs	r2, #0
 800bfee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bff0:	bf00      	nop
 800bff2:	370c      	adds	r7, #12
 800bff4:	46bd      	mov	sp, r7
 800bff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffa:	4770      	bx	lr

0800bffc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bffc:	b480      	push	{r7}
 800bffe:	b083      	sub	sp, #12
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2200      	movs	r2, #0
 800c008:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c00a:	bf00      	nop
 800c00c:	370c      	adds	r7, #12
 800c00e:	46bd      	mov	sp, r7
 800c010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c014:	4770      	bx	lr

0800c016 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c016:	b480      	push	{r7}
 800c018:	b085      	sub	sp, #20
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	689a      	ldr	r2, [r3, #8]
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	689b      	ldr	r3, [r3, #8]
 800c038:	683a      	ldr	r2, [r7, #0]
 800c03a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	683a      	ldr	r2, [r7, #0]
 800c040:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	1c5a      	adds	r2, r3, #1
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	601a      	str	r2, [r3, #0]
}
 800c052:	bf00      	nop
 800c054:	3714      	adds	r7, #20
 800c056:	46bd      	mov	sp, r7
 800c058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05c:	4770      	bx	lr

0800c05e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c05e:	b480      	push	{r7}
 800c060:	b085      	sub	sp, #20
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
 800c066:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c074:	d103      	bne.n	800c07e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	691b      	ldr	r3, [r3, #16]
 800c07a:	60fb      	str	r3, [r7, #12]
 800c07c:	e00c      	b.n	800c098 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	3308      	adds	r3, #8
 800c082:	60fb      	str	r3, [r7, #12]
 800c084:	e002      	b.n	800c08c <vListInsert+0x2e>
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	60fb      	str	r3, [r7, #12]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	68ba      	ldr	r2, [r7, #8]
 800c094:	429a      	cmp	r2, r3
 800c096:	d2f6      	bcs.n	800c086 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	685a      	ldr	r2, [r3, #4]
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	68fa      	ldr	r2, [r7, #12]
 800c0ac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	683a      	ldr	r2, [r7, #0]
 800c0b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	1c5a      	adds	r2, r3, #1
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	601a      	str	r2, [r3, #0]
}
 800c0c4:	bf00      	nop
 800c0c6:	3714      	adds	r7, #20
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr

0800c0d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	691b      	ldr	r3, [r3, #16]
 800c0dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	685b      	ldr	r3, [r3, #4]
 800c0e2:	687a      	ldr	r2, [r7, #4]
 800c0e4:	6892      	ldr	r2, [r2, #8]
 800c0e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	6852      	ldr	r2, [r2, #4]
 800c0f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	685b      	ldr	r3, [r3, #4]
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d103      	bne.n	800c104 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	689a      	ldr	r2, [r3, #8]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2200      	movs	r2, #0
 800c108:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	1e5a      	subs	r2, r3, #1
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3714      	adds	r7, #20
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr

0800c124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d10a      	bne.n	800c14e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c13c:	f383 8811 	msr	BASEPRI, r3
 800c140:	f3bf 8f6f 	isb	sy
 800c144:	f3bf 8f4f 	dsb	sy
 800c148:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c14a:	bf00      	nop
 800c14c:	e7fe      	b.n	800c14c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c14e:	f002 fe69 	bl	800ee24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c15a:	68f9      	ldr	r1, [r7, #12]
 800c15c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c15e:	fb01 f303 	mul.w	r3, r1, r3
 800c162:	441a      	add	r2, r3
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2200      	movs	r2, #0
 800c16c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681a      	ldr	r2, [r3, #0]
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681a      	ldr	r2, [r3, #0]
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c17e:	3b01      	subs	r3, #1
 800c180:	68f9      	ldr	r1, [r7, #12]
 800c182:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c184:	fb01 f303 	mul.w	r3, r1, r3
 800c188:	441a      	add	r2, r3
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	22ff      	movs	r2, #255	; 0xff
 800c192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	22ff      	movs	r2, #255	; 0xff
 800c19a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d114      	bne.n	800c1ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	691b      	ldr	r3, [r3, #16]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d01a      	beq.n	800c1e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	3310      	adds	r3, #16
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	f001 fd4f 	bl	800dc54 <xTaskRemoveFromEventList>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d012      	beq.n	800c1e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c1bc:	4b0c      	ldr	r3, [pc, #48]	; (800c1f0 <xQueueGenericReset+0xcc>)
 800c1be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1c2:	601a      	str	r2, [r3, #0]
 800c1c4:	f3bf 8f4f 	dsb	sy
 800c1c8:	f3bf 8f6f 	isb	sy
 800c1cc:	e009      	b.n	800c1e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	3310      	adds	r3, #16
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f7ff fef2 	bl	800bfbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	3324      	adds	r3, #36	; 0x24
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f7ff feed 	bl	800bfbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c1e2:	f002 fe4f 	bl	800ee84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c1e6:	2301      	movs	r3, #1
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	e000ed04 	.word	0xe000ed04

0800c1f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b08e      	sub	sp, #56	; 0x38
 800c1f8:	af02      	add	r7, sp, #8
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	607a      	str	r2, [r7, #4]
 800c200:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d10a      	bne.n	800c21e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c20c:	f383 8811 	msr	BASEPRI, r3
 800c210:	f3bf 8f6f 	isb	sy
 800c214:	f3bf 8f4f 	dsb	sy
 800c218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c21a:	bf00      	nop
 800c21c:	e7fe      	b.n	800c21c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d10a      	bne.n	800c23a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c228:	f383 8811 	msr	BASEPRI, r3
 800c22c:	f3bf 8f6f 	isb	sy
 800c230:	f3bf 8f4f 	dsb	sy
 800c234:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c236:	bf00      	nop
 800c238:	e7fe      	b.n	800c238 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d002      	beq.n	800c246 <xQueueGenericCreateStatic+0x52>
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d001      	beq.n	800c24a <xQueueGenericCreateStatic+0x56>
 800c246:	2301      	movs	r3, #1
 800c248:	e000      	b.n	800c24c <xQueueGenericCreateStatic+0x58>
 800c24a:	2300      	movs	r3, #0
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d10a      	bne.n	800c266 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800c250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c254:	f383 8811 	msr	BASEPRI, r3
 800c258:	f3bf 8f6f 	isb	sy
 800c25c:	f3bf 8f4f 	dsb	sy
 800c260:	623b      	str	r3, [r7, #32]
}
 800c262:	bf00      	nop
 800c264:	e7fe      	b.n	800c264 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d102      	bne.n	800c272 <xQueueGenericCreateStatic+0x7e>
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d101      	bne.n	800c276 <xQueueGenericCreateStatic+0x82>
 800c272:	2301      	movs	r3, #1
 800c274:	e000      	b.n	800c278 <xQueueGenericCreateStatic+0x84>
 800c276:	2300      	movs	r3, #0
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d10a      	bne.n	800c292 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800c27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c280:	f383 8811 	msr	BASEPRI, r3
 800c284:	f3bf 8f6f 	isb	sy
 800c288:	f3bf 8f4f 	dsb	sy
 800c28c:	61fb      	str	r3, [r7, #28]
}
 800c28e:	bf00      	nop
 800c290:	e7fe      	b.n	800c290 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c292:	2350      	movs	r3, #80	; 0x50
 800c294:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	2b50      	cmp	r3, #80	; 0x50
 800c29a:	d00a      	beq.n	800c2b2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800c29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2a0:	f383 8811 	msr	BASEPRI, r3
 800c2a4:	f3bf 8f6f 	isb	sy
 800c2a8:	f3bf 8f4f 	dsb	sy
 800c2ac:	61bb      	str	r3, [r7, #24]
}
 800c2ae:	bf00      	nop
 800c2b0:	e7fe      	b.n	800c2b0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c2b2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c2b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d00d      	beq.n	800c2da <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c0:	2201      	movs	r2, #1
 800c2c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c2c6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	4613      	mov	r3, r2
 800c2d0:	687a      	ldr	r2, [r7, #4]
 800c2d2:	68b9      	ldr	r1, [r7, #8]
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	f000 f83f 	bl	800c358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	3730      	adds	r7, #48	; 0x30
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}

0800c2e4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b08a      	sub	sp, #40	; 0x28
 800c2e8:	af02      	add	r7, sp, #8
 800c2ea:	60f8      	str	r0, [r7, #12]
 800c2ec:	60b9      	str	r1, [r7, #8]
 800c2ee:	4613      	mov	r3, r2
 800c2f0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d10a      	bne.n	800c30e <xQueueGenericCreate+0x2a>
	__asm volatile
 800c2f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fc:	f383 8811 	msr	BASEPRI, r3
 800c300:	f3bf 8f6f 	isb	sy
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	613b      	str	r3, [r7, #16]
}
 800c30a:	bf00      	nop
 800c30c:	e7fe      	b.n	800c30c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	68ba      	ldr	r2, [r7, #8]
 800c312:	fb02 f303 	mul.w	r3, r2, r3
 800c316:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	3350      	adds	r3, #80	; 0x50
 800c31c:	4618      	mov	r0, r3
 800c31e:	f002 fea3 	bl	800f068 <pvPortMalloc>
 800c322:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d011      	beq.n	800c34e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c32a:	69bb      	ldr	r3, [r7, #24]
 800c32c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	3350      	adds	r3, #80	; 0x50
 800c332:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c334:	69bb      	ldr	r3, [r7, #24]
 800c336:	2200      	movs	r2, #0
 800c338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c33c:	79fa      	ldrb	r2, [r7, #7]
 800c33e:	69bb      	ldr	r3, [r7, #24]
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	4613      	mov	r3, r2
 800c344:	697a      	ldr	r2, [r7, #20]
 800c346:	68b9      	ldr	r1, [r7, #8]
 800c348:	68f8      	ldr	r0, [r7, #12]
 800c34a:	f000 f805 	bl	800c358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c34e:	69bb      	ldr	r3, [r7, #24]
	}
 800c350:	4618      	mov	r0, r3
 800c352:	3720      	adds	r7, #32
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}

0800c358 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b084      	sub	sp, #16
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	60f8      	str	r0, [r7, #12]
 800c360:	60b9      	str	r1, [r7, #8]
 800c362:	607a      	str	r2, [r7, #4]
 800c364:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d103      	bne.n	800c374 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c36c:	69bb      	ldr	r3, [r7, #24]
 800c36e:	69ba      	ldr	r2, [r7, #24]
 800c370:	601a      	str	r2, [r3, #0]
 800c372:	e002      	b.n	800c37a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c374:	69bb      	ldr	r3, [r7, #24]
 800c376:	687a      	ldr	r2, [r7, #4]
 800c378:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c37a:	69bb      	ldr	r3, [r7, #24]
 800c37c:	68fa      	ldr	r2, [r7, #12]
 800c37e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c380:	69bb      	ldr	r3, [r7, #24]
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c386:	2101      	movs	r1, #1
 800c388:	69b8      	ldr	r0, [r7, #24]
 800c38a:	f7ff fecb 	bl	800c124 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	78fa      	ldrb	r2, [r7, #3]
 800c392:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c396:	bf00      	nop
 800c398:	3710      	adds	r7, #16
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}

0800c39e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c39e:	b580      	push	{r7, lr}
 800c3a0:	b082      	sub	sp, #8
 800c3a2:	af00      	add	r7, sp, #0
 800c3a4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d00e      	beq.n	800c3ca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c3be:	2300      	movs	r3, #0
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f000 f90b 	bl	800c5e0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c3ca:	bf00      	nop
 800c3cc:	3708      	adds	r7, #8
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}

0800c3d2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c3d2:	b580      	push	{r7, lr}
 800c3d4:	b086      	sub	sp, #24
 800c3d6:	af00      	add	r7, sp, #0
 800c3d8:	4603      	mov	r3, r0
 800c3da:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	617b      	str	r3, [r7, #20]
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c3e4:	79fb      	ldrb	r3, [r7, #7]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	6939      	ldr	r1, [r7, #16]
 800c3ea:	6978      	ldr	r0, [r7, #20]
 800c3ec:	f7ff ff7a 	bl	800c2e4 <xQueueGenericCreate>
 800c3f0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c3f2:	68f8      	ldr	r0, [r7, #12]
 800c3f4:	f7ff ffd3 	bl	800c39e <prvInitialiseMutex>

		return xNewQueue;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
	}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3718      	adds	r7, #24
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}

0800c402 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c402:	b580      	push	{r7, lr}
 800c404:	b088      	sub	sp, #32
 800c406:	af02      	add	r7, sp, #8
 800c408:	4603      	mov	r3, r0
 800c40a:	6039      	str	r1, [r7, #0]
 800c40c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c40e:	2301      	movs	r3, #1
 800c410:	617b      	str	r3, [r7, #20]
 800c412:	2300      	movs	r3, #0
 800c414:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c416:	79fb      	ldrb	r3, [r7, #7]
 800c418:	9300      	str	r3, [sp, #0]
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	2200      	movs	r2, #0
 800c41e:	6939      	ldr	r1, [r7, #16]
 800c420:	6978      	ldr	r0, [r7, #20]
 800c422:	f7ff fee7 	bl	800c1f4 <xQueueGenericCreateStatic>
 800c426:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f7ff ffb8 	bl	800c39e <prvInitialiseMutex>

		return xNewQueue;
 800c42e:	68fb      	ldr	r3, [r7, #12]
	}
 800c430:	4618      	mov	r0, r3
 800c432:	3718      	adds	r7, #24
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c438:	b590      	push	{r4, r7, lr}
 800c43a:	b087      	sub	sp, #28
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d10a      	bne.n	800c460 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800c44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c44e:	f383 8811 	msr	BASEPRI, r3
 800c452:	f3bf 8f6f 	isb	sy
 800c456:	f3bf 8f4f 	dsb	sy
 800c45a:	60fb      	str	r3, [r7, #12]
}
 800c45c:	bf00      	nop
 800c45e:	e7fe      	b.n	800c45e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	689c      	ldr	r4, [r3, #8]
 800c464:	f001 fdb8 	bl	800dfd8 <xTaskGetCurrentTaskHandle>
 800c468:	4603      	mov	r3, r0
 800c46a:	429c      	cmp	r4, r3
 800c46c:	d111      	bne.n	800c492 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	68db      	ldr	r3, [r3, #12]
 800c472:	1e5a      	subs	r2, r3, #1
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d105      	bne.n	800c48c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c480:	2300      	movs	r3, #0
 800c482:	2200      	movs	r2, #0
 800c484:	2100      	movs	r1, #0
 800c486:	6938      	ldr	r0, [r7, #16]
 800c488:	f000 f8aa 	bl	800c5e0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c48c:	2301      	movs	r3, #1
 800c48e:	617b      	str	r3, [r7, #20]
 800c490:	e001      	b.n	800c496 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c492:	2300      	movs	r3, #0
 800c494:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c496:	697b      	ldr	r3, [r7, #20]
	}
 800c498:	4618      	mov	r0, r3
 800c49a:	371c      	adds	r7, #28
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd90      	pop	{r4, r7, pc}

0800c4a0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c4a0:	b590      	push	{r4, r7, lr}
 800c4a2:	b087      	sub	sp, #28
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
 800c4a8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d10a      	bne.n	800c4ca <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800c4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b8:	f383 8811 	msr	BASEPRI, r3
 800c4bc:	f3bf 8f6f 	isb	sy
 800c4c0:	f3bf 8f4f 	dsb	sy
 800c4c4:	60fb      	str	r3, [r7, #12]
}
 800c4c6:	bf00      	nop
 800c4c8:	e7fe      	b.n	800c4c8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	689c      	ldr	r4, [r3, #8]
 800c4ce:	f001 fd83 	bl	800dfd8 <xTaskGetCurrentTaskHandle>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	429c      	cmp	r4, r3
 800c4d6:	d107      	bne.n	800c4e8 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	68db      	ldr	r3, [r3, #12]
 800c4dc:	1c5a      	adds	r2, r3, #1
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	617b      	str	r3, [r7, #20]
 800c4e6:	e00c      	b.n	800c502 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800c4e8:	6839      	ldr	r1, [r7, #0]
 800c4ea:	6938      	ldr	r0, [r7, #16]
 800c4ec:	f000 fb7e 	bl	800cbec <xQueueSemaphoreTake>
 800c4f0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d004      	beq.n	800c502 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	1c5a      	adds	r2, r3, #1
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800c502:	697b      	ldr	r3, [r7, #20]
	}
 800c504:	4618      	mov	r0, r3
 800c506:	371c      	adds	r7, #28
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd90      	pop	{r4, r7, pc}

0800c50c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b08a      	sub	sp, #40	; 0x28
 800c510:	af02      	add	r7, sp, #8
 800c512:	60f8      	str	r0, [r7, #12]
 800c514:	60b9      	str	r1, [r7, #8]
 800c516:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d10a      	bne.n	800c534 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800c51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c522:	f383 8811 	msr	BASEPRI, r3
 800c526:	f3bf 8f6f 	isb	sy
 800c52a:	f3bf 8f4f 	dsb	sy
 800c52e:	61bb      	str	r3, [r7, #24]
}
 800c530:	bf00      	nop
 800c532:	e7fe      	b.n	800c532 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c534:	68ba      	ldr	r2, [r7, #8]
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	429a      	cmp	r2, r3
 800c53a:	d90a      	bls.n	800c552 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800c53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c540:	f383 8811 	msr	BASEPRI, r3
 800c544:	f3bf 8f6f 	isb	sy
 800c548:	f3bf 8f4f 	dsb	sy
 800c54c:	617b      	str	r3, [r7, #20]
}
 800c54e:	bf00      	nop
 800c550:	e7fe      	b.n	800c550 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c552:	2302      	movs	r3, #2
 800c554:	9300      	str	r3, [sp, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2200      	movs	r2, #0
 800c55a:	2100      	movs	r1, #0
 800c55c:	68f8      	ldr	r0, [r7, #12]
 800c55e:	f7ff fe49 	bl	800c1f4 <xQueueGenericCreateStatic>
 800c562:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c564:	69fb      	ldr	r3, [r7, #28]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d002      	beq.n	800c570 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c56a:	69fb      	ldr	r3, [r7, #28]
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c570:	69fb      	ldr	r3, [r7, #28]
	}
 800c572:	4618      	mov	r0, r3
 800c574:	3720      	adds	r7, #32
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}

0800c57a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c57a:	b580      	push	{r7, lr}
 800c57c:	b086      	sub	sp, #24
 800c57e:	af00      	add	r7, sp, #0
 800c580:	6078      	str	r0, [r7, #4]
 800c582:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d10a      	bne.n	800c5a0 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800c58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c58e:	f383 8811 	msr	BASEPRI, r3
 800c592:	f3bf 8f6f 	isb	sy
 800c596:	f3bf 8f4f 	dsb	sy
 800c59a:	613b      	str	r3, [r7, #16]
}
 800c59c:	bf00      	nop
 800c59e:	e7fe      	b.n	800c59e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c5a0:	683a      	ldr	r2, [r7, #0]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d90a      	bls.n	800c5be <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800c5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ac:	f383 8811 	msr	BASEPRI, r3
 800c5b0:	f3bf 8f6f 	isb	sy
 800c5b4:	f3bf 8f4f 	dsb	sy
 800c5b8:	60fb      	str	r3, [r7, #12]
}
 800c5ba:	bf00      	nop
 800c5bc:	e7fe      	b.n	800c5bc <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c5be:	2202      	movs	r2, #2
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f7ff fe8e 	bl	800c2e4 <xQueueGenericCreate>
 800c5c8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d002      	beq.n	800c5d6 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	683a      	ldr	r2, [r7, #0]
 800c5d4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c5d6:	697b      	ldr	r3, [r7, #20]
	}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3718      	adds	r7, #24
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}

0800c5e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08e      	sub	sp, #56	; 0x38
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	607a      	str	r2, [r7, #4]
 800c5ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d10a      	bne.n	800c612 <xQueueGenericSend+0x32>
	__asm volatile
 800c5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c600:	f383 8811 	msr	BASEPRI, r3
 800c604:	f3bf 8f6f 	isb	sy
 800c608:	f3bf 8f4f 	dsb	sy
 800c60c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c60e:	bf00      	nop
 800c610:	e7fe      	b.n	800c610 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d103      	bne.n	800c620 <xQueueGenericSend+0x40>
 800c618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d101      	bne.n	800c624 <xQueueGenericSend+0x44>
 800c620:	2301      	movs	r3, #1
 800c622:	e000      	b.n	800c626 <xQueueGenericSend+0x46>
 800c624:	2300      	movs	r3, #0
 800c626:	2b00      	cmp	r3, #0
 800c628:	d10a      	bne.n	800c640 <xQueueGenericSend+0x60>
	__asm volatile
 800c62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c62e:	f383 8811 	msr	BASEPRI, r3
 800c632:	f3bf 8f6f 	isb	sy
 800c636:	f3bf 8f4f 	dsb	sy
 800c63a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c63c:	bf00      	nop
 800c63e:	e7fe      	b.n	800c63e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	2b02      	cmp	r3, #2
 800c644:	d103      	bne.n	800c64e <xQueueGenericSend+0x6e>
 800c646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d101      	bne.n	800c652 <xQueueGenericSend+0x72>
 800c64e:	2301      	movs	r3, #1
 800c650:	e000      	b.n	800c654 <xQueueGenericSend+0x74>
 800c652:	2300      	movs	r3, #0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10a      	bne.n	800c66e <xQueueGenericSend+0x8e>
	__asm volatile
 800c658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c65c:	f383 8811 	msr	BASEPRI, r3
 800c660:	f3bf 8f6f 	isb	sy
 800c664:	f3bf 8f4f 	dsb	sy
 800c668:	623b      	str	r3, [r7, #32]
}
 800c66a:	bf00      	nop
 800c66c:	e7fe      	b.n	800c66c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c66e:	f001 fcc3 	bl	800dff8 <xTaskGetSchedulerState>
 800c672:	4603      	mov	r3, r0
 800c674:	2b00      	cmp	r3, #0
 800c676:	d102      	bne.n	800c67e <xQueueGenericSend+0x9e>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d101      	bne.n	800c682 <xQueueGenericSend+0xa2>
 800c67e:	2301      	movs	r3, #1
 800c680:	e000      	b.n	800c684 <xQueueGenericSend+0xa4>
 800c682:	2300      	movs	r3, #0
 800c684:	2b00      	cmp	r3, #0
 800c686:	d10a      	bne.n	800c69e <xQueueGenericSend+0xbe>
	__asm volatile
 800c688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c68c:	f383 8811 	msr	BASEPRI, r3
 800c690:	f3bf 8f6f 	isb	sy
 800c694:	f3bf 8f4f 	dsb	sy
 800c698:	61fb      	str	r3, [r7, #28]
}
 800c69a:	bf00      	nop
 800c69c:	e7fe      	b.n	800c69c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c69e:	f002 fbc1 	bl	800ee24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d302      	bcc.n	800c6b4 <xQueueGenericSend+0xd4>
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	2b02      	cmp	r3, #2
 800c6b2:	d129      	bne.n	800c708 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c6b4:	683a      	ldr	r2, [r7, #0]
 800c6b6:	68b9      	ldr	r1, [r7, #8]
 800c6b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c6ba:	f000 fc9a 	bl	800cff2 <prvCopyDataToQueue>
 800c6be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d010      	beq.n	800c6ea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ca:	3324      	adds	r3, #36	; 0x24
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f001 fac1 	bl	800dc54 <xTaskRemoveFromEventList>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d013      	beq.n	800c700 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c6d8:	4b3f      	ldr	r3, [pc, #252]	; (800c7d8 <xQueueGenericSend+0x1f8>)
 800c6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6de:	601a      	str	r2, [r3, #0]
 800c6e0:	f3bf 8f4f 	dsb	sy
 800c6e4:	f3bf 8f6f 	isb	sy
 800c6e8:	e00a      	b.n	800c700 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d007      	beq.n	800c700 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c6f0:	4b39      	ldr	r3, [pc, #228]	; (800c7d8 <xQueueGenericSend+0x1f8>)
 800c6f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6f6:	601a      	str	r2, [r3, #0]
 800c6f8:	f3bf 8f4f 	dsb	sy
 800c6fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c700:	f002 fbc0 	bl	800ee84 <vPortExitCritical>
				return pdPASS;
 800c704:	2301      	movs	r3, #1
 800c706:	e063      	b.n	800c7d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d103      	bne.n	800c716 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c70e:	f002 fbb9 	bl	800ee84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c712:	2300      	movs	r3, #0
 800c714:	e05c      	b.n	800c7d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d106      	bne.n	800c72a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c71c:	f107 0314 	add.w	r3, r7, #20
 800c720:	4618      	mov	r0, r3
 800c722:	f001 fafb 	bl	800dd1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c726:	2301      	movs	r3, #1
 800c728:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c72a:	f002 fbab 	bl	800ee84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c72e:	f001 f855 	bl	800d7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c732:	f002 fb77 	bl	800ee24 <vPortEnterCritical>
 800c736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c738:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c73c:	b25b      	sxtb	r3, r3
 800c73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c742:	d103      	bne.n	800c74c <xQueueGenericSend+0x16c>
 800c744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c746:	2200      	movs	r2, #0
 800c748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c752:	b25b      	sxtb	r3, r3
 800c754:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c758:	d103      	bne.n	800c762 <xQueueGenericSend+0x182>
 800c75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c75c:	2200      	movs	r2, #0
 800c75e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c762:	f002 fb8f 	bl	800ee84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c766:	1d3a      	adds	r2, r7, #4
 800c768:	f107 0314 	add.w	r3, r7, #20
 800c76c:	4611      	mov	r1, r2
 800c76e:	4618      	mov	r0, r3
 800c770:	f001 faea 	bl	800dd48 <xTaskCheckForTimeOut>
 800c774:	4603      	mov	r3, r0
 800c776:	2b00      	cmp	r3, #0
 800c778:	d124      	bne.n	800c7c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c77a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c77c:	f000 fd31 	bl	800d1e2 <prvIsQueueFull>
 800c780:	4603      	mov	r3, r0
 800c782:	2b00      	cmp	r3, #0
 800c784:	d018      	beq.n	800c7b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c788:	3310      	adds	r3, #16
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	4611      	mov	r1, r2
 800c78e:	4618      	mov	r0, r3
 800c790:	f001 fa10 	bl	800dbb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c796:	f000 fcbc 	bl	800d112 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c79a:	f001 f82d 	bl	800d7f8 <xTaskResumeAll>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	f47f af7c 	bne.w	800c69e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c7a6:	4b0c      	ldr	r3, [pc, #48]	; (800c7d8 <xQueueGenericSend+0x1f8>)
 800c7a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7ac:	601a      	str	r2, [r3, #0]
 800c7ae:	f3bf 8f4f 	dsb	sy
 800c7b2:	f3bf 8f6f 	isb	sy
 800c7b6:	e772      	b.n	800c69e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c7b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c7ba:	f000 fcaa 	bl	800d112 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7be:	f001 f81b 	bl	800d7f8 <xTaskResumeAll>
 800c7c2:	e76c      	b.n	800c69e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c7c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c7c6:	f000 fca4 	bl	800d112 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7ca:	f001 f815 	bl	800d7f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c7ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3738      	adds	r7, #56	; 0x38
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	e000ed04 	.word	0xe000ed04

0800c7dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b090      	sub	sp, #64	; 0x40
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
 800c7e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c7ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d10a      	bne.n	800c80a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f8:	f383 8811 	msr	BASEPRI, r3
 800c7fc:	f3bf 8f6f 	isb	sy
 800c800:	f3bf 8f4f 	dsb	sy
 800c804:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c806:	bf00      	nop
 800c808:	e7fe      	b.n	800c808 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d103      	bne.n	800c818 <xQueueGenericSendFromISR+0x3c>
 800c810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c814:	2b00      	cmp	r3, #0
 800c816:	d101      	bne.n	800c81c <xQueueGenericSendFromISR+0x40>
 800c818:	2301      	movs	r3, #1
 800c81a:	e000      	b.n	800c81e <xQueueGenericSendFromISR+0x42>
 800c81c:	2300      	movs	r3, #0
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d10a      	bne.n	800c838 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c826:	f383 8811 	msr	BASEPRI, r3
 800c82a:	f3bf 8f6f 	isb	sy
 800c82e:	f3bf 8f4f 	dsb	sy
 800c832:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c834:	bf00      	nop
 800c836:	e7fe      	b.n	800c836 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	2b02      	cmp	r3, #2
 800c83c:	d103      	bne.n	800c846 <xQueueGenericSendFromISR+0x6a>
 800c83e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c842:	2b01      	cmp	r3, #1
 800c844:	d101      	bne.n	800c84a <xQueueGenericSendFromISR+0x6e>
 800c846:	2301      	movs	r3, #1
 800c848:	e000      	b.n	800c84c <xQueueGenericSendFromISR+0x70>
 800c84a:	2300      	movs	r3, #0
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d10a      	bne.n	800c866 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c854:	f383 8811 	msr	BASEPRI, r3
 800c858:	f3bf 8f6f 	isb	sy
 800c85c:	f3bf 8f4f 	dsb	sy
 800c860:	623b      	str	r3, [r7, #32]
}
 800c862:	bf00      	nop
 800c864:	e7fe      	b.n	800c864 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c866:	f002 fbbf 	bl	800efe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c86a:	f3ef 8211 	mrs	r2, BASEPRI
 800c86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c872:	f383 8811 	msr	BASEPRI, r3
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	f3bf 8f4f 	dsb	sy
 800c87e:	61fa      	str	r2, [r7, #28]
 800c880:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c882:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c884:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c88a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c88c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c88e:	429a      	cmp	r2, r3
 800c890:	d302      	bcc.n	800c898 <xQueueGenericSendFromISR+0xbc>
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	2b02      	cmp	r3, #2
 800c896:	d12f      	bne.n	800c8f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c89a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c89e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	68b9      	ldr	r1, [r7, #8]
 800c8ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c8ae:	f000 fba0 	bl	800cff2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c8b2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ba:	d112      	bne.n	800c8e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d016      	beq.n	800c8f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8c6:	3324      	adds	r3, #36	; 0x24
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f001 f9c3 	bl	800dc54 <xTaskRemoveFromEventList>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d00e      	beq.n	800c8f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d00b      	beq.n	800c8f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	601a      	str	r2, [r3, #0]
 800c8e0:	e007      	b.n	800c8f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c8e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	b25a      	sxtb	r2, r3
 800c8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c8f6:	e001      	b.n	800c8fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8fe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c906:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3740      	adds	r7, #64	; 0x40
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}

0800c912 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c912:	b580      	push	{r7, lr}
 800c914:	b08e      	sub	sp, #56	; 0x38
 800c916:	af00      	add	r7, sp, #0
 800c918:	6078      	str	r0, [r7, #4]
 800c91a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c922:	2b00      	cmp	r3, #0
 800c924:	d10a      	bne.n	800c93c <xQueueGiveFromISR+0x2a>
	__asm volatile
 800c926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92a:	f383 8811 	msr	BASEPRI, r3
 800c92e:	f3bf 8f6f 	isb	sy
 800c932:	f3bf 8f4f 	dsb	sy
 800c936:	623b      	str	r3, [r7, #32]
}
 800c938:	bf00      	nop
 800c93a:	e7fe      	b.n	800c93a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c93e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00a      	beq.n	800c95a <xQueueGiveFromISR+0x48>
	__asm volatile
 800c944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c948:	f383 8811 	msr	BASEPRI, r3
 800c94c:	f3bf 8f6f 	isb	sy
 800c950:	f3bf 8f4f 	dsb	sy
 800c954:	61fb      	str	r3, [r7, #28]
}
 800c956:	bf00      	nop
 800c958:	e7fe      	b.n	800c958 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d103      	bne.n	800c96a <xQueueGiveFromISR+0x58>
 800c962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c964:	689b      	ldr	r3, [r3, #8]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d101      	bne.n	800c96e <xQueueGiveFromISR+0x5c>
 800c96a:	2301      	movs	r3, #1
 800c96c:	e000      	b.n	800c970 <xQueueGiveFromISR+0x5e>
 800c96e:	2300      	movs	r3, #0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d10a      	bne.n	800c98a <xQueueGiveFromISR+0x78>
	__asm volatile
 800c974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c978:	f383 8811 	msr	BASEPRI, r3
 800c97c:	f3bf 8f6f 	isb	sy
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	61bb      	str	r3, [r7, #24]
}
 800c986:	bf00      	nop
 800c988:	e7fe      	b.n	800c988 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c98a:	f002 fb2d 	bl	800efe8 <vPortValidateInterruptPriority>
	__asm volatile
 800c98e:	f3ef 8211 	mrs	r2, BASEPRI
 800c992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c996:	f383 8811 	msr	BASEPRI, r3
 800c99a:	f3bf 8f6f 	isb	sy
 800c99e:	f3bf 8f4f 	dsb	sy
 800c9a2:	617a      	str	r2, [r7, #20]
 800c9a4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c9a6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c9a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c9b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d22b      	bcs.n	800ca12 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c9c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c6:	1c5a      	adds	r2, r3, #1
 800c9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ca:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c9cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9d4:	d112      	bne.n	800c9fc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d016      	beq.n	800ca0c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9e0:	3324      	adds	r3, #36	; 0x24
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f001 f936 	bl	800dc54 <xTaskRemoveFromEventList>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d00e      	beq.n	800ca0c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d00b      	beq.n	800ca0c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	2201      	movs	r2, #1
 800c9f8:	601a      	str	r2, [r3, #0]
 800c9fa:	e007      	b.n	800ca0c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c9fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca00:	3301      	adds	r3, #1
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	b25a      	sxtb	r2, r3
 800ca06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	637b      	str	r3, [r7, #52]	; 0x34
 800ca10:	e001      	b.n	800ca16 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ca12:	2300      	movs	r3, #0
 800ca14:	637b      	str	r3, [r7, #52]	; 0x34
 800ca16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca18:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f383 8811 	msr	BASEPRI, r3
}
 800ca20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3738      	adds	r7, #56	; 0x38
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b08c      	sub	sp, #48	; 0x30
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	60f8      	str	r0, [r7, #12]
 800ca34:	60b9      	str	r1, [r7, #8]
 800ca36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ca40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d10a      	bne.n	800ca5c <xQueueReceive+0x30>
	__asm volatile
 800ca46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca4a:	f383 8811 	msr	BASEPRI, r3
 800ca4e:	f3bf 8f6f 	isb	sy
 800ca52:	f3bf 8f4f 	dsb	sy
 800ca56:	623b      	str	r3, [r7, #32]
}
 800ca58:	bf00      	nop
 800ca5a:	e7fe      	b.n	800ca5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d103      	bne.n	800ca6a <xQueueReceive+0x3e>
 800ca62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d101      	bne.n	800ca6e <xQueueReceive+0x42>
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	e000      	b.n	800ca70 <xQueueReceive+0x44>
 800ca6e:	2300      	movs	r3, #0
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d10a      	bne.n	800ca8a <xQueueReceive+0x5e>
	__asm volatile
 800ca74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca78:	f383 8811 	msr	BASEPRI, r3
 800ca7c:	f3bf 8f6f 	isb	sy
 800ca80:	f3bf 8f4f 	dsb	sy
 800ca84:	61fb      	str	r3, [r7, #28]
}
 800ca86:	bf00      	nop
 800ca88:	e7fe      	b.n	800ca88 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ca8a:	f001 fab5 	bl	800dff8 <xTaskGetSchedulerState>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d102      	bne.n	800ca9a <xQueueReceive+0x6e>
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d101      	bne.n	800ca9e <xQueueReceive+0x72>
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	e000      	b.n	800caa0 <xQueueReceive+0x74>
 800ca9e:	2300      	movs	r3, #0
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d10a      	bne.n	800caba <xQueueReceive+0x8e>
	__asm volatile
 800caa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa8:	f383 8811 	msr	BASEPRI, r3
 800caac:	f3bf 8f6f 	isb	sy
 800cab0:	f3bf 8f4f 	dsb	sy
 800cab4:	61bb      	str	r3, [r7, #24]
}
 800cab6:	bf00      	nop
 800cab8:	e7fe      	b.n	800cab8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800caba:	f002 f9b3 	bl	800ee24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cabe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cac2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d01f      	beq.n	800cb0a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800caca:	68b9      	ldr	r1, [r7, #8]
 800cacc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cace:	f000 fafa 	bl	800d0c6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad4:	1e5a      	subs	r2, r3, #1
 800cad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cad8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cadc:	691b      	ldr	r3, [r3, #16]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00f      	beq.n	800cb02 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cae4:	3310      	adds	r3, #16
 800cae6:	4618      	mov	r0, r3
 800cae8:	f001 f8b4 	bl	800dc54 <xTaskRemoveFromEventList>
 800caec:	4603      	mov	r3, r0
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d007      	beq.n	800cb02 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800caf2:	4b3d      	ldr	r3, [pc, #244]	; (800cbe8 <xQueueReceive+0x1bc>)
 800caf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caf8:	601a      	str	r2, [r3, #0]
 800cafa:	f3bf 8f4f 	dsb	sy
 800cafe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cb02:	f002 f9bf 	bl	800ee84 <vPortExitCritical>
				return pdPASS;
 800cb06:	2301      	movs	r3, #1
 800cb08:	e069      	b.n	800cbde <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d103      	bne.n	800cb18 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cb10:	f002 f9b8 	bl	800ee84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cb14:	2300      	movs	r3, #0
 800cb16:	e062      	b.n	800cbde <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cb18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d106      	bne.n	800cb2c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cb1e:	f107 0310 	add.w	r3, r7, #16
 800cb22:	4618      	mov	r0, r3
 800cb24:	f001 f8fa 	bl	800dd1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cb2c:	f002 f9aa 	bl	800ee84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cb30:	f000 fe54 	bl	800d7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cb34:	f002 f976 	bl	800ee24 <vPortEnterCritical>
 800cb38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cb3e:	b25b      	sxtb	r3, r3
 800cb40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb44:	d103      	bne.n	800cb4e <xQueueReceive+0x122>
 800cb46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cb4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb54:	b25b      	sxtb	r3, r3
 800cb56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb5a:	d103      	bne.n	800cb64 <xQueueReceive+0x138>
 800cb5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb5e:	2200      	movs	r2, #0
 800cb60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cb64:	f002 f98e 	bl	800ee84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cb68:	1d3a      	adds	r2, r7, #4
 800cb6a:	f107 0310 	add.w	r3, r7, #16
 800cb6e:	4611      	mov	r1, r2
 800cb70:	4618      	mov	r0, r3
 800cb72:	f001 f8e9 	bl	800dd48 <xTaskCheckForTimeOut>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d123      	bne.n	800cbc4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cb7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb7e:	f000 fb1a 	bl	800d1b6 <prvIsQueueEmpty>
 800cb82:	4603      	mov	r3, r0
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d017      	beq.n	800cbb8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cb88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb8a:	3324      	adds	r3, #36	; 0x24
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	4611      	mov	r1, r2
 800cb90:	4618      	mov	r0, r3
 800cb92:	f001 f80f 	bl	800dbb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cb96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb98:	f000 fabb 	bl	800d112 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cb9c:	f000 fe2c 	bl	800d7f8 <xTaskResumeAll>
 800cba0:	4603      	mov	r3, r0
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d189      	bne.n	800caba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800cba6:	4b10      	ldr	r3, [pc, #64]	; (800cbe8 <xQueueReceive+0x1bc>)
 800cba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbac:	601a      	str	r2, [r3, #0]
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	f3bf 8f6f 	isb	sy
 800cbb6:	e780      	b.n	800caba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cbb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbba:	f000 faaa 	bl	800d112 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cbbe:	f000 fe1b 	bl	800d7f8 <xTaskResumeAll>
 800cbc2:	e77a      	b.n	800caba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cbc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbc6:	f000 faa4 	bl	800d112 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cbca:	f000 fe15 	bl	800d7f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cbce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbd0:	f000 faf1 	bl	800d1b6 <prvIsQueueEmpty>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	f43f af6f 	beq.w	800caba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cbdc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3730      	adds	r7, #48	; 0x30
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}
 800cbe6:	bf00      	nop
 800cbe8:	e000ed04 	.word	0xe000ed04

0800cbec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b08e      	sub	sp, #56	; 0x38
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cc02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d10a      	bne.n	800cc1e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800cc08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc0c:	f383 8811 	msr	BASEPRI, r3
 800cc10:	f3bf 8f6f 	isb	sy
 800cc14:	f3bf 8f4f 	dsb	sy
 800cc18:	623b      	str	r3, [r7, #32]
}
 800cc1a:	bf00      	nop
 800cc1c:	e7fe      	b.n	800cc1c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cc1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00a      	beq.n	800cc3c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800cc26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc2a:	f383 8811 	msr	BASEPRI, r3
 800cc2e:	f3bf 8f6f 	isb	sy
 800cc32:	f3bf 8f4f 	dsb	sy
 800cc36:	61fb      	str	r3, [r7, #28]
}
 800cc38:	bf00      	nop
 800cc3a:	e7fe      	b.n	800cc3a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cc3c:	f001 f9dc 	bl	800dff8 <xTaskGetSchedulerState>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d102      	bne.n	800cc4c <xQueueSemaphoreTake+0x60>
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <xQueueSemaphoreTake+0x64>
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	e000      	b.n	800cc52 <xQueueSemaphoreTake+0x66>
 800cc50:	2300      	movs	r3, #0
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d10a      	bne.n	800cc6c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800cc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc5a:	f383 8811 	msr	BASEPRI, r3
 800cc5e:	f3bf 8f6f 	isb	sy
 800cc62:	f3bf 8f4f 	dsb	sy
 800cc66:	61bb      	str	r3, [r7, #24]
}
 800cc68:	bf00      	nop
 800cc6a:	e7fe      	b.n	800cc6a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc6c:	f002 f8da 	bl	800ee24 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cc70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc74:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d024      	beq.n	800ccc6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cc7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc7e:	1e5a      	subs	r2, r3, #1
 800cc80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc82:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cc84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d104      	bne.n	800cc96 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cc8c:	f001 fb2a 	bl	800e2e4 <pvTaskIncrementMutexHeldCount>
 800cc90:	4602      	mov	r2, r0
 800cc92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc94:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d00f      	beq.n	800ccbe <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cca0:	3310      	adds	r3, #16
 800cca2:	4618      	mov	r0, r3
 800cca4:	f000 ffd6 	bl	800dc54 <xTaskRemoveFromEventList>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d007      	beq.n	800ccbe <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ccae:	4b54      	ldr	r3, [pc, #336]	; (800ce00 <xQueueSemaphoreTake+0x214>)
 800ccb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccb4:	601a      	str	r2, [r3, #0]
 800ccb6:	f3bf 8f4f 	dsb	sy
 800ccba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ccbe:	f002 f8e1 	bl	800ee84 <vPortExitCritical>
				return pdPASS;
 800ccc2:	2301      	movs	r3, #1
 800ccc4:	e097      	b.n	800cdf6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d111      	bne.n	800ccf0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800cccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00a      	beq.n	800cce8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ccd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd6:	f383 8811 	msr	BASEPRI, r3
 800ccda:	f3bf 8f6f 	isb	sy
 800ccde:	f3bf 8f4f 	dsb	sy
 800cce2:	617b      	str	r3, [r7, #20]
}
 800cce4:	bf00      	nop
 800cce6:	e7fe      	b.n	800cce6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cce8:	f002 f8cc 	bl	800ee84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ccec:	2300      	movs	r3, #0
 800ccee:	e082      	b.n	800cdf6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ccf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d106      	bne.n	800cd04 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ccf6:	f107 030c 	add.w	r3, r7, #12
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f001 f80e 	bl	800dd1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cd00:	2301      	movs	r3, #1
 800cd02:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cd04:	f002 f8be 	bl	800ee84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cd08:	f000 fd68 	bl	800d7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd0c:	f002 f88a 	bl	800ee24 <vPortEnterCritical>
 800cd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd16:	b25b      	sxtb	r3, r3
 800cd18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd1c:	d103      	bne.n	800cd26 <xQueueSemaphoreTake+0x13a>
 800cd1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd20:	2200      	movs	r2, #0
 800cd22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cd26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd2c:	b25b      	sxtb	r3, r3
 800cd2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd32:	d103      	bne.n	800cd3c <xQueueSemaphoreTake+0x150>
 800cd34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd36:	2200      	movs	r2, #0
 800cd38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd3c:	f002 f8a2 	bl	800ee84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cd40:	463a      	mov	r2, r7
 800cd42:	f107 030c 	add.w	r3, r7, #12
 800cd46:	4611      	mov	r1, r2
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f000 fffd 	bl	800dd48 <xTaskCheckForTimeOut>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d132      	bne.n	800cdba <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cd54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd56:	f000 fa2e 	bl	800d1b6 <prvIsQueueEmpty>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d026      	beq.n	800cdae <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cd60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d109      	bne.n	800cd7c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800cd68:	f002 f85c 	bl	800ee24 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cd6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd6e:	689b      	ldr	r3, [r3, #8]
 800cd70:	4618      	mov	r0, r3
 800cd72:	f001 f95f 	bl	800e034 <xTaskPriorityInherit>
 800cd76:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800cd78:	f002 f884 	bl	800ee84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cd7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd7e:	3324      	adds	r3, #36	; 0x24
 800cd80:	683a      	ldr	r2, [r7, #0]
 800cd82:	4611      	mov	r1, r2
 800cd84:	4618      	mov	r0, r3
 800cd86:	f000 ff15 	bl	800dbb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cd8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd8c:	f000 f9c1 	bl	800d112 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cd90:	f000 fd32 	bl	800d7f8 <xTaskResumeAll>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	f47f af68 	bne.w	800cc6c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800cd9c:	4b18      	ldr	r3, [pc, #96]	; (800ce00 <xQueueSemaphoreTake+0x214>)
 800cd9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cda2:	601a      	str	r2, [r3, #0]
 800cda4:	f3bf 8f4f 	dsb	sy
 800cda8:	f3bf 8f6f 	isb	sy
 800cdac:	e75e      	b.n	800cc6c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800cdae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdb0:	f000 f9af 	bl	800d112 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cdb4:	f000 fd20 	bl	800d7f8 <xTaskResumeAll>
 800cdb8:	e758      	b.n	800cc6c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800cdba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdbc:	f000 f9a9 	bl	800d112 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cdc0:	f000 fd1a 	bl	800d7f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cdc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdc6:	f000 f9f6 	bl	800d1b6 <prvIsQueueEmpty>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	f43f af4d 	beq.w	800cc6c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800cdd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d00d      	beq.n	800cdf4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800cdd8:	f002 f824 	bl	800ee24 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800cddc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdde:	f000 f8f0 	bl	800cfc2 <prvGetDisinheritPriorityAfterTimeout>
 800cde2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cde4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cde6:	689b      	ldr	r3, [r3, #8]
 800cde8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cdea:	4618      	mov	r0, r3
 800cdec:	f001 f9f8 	bl	800e1e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cdf0:	f002 f848 	bl	800ee84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cdf4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3738      	adds	r7, #56	; 0x38
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	e000ed04 	.word	0xe000ed04

0800ce04 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b08e      	sub	sp, #56	; 0x38
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	60f8      	str	r0, [r7, #12]
 800ce0c:	60b9      	str	r1, [r7, #8]
 800ce0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ce14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d10a      	bne.n	800ce30 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800ce1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	623b      	str	r3, [r7, #32]
}
 800ce2c:	bf00      	nop
 800ce2e:	e7fe      	b.n	800ce2e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d103      	bne.n	800ce3e <xQueueReceiveFromISR+0x3a>
 800ce36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d101      	bne.n	800ce42 <xQueueReceiveFromISR+0x3e>
 800ce3e:	2301      	movs	r3, #1
 800ce40:	e000      	b.n	800ce44 <xQueueReceiveFromISR+0x40>
 800ce42:	2300      	movs	r3, #0
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d10a      	bne.n	800ce5e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ce48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4c:	f383 8811 	msr	BASEPRI, r3
 800ce50:	f3bf 8f6f 	isb	sy
 800ce54:	f3bf 8f4f 	dsb	sy
 800ce58:	61fb      	str	r3, [r7, #28]
}
 800ce5a:	bf00      	nop
 800ce5c:	e7fe      	b.n	800ce5c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ce5e:	f002 f8c3 	bl	800efe8 <vPortValidateInterruptPriority>
	__asm volatile
 800ce62:	f3ef 8211 	mrs	r2, BASEPRI
 800ce66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce6a:	f383 8811 	msr	BASEPRI, r3
 800ce6e:	f3bf 8f6f 	isb	sy
 800ce72:	f3bf 8f4f 	dsb	sy
 800ce76:	61ba      	str	r2, [r7, #24]
 800ce78:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ce7a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce82:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ce84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d02f      	beq.n	800ceea <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ce8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ce90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ce94:	68b9      	ldr	r1, [r7, #8]
 800ce96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce98:	f000 f915 	bl	800d0c6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ce9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce9e:	1e5a      	subs	r2, r3, #1
 800cea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800cea4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceac:	d112      	bne.n	800ced4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ceae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb0:	691b      	ldr	r3, [r3, #16]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d016      	beq.n	800cee4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb8:	3310      	adds	r3, #16
 800ceba:	4618      	mov	r0, r3
 800cebc:	f000 feca 	bl	800dc54 <xTaskRemoveFromEventList>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d00e      	beq.n	800cee4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00b      	beq.n	800cee4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2201      	movs	r2, #1
 800ced0:	601a      	str	r2, [r3, #0]
 800ced2:	e007      	b.n	800cee4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ced4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ced8:	3301      	adds	r3, #1
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	b25a      	sxtb	r2, r3
 800cede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800cee4:	2301      	movs	r3, #1
 800cee6:	637b      	str	r3, [r7, #52]	; 0x34
 800cee8:	e001      	b.n	800ceee <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800ceea:	2300      	movs	r3, #0
 800ceec:	637b      	str	r3, [r7, #52]	; 0x34
 800ceee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	f383 8811 	msr	BASEPRI, r3
}
 800cef8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cefa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3738      	adds	r7, #56	; 0x38
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d10a      	bne.n	800cf28 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800cf12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf16:	f383 8811 	msr	BASEPRI, r3
 800cf1a:	f3bf 8f6f 	isb	sy
 800cf1e:	f3bf 8f4f 	dsb	sy
 800cf22:	60bb      	str	r3, [r7, #8]
}
 800cf24:	bf00      	nop
 800cf26:	e7fe      	b.n	800cf26 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800cf28:	f001 ff7c 	bl	800ee24 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf30:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800cf32:	f001 ffa7 	bl	800ee84 <vPortExitCritical>

	return uxReturn;
 800cf36:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800cf40:	b480      	push	{r7}
 800cf42:	b087      	sub	sp, #28
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d10a      	bne.n	800cf68 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800cf52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf56:	f383 8811 	msr	BASEPRI, r3
 800cf5a:	f3bf 8f6f 	isb	sy
 800cf5e:	f3bf 8f4f 	dsb	sy
 800cf62:	60fb      	str	r3, [r7, #12]
}
 800cf64:	bf00      	nop
 800cf66:	e7fe      	b.n	800cf66 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf6c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800cf6e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cf70:	4618      	mov	r0, r3
 800cf72:	371c      	adds	r7, #28
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b084      	sub	sp, #16
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10a      	bne.n	800cfa4 <vQueueDelete+0x28>
	__asm volatile
 800cf8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf92:	f383 8811 	msr	BASEPRI, r3
 800cf96:	f3bf 8f6f 	isb	sy
 800cf9a:	f3bf 8f4f 	dsb	sy
 800cf9e:	60bb      	str	r3, [r7, #8]
}
 800cfa0:	bf00      	nop
 800cfa2:	e7fe      	b.n	800cfa2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f000 f95f 	bl	800d268 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d102      	bne.n	800cfba <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800cfb4:	68f8      	ldr	r0, [r7, #12]
 800cfb6:	f002 f923 	bl	800f200 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cfba:	bf00      	nop
 800cfbc:	3710      	adds	r7, #16
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b085      	sub	sp, #20
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d006      	beq.n	800cfe0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800cfdc:	60fb      	str	r3, [r7, #12]
 800cfde:	e001      	b.n	800cfe4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
	}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3714      	adds	r7, #20
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cff2:	b580      	push	{r7, lr}
 800cff4:	b086      	sub	sp, #24
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	60f8      	str	r0, [r7, #12]
 800cffa:	60b9      	str	r1, [r7, #8]
 800cffc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cffe:	2300      	movs	r3, #0
 800d000:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d006:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d10d      	bne.n	800d02c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d14d      	bne.n	800d0b4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	689b      	ldr	r3, [r3, #8]
 800d01c:	4618      	mov	r0, r3
 800d01e:	f001 f871 	bl	800e104 <xTaskPriorityDisinherit>
 800d022:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2200      	movs	r2, #0
 800d028:	609a      	str	r2, [r3, #8]
 800d02a:	e043      	b.n	800d0b4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d119      	bne.n	800d066 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	6858      	ldr	r0, [r3, #4]
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d03a:	461a      	mov	r2, r3
 800d03c:	68b9      	ldr	r1, [r7, #8]
 800d03e:	f012 fdba 	bl	801fbb6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	685a      	ldr	r2, [r3, #4]
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d04a:	441a      	add	r2, r3
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	685a      	ldr	r2, [r3, #4]
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	689b      	ldr	r3, [r3, #8]
 800d058:	429a      	cmp	r2, r3
 800d05a:	d32b      	bcc.n	800d0b4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681a      	ldr	r2, [r3, #0]
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	605a      	str	r2, [r3, #4]
 800d064:	e026      	b.n	800d0b4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	68d8      	ldr	r0, [r3, #12]
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d06e:	461a      	mov	r2, r3
 800d070:	68b9      	ldr	r1, [r7, #8]
 800d072:	f012 fda0 	bl	801fbb6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	68da      	ldr	r2, [r3, #12]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d07e:	425b      	negs	r3, r3
 800d080:	441a      	add	r2, r3
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	68da      	ldr	r2, [r3, #12]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	429a      	cmp	r2, r3
 800d090:	d207      	bcs.n	800d0a2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	689a      	ldr	r2, [r3, #8]
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d09a:	425b      	negs	r3, r3
 800d09c:	441a      	add	r2, r3
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2b02      	cmp	r3, #2
 800d0a6:	d105      	bne.n	800d0b4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d002      	beq.n	800d0b4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	3b01      	subs	r3, #1
 800d0b2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	1c5a      	adds	r2, r3, #1
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d0bc:	697b      	ldr	r3, [r7, #20]
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3718      	adds	r7, #24
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}

0800d0c6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d0c6:	b580      	push	{r7, lr}
 800d0c8:	b082      	sub	sp, #8
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	6078      	str	r0, [r7, #4]
 800d0ce:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d018      	beq.n	800d10a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	68da      	ldr	r2, [r3, #12]
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0e0:	441a      	add	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	68da      	ldr	r2, [r3, #12]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d303      	bcc.n	800d0fa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681a      	ldr	r2, [r3, #0]
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	68d9      	ldr	r1, [r3, #12]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d102:	461a      	mov	r2, r3
 800d104:	6838      	ldr	r0, [r7, #0]
 800d106:	f012 fd56 	bl	801fbb6 <memcpy>
	}
}
 800d10a:	bf00      	nop
 800d10c:	3708      	adds	r7, #8
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}

0800d112 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d112:	b580      	push	{r7, lr}
 800d114:	b084      	sub	sp, #16
 800d116:	af00      	add	r7, sp, #0
 800d118:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d11a:	f001 fe83 	bl	800ee24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d124:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d126:	e011      	b.n	800d14c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d012      	beq.n	800d156 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	3324      	adds	r3, #36	; 0x24
 800d134:	4618      	mov	r0, r3
 800d136:	f000 fd8d 	bl	800dc54 <xTaskRemoveFromEventList>
 800d13a:	4603      	mov	r3, r0
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d001      	beq.n	800d144 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d140:	f000 fe64 	bl	800de0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d144:	7bfb      	ldrb	r3, [r7, #15]
 800d146:	3b01      	subs	r3, #1
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d14c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d150:	2b00      	cmp	r3, #0
 800d152:	dce9      	bgt.n	800d128 <prvUnlockQueue+0x16>
 800d154:	e000      	b.n	800d158 <prvUnlockQueue+0x46>
					break;
 800d156:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	22ff      	movs	r2, #255	; 0xff
 800d15c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d160:	f001 fe90 	bl	800ee84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d164:	f001 fe5e 	bl	800ee24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d16e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d170:	e011      	b.n	800d196 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	691b      	ldr	r3, [r3, #16]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d012      	beq.n	800d1a0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	3310      	adds	r3, #16
 800d17e:	4618      	mov	r0, r3
 800d180:	f000 fd68 	bl	800dc54 <xTaskRemoveFromEventList>
 800d184:	4603      	mov	r3, r0
 800d186:	2b00      	cmp	r3, #0
 800d188:	d001      	beq.n	800d18e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d18a:	f000 fe3f 	bl	800de0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d18e:	7bbb      	ldrb	r3, [r7, #14]
 800d190:	3b01      	subs	r3, #1
 800d192:	b2db      	uxtb	r3, r3
 800d194:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d196:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	dce9      	bgt.n	800d172 <prvUnlockQueue+0x60>
 800d19e:	e000      	b.n	800d1a2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d1a0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	22ff      	movs	r2, #255	; 0xff
 800d1a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d1aa:	f001 fe6b 	bl	800ee84 <vPortExitCritical>
}
 800d1ae:	bf00      	nop
 800d1b0:	3710      	adds	r7, #16
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b084      	sub	sp, #16
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d1be:	f001 fe31 	bl	800ee24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d102      	bne.n	800d1d0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	60fb      	str	r3, [r7, #12]
 800d1ce:	e001      	b.n	800d1d4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d1d4:	f001 fe56 	bl	800ee84 <vPortExitCritical>

	return xReturn;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d1e2:	b580      	push	{r7, lr}
 800d1e4:	b084      	sub	sp, #16
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d1ea:	f001 fe1b 	bl	800ee24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1f6:	429a      	cmp	r2, r3
 800d1f8:	d102      	bne.n	800d200 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	60fb      	str	r3, [r7, #12]
 800d1fe:	e001      	b.n	800d204 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d200:	2300      	movs	r3, #0
 800d202:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d204:	f001 fe3e 	bl	800ee84 <vPortExitCritical>

	return xReturn;
 800d208:	68fb      	ldr	r3, [r7, #12]
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3710      	adds	r7, #16
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
	...

0800d214 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d214:	b480      	push	{r7}
 800d216:	b085      	sub	sp, #20
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
 800d21c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d21e:	2300      	movs	r3, #0
 800d220:	60fb      	str	r3, [r7, #12]
 800d222:	e014      	b.n	800d24e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d224:	4a0f      	ldr	r2, [pc, #60]	; (800d264 <vQueueAddToRegistry+0x50>)
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d10b      	bne.n	800d248 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d230:	490c      	ldr	r1, [pc, #48]	; (800d264 <vQueueAddToRegistry+0x50>)
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	683a      	ldr	r2, [r7, #0]
 800d236:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d23a:	4a0a      	ldr	r2, [pc, #40]	; (800d264 <vQueueAddToRegistry+0x50>)
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	00db      	lsls	r3, r3, #3
 800d240:	4413      	add	r3, r2
 800d242:	687a      	ldr	r2, [r7, #4]
 800d244:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d246:	e006      	b.n	800d256 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	3301      	adds	r3, #1
 800d24c:	60fb      	str	r3, [r7, #12]
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2b07      	cmp	r3, #7
 800d252:	d9e7      	bls.n	800d224 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d254:	bf00      	nop
 800d256:	bf00      	nop
 800d258:	3714      	adds	r7, #20
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	2001027c 	.word	0x2001027c

0800d268 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d268:	b480      	push	{r7}
 800d26a:	b085      	sub	sp, #20
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d270:	2300      	movs	r3, #0
 800d272:	60fb      	str	r3, [r7, #12]
 800d274:	e016      	b.n	800d2a4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d276:	4a10      	ldr	r2, [pc, #64]	; (800d2b8 <vQueueUnregisterQueue+0x50>)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	00db      	lsls	r3, r3, #3
 800d27c:	4413      	add	r3, r2
 800d27e:	685b      	ldr	r3, [r3, #4]
 800d280:	687a      	ldr	r2, [r7, #4]
 800d282:	429a      	cmp	r2, r3
 800d284:	d10b      	bne.n	800d29e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d286:	4a0c      	ldr	r2, [pc, #48]	; (800d2b8 <vQueueUnregisterQueue+0x50>)
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2100      	movs	r1, #0
 800d28c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d290:	4a09      	ldr	r2, [pc, #36]	; (800d2b8 <vQueueUnregisterQueue+0x50>)
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	00db      	lsls	r3, r3, #3
 800d296:	4413      	add	r3, r2
 800d298:	2200      	movs	r2, #0
 800d29a:	605a      	str	r2, [r3, #4]
				break;
 800d29c:	e006      	b.n	800d2ac <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	3301      	adds	r3, #1
 800d2a2:	60fb      	str	r3, [r7, #12]
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2b07      	cmp	r3, #7
 800d2a8:	d9e5      	bls.n	800d276 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d2aa:	bf00      	nop
 800d2ac:	bf00      	nop
 800d2ae:	3714      	adds	r7, #20
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b6:	4770      	bx	lr
 800d2b8:	2001027c 	.word	0x2001027c

0800d2bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b086      	sub	sp, #24
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	60f8      	str	r0, [r7, #12]
 800d2c4:	60b9      	str	r1, [r7, #8]
 800d2c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d2cc:	f001 fdaa 	bl	800ee24 <vPortEnterCritical>
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d2d6:	b25b      	sxtb	r3, r3
 800d2d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2dc:	d103      	bne.n	800d2e6 <vQueueWaitForMessageRestricted+0x2a>
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d2ec:	b25b      	sxtb	r3, r3
 800d2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2f2:	d103      	bne.n	800d2fc <vQueueWaitForMessageRestricted+0x40>
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d2fc:	f001 fdc2 	bl	800ee84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d300:	697b      	ldr	r3, [r7, #20]
 800d302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d304:	2b00      	cmp	r3, #0
 800d306:	d106      	bne.n	800d316 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	3324      	adds	r3, #36	; 0x24
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	68b9      	ldr	r1, [r7, #8]
 800d310:	4618      	mov	r0, r3
 800d312:	f000 fc73 	bl	800dbfc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d316:	6978      	ldr	r0, [r7, #20]
 800d318:	f7ff fefb 	bl	800d112 <prvUnlockQueue>
	}
 800d31c:	bf00      	nop
 800d31e:	3718      	adds	r7, #24
 800d320:	46bd      	mov	sp, r7
 800d322:	bd80      	pop	{r7, pc}

0800d324 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d324:	b580      	push	{r7, lr}
 800d326:	b08e      	sub	sp, #56	; 0x38
 800d328:	af04      	add	r7, sp, #16
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
 800d330:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d334:	2b00      	cmp	r3, #0
 800d336:	d10a      	bne.n	800d34e <xTaskCreateStatic+0x2a>
	__asm volatile
 800d338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33c:	f383 8811 	msr	BASEPRI, r3
 800d340:	f3bf 8f6f 	isb	sy
 800d344:	f3bf 8f4f 	dsb	sy
 800d348:	623b      	str	r3, [r7, #32]
}
 800d34a:	bf00      	nop
 800d34c:	e7fe      	b.n	800d34c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d34e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d350:	2b00      	cmp	r3, #0
 800d352:	d10a      	bne.n	800d36a <xTaskCreateStatic+0x46>
	__asm volatile
 800d354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d358:	f383 8811 	msr	BASEPRI, r3
 800d35c:	f3bf 8f6f 	isb	sy
 800d360:	f3bf 8f4f 	dsb	sy
 800d364:	61fb      	str	r3, [r7, #28]
}
 800d366:	bf00      	nop
 800d368:	e7fe      	b.n	800d368 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d36a:	23bc      	movs	r3, #188	; 0xbc
 800d36c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	2bbc      	cmp	r3, #188	; 0xbc
 800d372:	d00a      	beq.n	800d38a <xTaskCreateStatic+0x66>
	__asm volatile
 800d374:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d378:	f383 8811 	msr	BASEPRI, r3
 800d37c:	f3bf 8f6f 	isb	sy
 800d380:	f3bf 8f4f 	dsb	sy
 800d384:	61bb      	str	r3, [r7, #24]
}
 800d386:	bf00      	nop
 800d388:	e7fe      	b.n	800d388 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d38a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d38c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d01e      	beq.n	800d3d0 <xTaskCreateStatic+0xac>
 800d392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d394:	2b00      	cmp	r3, #0
 800d396:	d01b      	beq.n	800d3d0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d39a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d39c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d39e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d3a0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a4:	2202      	movs	r2, #2
 800d3a6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	9303      	str	r3, [sp, #12]
 800d3ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3b0:	9302      	str	r3, [sp, #8]
 800d3b2:	f107 0314 	add.w	r3, r7, #20
 800d3b6:	9301      	str	r3, [sp, #4]
 800d3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3ba:	9300      	str	r3, [sp, #0]
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	687a      	ldr	r2, [r7, #4]
 800d3c0:	68b9      	ldr	r1, [r7, #8]
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	f000 f850 	bl	800d468 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d3c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3ca:	f000 f8f3 	bl	800d5b4 <prvAddNewTaskToReadyList>
 800d3ce:	e001      	b.n	800d3d4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d3d4:	697b      	ldr	r3, [r7, #20]
	}
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	3728      	adds	r7, #40	; 0x28
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bd80      	pop	{r7, pc}

0800d3de <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d3de:	b580      	push	{r7, lr}
 800d3e0:	b08c      	sub	sp, #48	; 0x30
 800d3e2:	af04      	add	r7, sp, #16
 800d3e4:	60f8      	str	r0, [r7, #12]
 800d3e6:	60b9      	str	r1, [r7, #8]
 800d3e8:	603b      	str	r3, [r7, #0]
 800d3ea:	4613      	mov	r3, r2
 800d3ec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d3ee:	88fb      	ldrh	r3, [r7, #6]
 800d3f0:	009b      	lsls	r3, r3, #2
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f001 fe38 	bl	800f068 <pvPortMalloc>
 800d3f8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d00e      	beq.n	800d41e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d400:	20bc      	movs	r0, #188	; 0xbc
 800d402:	f001 fe31 	bl	800f068 <pvPortMalloc>
 800d406:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d408:	69fb      	ldr	r3, [r7, #28]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d003      	beq.n	800d416 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d40e:	69fb      	ldr	r3, [r7, #28]
 800d410:	697a      	ldr	r2, [r7, #20]
 800d412:	631a      	str	r2, [r3, #48]	; 0x30
 800d414:	e005      	b.n	800d422 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d416:	6978      	ldr	r0, [r7, #20]
 800d418:	f001 fef2 	bl	800f200 <vPortFree>
 800d41c:	e001      	b.n	800d422 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d41e:	2300      	movs	r3, #0
 800d420:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d017      	beq.n	800d458 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d428:	69fb      	ldr	r3, [r7, #28]
 800d42a:	2200      	movs	r2, #0
 800d42c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d430:	88fa      	ldrh	r2, [r7, #6]
 800d432:	2300      	movs	r3, #0
 800d434:	9303      	str	r3, [sp, #12]
 800d436:	69fb      	ldr	r3, [r7, #28]
 800d438:	9302      	str	r3, [sp, #8]
 800d43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d43c:	9301      	str	r3, [sp, #4]
 800d43e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d440:	9300      	str	r3, [sp, #0]
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	68b9      	ldr	r1, [r7, #8]
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f000 f80e 	bl	800d468 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d44c:	69f8      	ldr	r0, [r7, #28]
 800d44e:	f000 f8b1 	bl	800d5b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d452:	2301      	movs	r3, #1
 800d454:	61bb      	str	r3, [r7, #24]
 800d456:	e002      	b.n	800d45e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d458:	f04f 33ff 	mov.w	r3, #4294967295
 800d45c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d45e:	69bb      	ldr	r3, [r7, #24]
	}
 800d460:	4618      	mov	r0, r3
 800d462:	3720      	adds	r7, #32
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}

0800d468 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b088      	sub	sp, #32
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	607a      	str	r2, [r7, #4]
 800d474:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d478:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	461a      	mov	r2, r3
 800d480:	21a5      	movs	r1, #165	; 0xa5
 800d482:	f012 fba6 	bl	801fbd2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d490:	3b01      	subs	r3, #1
 800d492:	009b      	lsls	r3, r3, #2
 800d494:	4413      	add	r3, r2
 800d496:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d498:	69bb      	ldr	r3, [r7, #24]
 800d49a:	f023 0307 	bic.w	r3, r3, #7
 800d49e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	f003 0307 	and.w	r3, r3, #7
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d00a      	beq.n	800d4c0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ae:	f383 8811 	msr	BASEPRI, r3
 800d4b2:	f3bf 8f6f 	isb	sy
 800d4b6:	f3bf 8f4f 	dsb	sy
 800d4ba:	617b      	str	r3, [r7, #20]
}
 800d4bc:	bf00      	nop
 800d4be:	e7fe      	b.n	800d4be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d01f      	beq.n	800d506 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	61fb      	str	r3, [r7, #28]
 800d4ca:	e012      	b.n	800d4f2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d4cc:	68ba      	ldr	r2, [r7, #8]
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	4413      	add	r3, r2
 800d4d2:	7819      	ldrb	r1, [r3, #0]
 800d4d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4d6:	69fb      	ldr	r3, [r7, #28]
 800d4d8:	4413      	add	r3, r2
 800d4da:	3334      	adds	r3, #52	; 0x34
 800d4dc:	460a      	mov	r2, r1
 800d4de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d4e0:	68ba      	ldr	r2, [r7, #8]
 800d4e2:	69fb      	ldr	r3, [r7, #28]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d006      	beq.n	800d4fa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d4ec:	69fb      	ldr	r3, [r7, #28]
 800d4ee:	3301      	adds	r3, #1
 800d4f0:	61fb      	str	r3, [r7, #28]
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	2b0f      	cmp	r3, #15
 800d4f6:	d9e9      	bls.n	800d4cc <prvInitialiseNewTask+0x64>
 800d4f8:	e000      	b.n	800d4fc <prvInitialiseNewTask+0x94>
			{
				break;
 800d4fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d4fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4fe:	2200      	movs	r2, #0
 800d500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d504:	e003      	b.n	800d50e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d508:	2200      	movs	r2, #0
 800d50a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d50e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d510:	2b37      	cmp	r3, #55	; 0x37
 800d512:	d901      	bls.n	800d518 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d514:	2337      	movs	r3, #55	; 0x37
 800d516:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d51c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d520:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d522:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d526:	2200      	movs	r2, #0
 800d528:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d52c:	3304      	adds	r3, #4
 800d52e:	4618      	mov	r0, r3
 800d530:	f7fe fd64 	bl	800bffc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d536:	3318      	adds	r3, #24
 800d538:	4618      	mov	r0, r3
 800d53a:	f7fe fd5f 	bl	800bffc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d542:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d546:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d54c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d550:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d552:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d556:	2200      	movs	r2, #0
 800d558:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d55e:	2200      	movs	r2, #0
 800d560:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d566:	3354      	adds	r3, #84	; 0x54
 800d568:	2260      	movs	r2, #96	; 0x60
 800d56a:	2100      	movs	r1, #0
 800d56c:	4618      	mov	r0, r3
 800d56e:	f012 fb30 	bl	801fbd2 <memset>
 800d572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d574:	4a0c      	ldr	r2, [pc, #48]	; (800d5a8 <prvInitialiseNewTask+0x140>)
 800d576:	659a      	str	r2, [r3, #88]	; 0x58
 800d578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d57a:	4a0c      	ldr	r2, [pc, #48]	; (800d5ac <prvInitialiseNewTask+0x144>)
 800d57c:	65da      	str	r2, [r3, #92]	; 0x5c
 800d57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d580:	4a0b      	ldr	r2, [pc, #44]	; (800d5b0 <prvInitialiseNewTask+0x148>)
 800d582:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d584:	683a      	ldr	r2, [r7, #0]
 800d586:	68f9      	ldr	r1, [r7, #12]
 800d588:	69b8      	ldr	r0, [r7, #24]
 800d58a:	f001 fb1b 	bl	800ebc4 <pxPortInitialiseStack>
 800d58e:	4602      	mov	r2, r0
 800d590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d592:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d596:	2b00      	cmp	r3, #0
 800d598:	d002      	beq.n	800d5a0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d59c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d59e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5a0:	bf00      	nop
 800d5a2:	3720      	adds	r7, #32
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	08024dc4 	.word	0x08024dc4
 800d5ac:	08024de4 	.word	0x08024de4
 800d5b0:	08024da4 	.word	0x08024da4

0800d5b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d5bc:	f001 fc32 	bl	800ee24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d5c0:	4b2d      	ldr	r3, [pc, #180]	; (800d678 <prvAddNewTaskToReadyList+0xc4>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	4a2c      	ldr	r2, [pc, #176]	; (800d678 <prvAddNewTaskToReadyList+0xc4>)
 800d5c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d5ca:	4b2c      	ldr	r3, [pc, #176]	; (800d67c <prvAddNewTaskToReadyList+0xc8>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d109      	bne.n	800d5e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d5d2:	4a2a      	ldr	r2, [pc, #168]	; (800d67c <prvAddNewTaskToReadyList+0xc8>)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d5d8:	4b27      	ldr	r3, [pc, #156]	; (800d678 <prvAddNewTaskToReadyList+0xc4>)
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d110      	bne.n	800d602 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d5e0:	f000 fc38 	bl	800de54 <prvInitialiseTaskLists>
 800d5e4:	e00d      	b.n	800d602 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d5e6:	4b26      	ldr	r3, [pc, #152]	; (800d680 <prvAddNewTaskToReadyList+0xcc>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d109      	bne.n	800d602 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d5ee:	4b23      	ldr	r3, [pc, #140]	; (800d67c <prvAddNewTaskToReadyList+0xc8>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d802      	bhi.n	800d602 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d5fc:	4a1f      	ldr	r2, [pc, #124]	; (800d67c <prvAddNewTaskToReadyList+0xc8>)
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d602:	4b20      	ldr	r3, [pc, #128]	; (800d684 <prvAddNewTaskToReadyList+0xd0>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3301      	adds	r3, #1
 800d608:	4a1e      	ldr	r2, [pc, #120]	; (800d684 <prvAddNewTaskToReadyList+0xd0>)
 800d60a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d60c:	4b1d      	ldr	r3, [pc, #116]	; (800d684 <prvAddNewTaskToReadyList+0xd0>)
 800d60e:	681a      	ldr	r2, [r3, #0]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d618:	4b1b      	ldr	r3, [pc, #108]	; (800d688 <prvAddNewTaskToReadyList+0xd4>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d903      	bls.n	800d628 <prvAddNewTaskToReadyList+0x74>
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d624:	4a18      	ldr	r2, [pc, #96]	; (800d688 <prvAddNewTaskToReadyList+0xd4>)
 800d626:	6013      	str	r3, [r2, #0]
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d62c:	4613      	mov	r3, r2
 800d62e:	009b      	lsls	r3, r3, #2
 800d630:	4413      	add	r3, r2
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	4a15      	ldr	r2, [pc, #84]	; (800d68c <prvAddNewTaskToReadyList+0xd8>)
 800d636:	441a      	add	r2, r3
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	3304      	adds	r3, #4
 800d63c:	4619      	mov	r1, r3
 800d63e:	4610      	mov	r0, r2
 800d640:	f7fe fce9 	bl	800c016 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d644:	f001 fc1e 	bl	800ee84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d648:	4b0d      	ldr	r3, [pc, #52]	; (800d680 <prvAddNewTaskToReadyList+0xcc>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d00e      	beq.n	800d66e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d650:	4b0a      	ldr	r3, [pc, #40]	; (800d67c <prvAddNewTaskToReadyList+0xc8>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65a:	429a      	cmp	r2, r3
 800d65c:	d207      	bcs.n	800d66e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d65e:	4b0c      	ldr	r3, [pc, #48]	; (800d690 <prvAddNewTaskToReadyList+0xdc>)
 800d660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d664:	601a      	str	r2, [r3, #0]
 800d666:	f3bf 8f4f 	dsb	sy
 800d66a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d66e:	bf00      	nop
 800d670:	3708      	adds	r7, #8
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	20000dd8 	.word	0x20000dd8
 800d67c:	20000904 	.word	0x20000904
 800d680:	20000de4 	.word	0x20000de4
 800d684:	20000df4 	.word	0x20000df4
 800d688:	20000de0 	.word	0x20000de0
 800d68c:	20000908 	.word	0x20000908
 800d690:	e000ed04 	.word	0xe000ed04

0800d694 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d694:	b580      	push	{r7, lr}
 800d696:	b084      	sub	sp, #16
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d69c:	2300      	movs	r3, #0
 800d69e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d017      	beq.n	800d6d6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d6a6:	4b13      	ldr	r3, [pc, #76]	; (800d6f4 <vTaskDelay+0x60>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00a      	beq.n	800d6c4 <vTaskDelay+0x30>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	60bb      	str	r3, [r7, #8]
}
 800d6c0:	bf00      	nop
 800d6c2:	e7fe      	b.n	800d6c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d6c4:	f000 f88a 	bl	800d7dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d6c8:	2100      	movs	r1, #0
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 fe1e 	bl	800e30c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d6d0:	f000 f892 	bl	800d7f8 <xTaskResumeAll>
 800d6d4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d107      	bne.n	800d6ec <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d6dc:	4b06      	ldr	r3, [pc, #24]	; (800d6f8 <vTaskDelay+0x64>)
 800d6de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6e2:	601a      	str	r2, [r3, #0]
 800d6e4:	f3bf 8f4f 	dsb	sy
 800d6e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d6ec:	bf00      	nop
 800d6ee:	3710      	adds	r7, #16
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	20000e00 	.word	0x20000e00
 800d6f8:	e000ed04 	.word	0xe000ed04

0800d6fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b08a      	sub	sp, #40	; 0x28
 800d700:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d702:	2300      	movs	r3, #0
 800d704:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d706:	2300      	movs	r3, #0
 800d708:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d70a:	463a      	mov	r2, r7
 800d70c:	1d39      	adds	r1, r7, #4
 800d70e:	f107 0308 	add.w	r3, r7, #8
 800d712:	4618      	mov	r0, r3
 800d714:	f7fe fc1e 	bl	800bf54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d718:	6839      	ldr	r1, [r7, #0]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	68ba      	ldr	r2, [r7, #8]
 800d71e:	9202      	str	r2, [sp, #8]
 800d720:	9301      	str	r3, [sp, #4]
 800d722:	2300      	movs	r3, #0
 800d724:	9300      	str	r3, [sp, #0]
 800d726:	2300      	movs	r3, #0
 800d728:	460a      	mov	r2, r1
 800d72a:	4924      	ldr	r1, [pc, #144]	; (800d7bc <vTaskStartScheduler+0xc0>)
 800d72c:	4824      	ldr	r0, [pc, #144]	; (800d7c0 <vTaskStartScheduler+0xc4>)
 800d72e:	f7ff fdf9 	bl	800d324 <xTaskCreateStatic>
 800d732:	4603      	mov	r3, r0
 800d734:	4a23      	ldr	r2, [pc, #140]	; (800d7c4 <vTaskStartScheduler+0xc8>)
 800d736:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d738:	4b22      	ldr	r3, [pc, #136]	; (800d7c4 <vTaskStartScheduler+0xc8>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d002      	beq.n	800d746 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d740:	2301      	movs	r3, #1
 800d742:	617b      	str	r3, [r7, #20]
 800d744:	e001      	b.n	800d74a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d746:	2300      	movs	r3, #0
 800d748:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d102      	bne.n	800d756 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d750:	f000 fe30 	bl	800e3b4 <xTimerCreateTimerTask>
 800d754:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	2b01      	cmp	r3, #1
 800d75a:	d11b      	bne.n	800d794 <vTaskStartScheduler+0x98>
	__asm volatile
 800d75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d760:	f383 8811 	msr	BASEPRI, r3
 800d764:	f3bf 8f6f 	isb	sy
 800d768:	f3bf 8f4f 	dsb	sy
 800d76c:	613b      	str	r3, [r7, #16]
}
 800d76e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d770:	4b15      	ldr	r3, [pc, #84]	; (800d7c8 <vTaskStartScheduler+0xcc>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	3354      	adds	r3, #84	; 0x54
 800d776:	4a15      	ldr	r2, [pc, #84]	; (800d7cc <vTaskStartScheduler+0xd0>)
 800d778:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d77a:	4b15      	ldr	r3, [pc, #84]	; (800d7d0 <vTaskStartScheduler+0xd4>)
 800d77c:	f04f 32ff 	mov.w	r2, #4294967295
 800d780:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d782:	4b14      	ldr	r3, [pc, #80]	; (800d7d4 <vTaskStartScheduler+0xd8>)
 800d784:	2201      	movs	r2, #1
 800d786:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d788:	4b13      	ldr	r3, [pc, #76]	; (800d7d8 <vTaskStartScheduler+0xdc>)
 800d78a:	2200      	movs	r2, #0
 800d78c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d78e:	f001 faa7 	bl	800ece0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d792:	e00e      	b.n	800d7b2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d79a:	d10a      	bne.n	800d7b2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800d79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a0:	f383 8811 	msr	BASEPRI, r3
 800d7a4:	f3bf 8f6f 	isb	sy
 800d7a8:	f3bf 8f4f 	dsb	sy
 800d7ac:	60fb      	str	r3, [r7, #12]
}
 800d7ae:	bf00      	nop
 800d7b0:	e7fe      	b.n	800d7b0 <vTaskStartScheduler+0xb4>
}
 800d7b2:	bf00      	nop
 800d7b4:	3718      	adds	r7, #24
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd80      	pop	{r7, pc}
 800d7ba:	bf00      	nop
 800d7bc:	0802107c 	.word	0x0802107c
 800d7c0:	0800de25 	.word	0x0800de25
 800d7c4:	20000dfc 	.word	0x20000dfc
 800d7c8:	20000904 	.word	0x20000904
 800d7cc:	200000f4 	.word	0x200000f4
 800d7d0:	20000df8 	.word	0x20000df8
 800d7d4:	20000de4 	.word	0x20000de4
 800d7d8:	20000ddc 	.word	0x20000ddc

0800d7dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d7dc:	b480      	push	{r7}
 800d7de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d7e0:	4b04      	ldr	r3, [pc, #16]	; (800d7f4 <vTaskSuspendAll+0x18>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	3301      	adds	r3, #1
 800d7e6:	4a03      	ldr	r2, [pc, #12]	; (800d7f4 <vTaskSuspendAll+0x18>)
 800d7e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d7ea:	bf00      	nop
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	20000e00 	.word	0x20000e00

0800d7f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d7fe:	2300      	movs	r3, #0
 800d800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d802:	2300      	movs	r3, #0
 800d804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d806:	4b42      	ldr	r3, [pc, #264]	; (800d910 <xTaskResumeAll+0x118>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d10a      	bne.n	800d824 <xTaskResumeAll+0x2c>
	__asm volatile
 800d80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d812:	f383 8811 	msr	BASEPRI, r3
 800d816:	f3bf 8f6f 	isb	sy
 800d81a:	f3bf 8f4f 	dsb	sy
 800d81e:	603b      	str	r3, [r7, #0]
}
 800d820:	bf00      	nop
 800d822:	e7fe      	b.n	800d822 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d824:	f001 fafe 	bl	800ee24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d828:	4b39      	ldr	r3, [pc, #228]	; (800d910 <xTaskResumeAll+0x118>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	3b01      	subs	r3, #1
 800d82e:	4a38      	ldr	r2, [pc, #224]	; (800d910 <xTaskResumeAll+0x118>)
 800d830:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d832:	4b37      	ldr	r3, [pc, #220]	; (800d910 <xTaskResumeAll+0x118>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d162      	bne.n	800d900 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d83a:	4b36      	ldr	r3, [pc, #216]	; (800d914 <xTaskResumeAll+0x11c>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d05e      	beq.n	800d900 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d842:	e02f      	b.n	800d8a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d844:	4b34      	ldr	r3, [pc, #208]	; (800d918 <xTaskResumeAll+0x120>)
 800d846:	68db      	ldr	r3, [r3, #12]
 800d848:	68db      	ldr	r3, [r3, #12]
 800d84a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	3318      	adds	r3, #24
 800d850:	4618      	mov	r0, r3
 800d852:	f7fe fc3d 	bl	800c0d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	3304      	adds	r3, #4
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7fe fc38 	bl	800c0d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d864:	4b2d      	ldr	r3, [pc, #180]	; (800d91c <xTaskResumeAll+0x124>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	429a      	cmp	r2, r3
 800d86a:	d903      	bls.n	800d874 <xTaskResumeAll+0x7c>
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d870:	4a2a      	ldr	r2, [pc, #168]	; (800d91c <xTaskResumeAll+0x124>)
 800d872:	6013      	str	r3, [r2, #0]
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d878:	4613      	mov	r3, r2
 800d87a:	009b      	lsls	r3, r3, #2
 800d87c:	4413      	add	r3, r2
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	4a27      	ldr	r2, [pc, #156]	; (800d920 <xTaskResumeAll+0x128>)
 800d882:	441a      	add	r2, r3
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	3304      	adds	r3, #4
 800d888:	4619      	mov	r1, r3
 800d88a:	4610      	mov	r0, r2
 800d88c:	f7fe fbc3 	bl	800c016 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d894:	4b23      	ldr	r3, [pc, #140]	; (800d924 <xTaskResumeAll+0x12c>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d302      	bcc.n	800d8a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800d89e:	4b22      	ldr	r3, [pc, #136]	; (800d928 <xTaskResumeAll+0x130>)
 800d8a0:	2201      	movs	r2, #1
 800d8a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d8a4:	4b1c      	ldr	r3, [pc, #112]	; (800d918 <xTaskResumeAll+0x120>)
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d1cb      	bne.n	800d844 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d001      	beq.n	800d8b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d8b2:	f000 fb71 	bl	800df98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d8b6:	4b1d      	ldr	r3, [pc, #116]	; (800d92c <xTaskResumeAll+0x134>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d010      	beq.n	800d8e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d8c2:	f000 f859 	bl	800d978 <xTaskIncrementTick>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d002      	beq.n	800d8d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800d8cc:	4b16      	ldr	r3, [pc, #88]	; (800d928 <xTaskResumeAll+0x130>)
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d1f1      	bne.n	800d8c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800d8de:	4b13      	ldr	r3, [pc, #76]	; (800d92c <xTaskResumeAll+0x134>)
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d8e4:	4b10      	ldr	r3, [pc, #64]	; (800d928 <xTaskResumeAll+0x130>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d009      	beq.n	800d900 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d8f0:	4b0f      	ldr	r3, [pc, #60]	; (800d930 <xTaskResumeAll+0x138>)
 800d8f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8f6:	601a      	str	r2, [r3, #0]
 800d8f8:	f3bf 8f4f 	dsb	sy
 800d8fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d900:	f001 fac0 	bl	800ee84 <vPortExitCritical>

	return xAlreadyYielded;
 800d904:	68bb      	ldr	r3, [r7, #8]
}
 800d906:	4618      	mov	r0, r3
 800d908:	3710      	adds	r7, #16
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}
 800d90e:	bf00      	nop
 800d910:	20000e00 	.word	0x20000e00
 800d914:	20000dd8 	.word	0x20000dd8
 800d918:	20000d98 	.word	0x20000d98
 800d91c:	20000de0 	.word	0x20000de0
 800d920:	20000908 	.word	0x20000908
 800d924:	20000904 	.word	0x20000904
 800d928:	20000dec 	.word	0x20000dec
 800d92c:	20000de8 	.word	0x20000de8
 800d930:	e000ed04 	.word	0xe000ed04

0800d934 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d934:	b480      	push	{r7}
 800d936:	b083      	sub	sp, #12
 800d938:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d93a:	4b05      	ldr	r3, [pc, #20]	; (800d950 <xTaskGetTickCount+0x1c>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d940:	687b      	ldr	r3, [r7, #4]
}
 800d942:	4618      	mov	r0, r3
 800d944:	370c      	adds	r7, #12
 800d946:	46bd      	mov	sp, r7
 800d948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94c:	4770      	bx	lr
 800d94e:	bf00      	nop
 800d950:	20000ddc 	.word	0x20000ddc

0800d954 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d95a:	f001 fb45 	bl	800efe8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d95e:	2300      	movs	r3, #0
 800d960:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d962:	4b04      	ldr	r3, [pc, #16]	; (800d974 <xTaskGetTickCountFromISR+0x20>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d968:	683b      	ldr	r3, [r7, #0]
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3708      	adds	r7, #8
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}
 800d972:	bf00      	nop
 800d974:	20000ddc 	.word	0x20000ddc

0800d978 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b086      	sub	sp, #24
 800d97c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d97e:	2300      	movs	r3, #0
 800d980:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d982:	4b4f      	ldr	r3, [pc, #316]	; (800dac0 <xTaskIncrementTick+0x148>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	f040 808f 	bne.w	800daaa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d98c:	4b4d      	ldr	r3, [pc, #308]	; (800dac4 <xTaskIncrementTick+0x14c>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	3301      	adds	r3, #1
 800d992:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d994:	4a4b      	ldr	r2, [pc, #300]	; (800dac4 <xTaskIncrementTick+0x14c>)
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d99a:	693b      	ldr	r3, [r7, #16]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d120      	bne.n	800d9e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d9a0:	4b49      	ldr	r3, [pc, #292]	; (800dac8 <xTaskIncrementTick+0x150>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d00a      	beq.n	800d9c0 <xTaskIncrementTick+0x48>
	__asm volatile
 800d9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ae:	f383 8811 	msr	BASEPRI, r3
 800d9b2:	f3bf 8f6f 	isb	sy
 800d9b6:	f3bf 8f4f 	dsb	sy
 800d9ba:	603b      	str	r3, [r7, #0]
}
 800d9bc:	bf00      	nop
 800d9be:	e7fe      	b.n	800d9be <xTaskIncrementTick+0x46>
 800d9c0:	4b41      	ldr	r3, [pc, #260]	; (800dac8 <xTaskIncrementTick+0x150>)
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	60fb      	str	r3, [r7, #12]
 800d9c6:	4b41      	ldr	r3, [pc, #260]	; (800dacc <xTaskIncrementTick+0x154>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4a3f      	ldr	r2, [pc, #252]	; (800dac8 <xTaskIncrementTick+0x150>)
 800d9cc:	6013      	str	r3, [r2, #0]
 800d9ce:	4a3f      	ldr	r2, [pc, #252]	; (800dacc <xTaskIncrementTick+0x154>)
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	6013      	str	r3, [r2, #0]
 800d9d4:	4b3e      	ldr	r3, [pc, #248]	; (800dad0 <xTaskIncrementTick+0x158>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	3301      	adds	r3, #1
 800d9da:	4a3d      	ldr	r2, [pc, #244]	; (800dad0 <xTaskIncrementTick+0x158>)
 800d9dc:	6013      	str	r3, [r2, #0]
 800d9de:	f000 fadb 	bl	800df98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d9e2:	4b3c      	ldr	r3, [pc, #240]	; (800dad4 <xTaskIncrementTick+0x15c>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	693a      	ldr	r2, [r7, #16]
 800d9e8:	429a      	cmp	r2, r3
 800d9ea:	d349      	bcc.n	800da80 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d9ec:	4b36      	ldr	r3, [pc, #216]	; (800dac8 <xTaskIncrementTick+0x150>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d104      	bne.n	800da00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9f6:	4b37      	ldr	r3, [pc, #220]	; (800dad4 <xTaskIncrementTick+0x15c>)
 800d9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9fc:	601a      	str	r2, [r3, #0]
					break;
 800d9fe:	e03f      	b.n	800da80 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da00:	4b31      	ldr	r3, [pc, #196]	; (800dac8 <xTaskIncrementTick+0x150>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	68db      	ldr	r3, [r3, #12]
 800da06:	68db      	ldr	r3, [r3, #12]
 800da08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	685b      	ldr	r3, [r3, #4]
 800da0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800da10:	693a      	ldr	r2, [r7, #16]
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	429a      	cmp	r2, r3
 800da16:	d203      	bcs.n	800da20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800da18:	4a2e      	ldr	r2, [pc, #184]	; (800dad4 <xTaskIncrementTick+0x15c>)
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800da1e:	e02f      	b.n	800da80 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	3304      	adds	r3, #4
 800da24:	4618      	mov	r0, r3
 800da26:	f7fe fb53 	bl	800c0d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d004      	beq.n	800da3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	3318      	adds	r3, #24
 800da36:	4618      	mov	r0, r3
 800da38:	f7fe fb4a 	bl	800c0d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da40:	4b25      	ldr	r3, [pc, #148]	; (800dad8 <xTaskIncrementTick+0x160>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	429a      	cmp	r2, r3
 800da46:	d903      	bls.n	800da50 <xTaskIncrementTick+0xd8>
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da4c:	4a22      	ldr	r2, [pc, #136]	; (800dad8 <xTaskIncrementTick+0x160>)
 800da4e:	6013      	str	r3, [r2, #0]
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da54:	4613      	mov	r3, r2
 800da56:	009b      	lsls	r3, r3, #2
 800da58:	4413      	add	r3, r2
 800da5a:	009b      	lsls	r3, r3, #2
 800da5c:	4a1f      	ldr	r2, [pc, #124]	; (800dadc <xTaskIncrementTick+0x164>)
 800da5e:	441a      	add	r2, r3
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	3304      	adds	r3, #4
 800da64:	4619      	mov	r1, r3
 800da66:	4610      	mov	r0, r2
 800da68:	f7fe fad5 	bl	800c016 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800da6c:	68bb      	ldr	r3, [r7, #8]
 800da6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da70:	4b1b      	ldr	r3, [pc, #108]	; (800dae0 <xTaskIncrementTick+0x168>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da76:	429a      	cmp	r2, r3
 800da78:	d3b8      	bcc.n	800d9ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800da7a:	2301      	movs	r3, #1
 800da7c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800da7e:	e7b5      	b.n	800d9ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800da80:	4b17      	ldr	r3, [pc, #92]	; (800dae0 <xTaskIncrementTick+0x168>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da86:	4915      	ldr	r1, [pc, #84]	; (800dadc <xTaskIncrementTick+0x164>)
 800da88:	4613      	mov	r3, r2
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	4413      	add	r3, r2
 800da8e:	009b      	lsls	r3, r3, #2
 800da90:	440b      	add	r3, r1
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	2b01      	cmp	r3, #1
 800da96:	d901      	bls.n	800da9c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800da98:	2301      	movs	r3, #1
 800da9a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800da9c:	4b11      	ldr	r3, [pc, #68]	; (800dae4 <xTaskIncrementTick+0x16c>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d007      	beq.n	800dab4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800daa4:	2301      	movs	r3, #1
 800daa6:	617b      	str	r3, [r7, #20]
 800daa8:	e004      	b.n	800dab4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800daaa:	4b0f      	ldr	r3, [pc, #60]	; (800dae8 <xTaskIncrementTick+0x170>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	3301      	adds	r3, #1
 800dab0:	4a0d      	ldr	r2, [pc, #52]	; (800dae8 <xTaskIncrementTick+0x170>)
 800dab2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dab4:	697b      	ldr	r3, [r7, #20]
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3718      	adds	r7, #24
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	20000e00 	.word	0x20000e00
 800dac4:	20000ddc 	.word	0x20000ddc
 800dac8:	20000d90 	.word	0x20000d90
 800dacc:	20000d94 	.word	0x20000d94
 800dad0:	20000df0 	.word	0x20000df0
 800dad4:	20000df8 	.word	0x20000df8
 800dad8:	20000de0 	.word	0x20000de0
 800dadc:	20000908 	.word	0x20000908
 800dae0:	20000904 	.word	0x20000904
 800dae4:	20000dec 	.word	0x20000dec
 800dae8:	20000de8 	.word	0x20000de8

0800daec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800daec:	b480      	push	{r7}
 800daee:	b085      	sub	sp, #20
 800daf0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800daf2:	4b2a      	ldr	r3, [pc, #168]	; (800db9c <vTaskSwitchContext+0xb0>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d003      	beq.n	800db02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dafa:	4b29      	ldr	r3, [pc, #164]	; (800dba0 <vTaskSwitchContext+0xb4>)
 800dafc:	2201      	movs	r2, #1
 800dafe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800db00:	e046      	b.n	800db90 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800db02:	4b27      	ldr	r3, [pc, #156]	; (800dba0 <vTaskSwitchContext+0xb4>)
 800db04:	2200      	movs	r2, #0
 800db06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db08:	4b26      	ldr	r3, [pc, #152]	; (800dba4 <vTaskSwitchContext+0xb8>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	60fb      	str	r3, [r7, #12]
 800db0e:	e010      	b.n	800db32 <vTaskSwitchContext+0x46>
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d10a      	bne.n	800db2c <vTaskSwitchContext+0x40>
	__asm volatile
 800db16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db1a:	f383 8811 	msr	BASEPRI, r3
 800db1e:	f3bf 8f6f 	isb	sy
 800db22:	f3bf 8f4f 	dsb	sy
 800db26:	607b      	str	r3, [r7, #4]
}
 800db28:	bf00      	nop
 800db2a:	e7fe      	b.n	800db2a <vTaskSwitchContext+0x3e>
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	3b01      	subs	r3, #1
 800db30:	60fb      	str	r3, [r7, #12]
 800db32:	491d      	ldr	r1, [pc, #116]	; (800dba8 <vTaskSwitchContext+0xbc>)
 800db34:	68fa      	ldr	r2, [r7, #12]
 800db36:	4613      	mov	r3, r2
 800db38:	009b      	lsls	r3, r3, #2
 800db3a:	4413      	add	r3, r2
 800db3c:	009b      	lsls	r3, r3, #2
 800db3e:	440b      	add	r3, r1
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d0e4      	beq.n	800db10 <vTaskSwitchContext+0x24>
 800db46:	68fa      	ldr	r2, [r7, #12]
 800db48:	4613      	mov	r3, r2
 800db4a:	009b      	lsls	r3, r3, #2
 800db4c:	4413      	add	r3, r2
 800db4e:	009b      	lsls	r3, r3, #2
 800db50:	4a15      	ldr	r2, [pc, #84]	; (800dba8 <vTaskSwitchContext+0xbc>)
 800db52:	4413      	add	r3, r2
 800db54:	60bb      	str	r3, [r7, #8]
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	685b      	ldr	r3, [r3, #4]
 800db5a:	685a      	ldr	r2, [r3, #4]
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	605a      	str	r2, [r3, #4]
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	685a      	ldr	r2, [r3, #4]
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	3308      	adds	r3, #8
 800db68:	429a      	cmp	r2, r3
 800db6a:	d104      	bne.n	800db76 <vTaskSwitchContext+0x8a>
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	685b      	ldr	r3, [r3, #4]
 800db70:	685a      	ldr	r2, [r3, #4]
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	605a      	str	r2, [r3, #4]
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	685b      	ldr	r3, [r3, #4]
 800db7a:	68db      	ldr	r3, [r3, #12]
 800db7c:	4a0b      	ldr	r2, [pc, #44]	; (800dbac <vTaskSwitchContext+0xc0>)
 800db7e:	6013      	str	r3, [r2, #0]
 800db80:	4a08      	ldr	r2, [pc, #32]	; (800dba4 <vTaskSwitchContext+0xb8>)
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800db86:	4b09      	ldr	r3, [pc, #36]	; (800dbac <vTaskSwitchContext+0xc0>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	3354      	adds	r3, #84	; 0x54
 800db8c:	4a08      	ldr	r2, [pc, #32]	; (800dbb0 <vTaskSwitchContext+0xc4>)
 800db8e:	6013      	str	r3, [r2, #0]
}
 800db90:	bf00      	nop
 800db92:	3714      	adds	r7, #20
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	4770      	bx	lr
 800db9c:	20000e00 	.word	0x20000e00
 800dba0:	20000dec 	.word	0x20000dec
 800dba4:	20000de0 	.word	0x20000de0
 800dba8:	20000908 	.word	0x20000908
 800dbac:	20000904 	.word	0x20000904
 800dbb0:	200000f4 	.word	0x200000f4

0800dbb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b084      	sub	sp, #16
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
 800dbbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d10a      	bne.n	800dbda <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc8:	f383 8811 	msr	BASEPRI, r3
 800dbcc:	f3bf 8f6f 	isb	sy
 800dbd0:	f3bf 8f4f 	dsb	sy
 800dbd4:	60fb      	str	r3, [r7, #12]
}
 800dbd6:	bf00      	nop
 800dbd8:	e7fe      	b.n	800dbd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dbda:	4b07      	ldr	r3, [pc, #28]	; (800dbf8 <vTaskPlaceOnEventList+0x44>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	3318      	adds	r3, #24
 800dbe0:	4619      	mov	r1, r3
 800dbe2:	6878      	ldr	r0, [r7, #4]
 800dbe4:	f7fe fa3b 	bl	800c05e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dbe8:	2101      	movs	r1, #1
 800dbea:	6838      	ldr	r0, [r7, #0]
 800dbec:	f000 fb8e 	bl	800e30c <prvAddCurrentTaskToDelayedList>
}
 800dbf0:	bf00      	nop
 800dbf2:	3710      	adds	r7, #16
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	20000904 	.word	0x20000904

0800dbfc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b086      	sub	sp, #24
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	60f8      	str	r0, [r7, #12]
 800dc04:	60b9      	str	r1, [r7, #8]
 800dc06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d10a      	bne.n	800dc24 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800dc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc12:	f383 8811 	msr	BASEPRI, r3
 800dc16:	f3bf 8f6f 	isb	sy
 800dc1a:	f3bf 8f4f 	dsb	sy
 800dc1e:	617b      	str	r3, [r7, #20]
}
 800dc20:	bf00      	nop
 800dc22:	e7fe      	b.n	800dc22 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dc24:	4b0a      	ldr	r3, [pc, #40]	; (800dc50 <vTaskPlaceOnEventListRestricted+0x54>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	3318      	adds	r3, #24
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	68f8      	ldr	r0, [r7, #12]
 800dc2e:	f7fe f9f2 	bl	800c016 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d002      	beq.n	800dc3e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800dc38:	f04f 33ff 	mov.w	r3, #4294967295
 800dc3c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dc3e:	6879      	ldr	r1, [r7, #4]
 800dc40:	68b8      	ldr	r0, [r7, #8]
 800dc42:	f000 fb63 	bl	800e30c <prvAddCurrentTaskToDelayedList>
	}
 800dc46:	bf00      	nop
 800dc48:	3718      	adds	r7, #24
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}
 800dc4e:	bf00      	nop
 800dc50:	20000904 	.word	0x20000904

0800dc54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b086      	sub	sp, #24
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dc64:	693b      	ldr	r3, [r7, #16]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d10a      	bne.n	800dc80 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800dc6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc6e:	f383 8811 	msr	BASEPRI, r3
 800dc72:	f3bf 8f6f 	isb	sy
 800dc76:	f3bf 8f4f 	dsb	sy
 800dc7a:	60fb      	str	r3, [r7, #12]
}
 800dc7c:	bf00      	nop
 800dc7e:	e7fe      	b.n	800dc7e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800dc80:	693b      	ldr	r3, [r7, #16]
 800dc82:	3318      	adds	r3, #24
 800dc84:	4618      	mov	r0, r3
 800dc86:	f7fe fa23 	bl	800c0d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc8a:	4b1e      	ldr	r3, [pc, #120]	; (800dd04 <xTaskRemoveFromEventList+0xb0>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d11d      	bne.n	800dcce <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800dc92:	693b      	ldr	r3, [r7, #16]
 800dc94:	3304      	adds	r3, #4
 800dc96:	4618      	mov	r0, r3
 800dc98:	f7fe fa1a 	bl	800c0d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800dc9c:	693b      	ldr	r3, [r7, #16]
 800dc9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dca0:	4b19      	ldr	r3, [pc, #100]	; (800dd08 <xTaskRemoveFromEventList+0xb4>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	429a      	cmp	r2, r3
 800dca6:	d903      	bls.n	800dcb0 <xTaskRemoveFromEventList+0x5c>
 800dca8:	693b      	ldr	r3, [r7, #16]
 800dcaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcac:	4a16      	ldr	r2, [pc, #88]	; (800dd08 <xTaskRemoveFromEventList+0xb4>)
 800dcae:	6013      	str	r3, [r2, #0]
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcb4:	4613      	mov	r3, r2
 800dcb6:	009b      	lsls	r3, r3, #2
 800dcb8:	4413      	add	r3, r2
 800dcba:	009b      	lsls	r3, r3, #2
 800dcbc:	4a13      	ldr	r2, [pc, #76]	; (800dd0c <xTaskRemoveFromEventList+0xb8>)
 800dcbe:	441a      	add	r2, r3
 800dcc0:	693b      	ldr	r3, [r7, #16]
 800dcc2:	3304      	adds	r3, #4
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	4610      	mov	r0, r2
 800dcc8:	f7fe f9a5 	bl	800c016 <vListInsertEnd>
 800dccc:	e005      	b.n	800dcda <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800dcce:	693b      	ldr	r3, [r7, #16]
 800dcd0:	3318      	adds	r3, #24
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	480e      	ldr	r0, [pc, #56]	; (800dd10 <xTaskRemoveFromEventList+0xbc>)
 800dcd6:	f7fe f99e 	bl	800c016 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dcda:	693b      	ldr	r3, [r7, #16]
 800dcdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcde:	4b0d      	ldr	r3, [pc, #52]	; (800dd14 <xTaskRemoveFromEventList+0xc0>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dce4:	429a      	cmp	r2, r3
 800dce6:	d905      	bls.n	800dcf4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800dce8:	2301      	movs	r3, #1
 800dcea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800dcec:	4b0a      	ldr	r3, [pc, #40]	; (800dd18 <xTaskRemoveFromEventList+0xc4>)
 800dcee:	2201      	movs	r2, #1
 800dcf0:	601a      	str	r2, [r3, #0]
 800dcf2:	e001      	b.n	800dcf8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dcf8:	697b      	ldr	r3, [r7, #20]
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	3718      	adds	r7, #24
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}
 800dd02:	bf00      	nop
 800dd04:	20000e00 	.word	0x20000e00
 800dd08:	20000de0 	.word	0x20000de0
 800dd0c:	20000908 	.word	0x20000908
 800dd10:	20000d98 	.word	0x20000d98
 800dd14:	20000904 	.word	0x20000904
 800dd18:	20000dec 	.word	0x20000dec

0800dd1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800dd24:	4b06      	ldr	r3, [pc, #24]	; (800dd40 <vTaskInternalSetTimeOutState+0x24>)
 800dd26:	681a      	ldr	r2, [r3, #0]
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800dd2c:	4b05      	ldr	r3, [pc, #20]	; (800dd44 <vTaskInternalSetTimeOutState+0x28>)
 800dd2e:	681a      	ldr	r2, [r3, #0]
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	605a      	str	r2, [r3, #4]
}
 800dd34:	bf00      	nop
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr
 800dd40:	20000df0 	.word	0x20000df0
 800dd44:	20000ddc 	.word	0x20000ddc

0800dd48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b088      	sub	sp, #32
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
 800dd50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d10a      	bne.n	800dd6e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800dd58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5c:	f383 8811 	msr	BASEPRI, r3
 800dd60:	f3bf 8f6f 	isb	sy
 800dd64:	f3bf 8f4f 	dsb	sy
 800dd68:	613b      	str	r3, [r7, #16]
}
 800dd6a:	bf00      	nop
 800dd6c:	e7fe      	b.n	800dd6c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d10a      	bne.n	800dd8a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800dd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd78:	f383 8811 	msr	BASEPRI, r3
 800dd7c:	f3bf 8f6f 	isb	sy
 800dd80:	f3bf 8f4f 	dsb	sy
 800dd84:	60fb      	str	r3, [r7, #12]
}
 800dd86:	bf00      	nop
 800dd88:	e7fe      	b.n	800dd88 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800dd8a:	f001 f84b 	bl	800ee24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dd8e:	4b1d      	ldr	r3, [pc, #116]	; (800de04 <xTaskCheckForTimeOut+0xbc>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	69ba      	ldr	r2, [r7, #24]
 800dd9a:	1ad3      	subs	r3, r2, r3
 800dd9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dda6:	d102      	bne.n	800ddae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	61fb      	str	r3, [r7, #28]
 800ddac:	e023      	b.n	800ddf6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681a      	ldr	r2, [r3, #0]
 800ddb2:	4b15      	ldr	r3, [pc, #84]	; (800de08 <xTaskCheckForTimeOut+0xc0>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	429a      	cmp	r2, r3
 800ddb8:	d007      	beq.n	800ddca <xTaskCheckForTimeOut+0x82>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	685b      	ldr	r3, [r3, #4]
 800ddbe:	69ba      	ldr	r2, [r7, #24]
 800ddc0:	429a      	cmp	r2, r3
 800ddc2:	d302      	bcc.n	800ddca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	61fb      	str	r3, [r7, #28]
 800ddc8:	e015      	b.n	800ddf6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	697a      	ldr	r2, [r7, #20]
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	d20b      	bcs.n	800ddec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	681a      	ldr	r2, [r3, #0]
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	1ad2      	subs	r2, r2, r3
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f7ff ff9b 	bl	800dd1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800dde6:	2300      	movs	r3, #0
 800dde8:	61fb      	str	r3, [r7, #28]
 800ddea:	e004      	b.n	800ddf6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	2200      	movs	r2, #0
 800ddf0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ddf6:	f001 f845 	bl	800ee84 <vPortExitCritical>

	return xReturn;
 800ddfa:	69fb      	ldr	r3, [r7, #28]
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	3720      	adds	r7, #32
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}
 800de04:	20000ddc 	.word	0x20000ddc
 800de08:	20000df0 	.word	0x20000df0

0800de0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800de0c:	b480      	push	{r7}
 800de0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800de10:	4b03      	ldr	r3, [pc, #12]	; (800de20 <vTaskMissedYield+0x14>)
 800de12:	2201      	movs	r2, #1
 800de14:	601a      	str	r2, [r3, #0]
}
 800de16:	bf00      	nop
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr
 800de20:	20000dec 	.word	0x20000dec

0800de24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b082      	sub	sp, #8
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800de2c:	f000 f852 	bl	800ded4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800de30:	4b06      	ldr	r3, [pc, #24]	; (800de4c <prvIdleTask+0x28>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b01      	cmp	r3, #1
 800de36:	d9f9      	bls.n	800de2c <prvIdleTask+0x8>
			{
				taskYIELD();
 800de38:	4b05      	ldr	r3, [pc, #20]	; (800de50 <prvIdleTask+0x2c>)
 800de3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de3e:	601a      	str	r2, [r3, #0]
 800de40:	f3bf 8f4f 	dsb	sy
 800de44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800de48:	e7f0      	b.n	800de2c <prvIdleTask+0x8>
 800de4a:	bf00      	nop
 800de4c:	20000908 	.word	0x20000908
 800de50:	e000ed04 	.word	0xe000ed04

0800de54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b082      	sub	sp, #8
 800de58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800de5a:	2300      	movs	r3, #0
 800de5c:	607b      	str	r3, [r7, #4]
 800de5e:	e00c      	b.n	800de7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800de60:	687a      	ldr	r2, [r7, #4]
 800de62:	4613      	mov	r3, r2
 800de64:	009b      	lsls	r3, r3, #2
 800de66:	4413      	add	r3, r2
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	4a12      	ldr	r2, [pc, #72]	; (800deb4 <prvInitialiseTaskLists+0x60>)
 800de6c:	4413      	add	r3, r2
 800de6e:	4618      	mov	r0, r3
 800de70:	f7fe f8a4 	bl	800bfbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	3301      	adds	r3, #1
 800de78:	607b      	str	r3, [r7, #4]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2b37      	cmp	r3, #55	; 0x37
 800de7e:	d9ef      	bls.n	800de60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800de80:	480d      	ldr	r0, [pc, #52]	; (800deb8 <prvInitialiseTaskLists+0x64>)
 800de82:	f7fe f89b 	bl	800bfbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800de86:	480d      	ldr	r0, [pc, #52]	; (800debc <prvInitialiseTaskLists+0x68>)
 800de88:	f7fe f898 	bl	800bfbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800de8c:	480c      	ldr	r0, [pc, #48]	; (800dec0 <prvInitialiseTaskLists+0x6c>)
 800de8e:	f7fe f895 	bl	800bfbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800de92:	480c      	ldr	r0, [pc, #48]	; (800dec4 <prvInitialiseTaskLists+0x70>)
 800de94:	f7fe f892 	bl	800bfbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800de98:	480b      	ldr	r0, [pc, #44]	; (800dec8 <prvInitialiseTaskLists+0x74>)
 800de9a:	f7fe f88f 	bl	800bfbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800de9e:	4b0b      	ldr	r3, [pc, #44]	; (800decc <prvInitialiseTaskLists+0x78>)
 800dea0:	4a05      	ldr	r2, [pc, #20]	; (800deb8 <prvInitialiseTaskLists+0x64>)
 800dea2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dea4:	4b0a      	ldr	r3, [pc, #40]	; (800ded0 <prvInitialiseTaskLists+0x7c>)
 800dea6:	4a05      	ldr	r2, [pc, #20]	; (800debc <prvInitialiseTaskLists+0x68>)
 800dea8:	601a      	str	r2, [r3, #0]
}
 800deaa:	bf00      	nop
 800deac:	3708      	adds	r7, #8
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	20000908 	.word	0x20000908
 800deb8:	20000d68 	.word	0x20000d68
 800debc:	20000d7c 	.word	0x20000d7c
 800dec0:	20000d98 	.word	0x20000d98
 800dec4:	20000dac 	.word	0x20000dac
 800dec8:	20000dc4 	.word	0x20000dc4
 800decc:	20000d90 	.word	0x20000d90
 800ded0:	20000d94 	.word	0x20000d94

0800ded4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b082      	sub	sp, #8
 800ded8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800deda:	e019      	b.n	800df10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dedc:	f000 ffa2 	bl	800ee24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dee0:	4b10      	ldr	r3, [pc, #64]	; (800df24 <prvCheckTasksWaitingTermination+0x50>)
 800dee2:	68db      	ldr	r3, [r3, #12]
 800dee4:	68db      	ldr	r3, [r3, #12]
 800dee6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	3304      	adds	r3, #4
 800deec:	4618      	mov	r0, r3
 800deee:	f7fe f8ef 	bl	800c0d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800def2:	4b0d      	ldr	r3, [pc, #52]	; (800df28 <prvCheckTasksWaitingTermination+0x54>)
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	3b01      	subs	r3, #1
 800def8:	4a0b      	ldr	r2, [pc, #44]	; (800df28 <prvCheckTasksWaitingTermination+0x54>)
 800defa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800defc:	4b0b      	ldr	r3, [pc, #44]	; (800df2c <prvCheckTasksWaitingTermination+0x58>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	3b01      	subs	r3, #1
 800df02:	4a0a      	ldr	r2, [pc, #40]	; (800df2c <prvCheckTasksWaitingTermination+0x58>)
 800df04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800df06:	f000 ffbd 	bl	800ee84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 f810 	bl	800df30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800df10:	4b06      	ldr	r3, [pc, #24]	; (800df2c <prvCheckTasksWaitingTermination+0x58>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d1e1      	bne.n	800dedc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800df18:	bf00      	nop
 800df1a:	bf00      	nop
 800df1c:	3708      	adds	r7, #8
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}
 800df22:	bf00      	nop
 800df24:	20000dac 	.word	0x20000dac
 800df28:	20000dd8 	.word	0x20000dd8
 800df2c:	20000dc0 	.word	0x20000dc0

0800df30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	3354      	adds	r3, #84	; 0x54
 800df3c:	4618      	mov	r0, r3
 800df3e:	f011 ff11 	bl	801fd64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d108      	bne.n	800df5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df50:	4618      	mov	r0, r3
 800df52:	f001 f955 	bl	800f200 <vPortFree>
				vPortFree( pxTCB );
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f001 f952 	bl	800f200 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800df5c:	e018      	b.n	800df90 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800df64:	2b01      	cmp	r3, #1
 800df66:	d103      	bne.n	800df70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f001 f949 	bl	800f200 <vPortFree>
	}
 800df6e:	e00f      	b.n	800df90 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800df76:	2b02      	cmp	r3, #2
 800df78:	d00a      	beq.n	800df90 <prvDeleteTCB+0x60>
	__asm volatile
 800df7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df7e:	f383 8811 	msr	BASEPRI, r3
 800df82:	f3bf 8f6f 	isb	sy
 800df86:	f3bf 8f4f 	dsb	sy
 800df8a:	60fb      	str	r3, [r7, #12]
}
 800df8c:	bf00      	nop
 800df8e:	e7fe      	b.n	800df8e <prvDeleteTCB+0x5e>
	}
 800df90:	bf00      	nop
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800df98:	b480      	push	{r7}
 800df9a:	b083      	sub	sp, #12
 800df9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df9e:	4b0c      	ldr	r3, [pc, #48]	; (800dfd0 <prvResetNextTaskUnblockTime+0x38>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d104      	bne.n	800dfb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dfa8:	4b0a      	ldr	r3, [pc, #40]	; (800dfd4 <prvResetNextTaskUnblockTime+0x3c>)
 800dfaa:	f04f 32ff 	mov.w	r2, #4294967295
 800dfae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dfb0:	e008      	b.n	800dfc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dfb2:	4b07      	ldr	r3, [pc, #28]	; (800dfd0 <prvResetNextTaskUnblockTime+0x38>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	68db      	ldr	r3, [r3, #12]
 800dfb8:	68db      	ldr	r3, [r3, #12]
 800dfba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	685b      	ldr	r3, [r3, #4]
 800dfc0:	4a04      	ldr	r2, [pc, #16]	; (800dfd4 <prvResetNextTaskUnblockTime+0x3c>)
 800dfc2:	6013      	str	r3, [r2, #0]
}
 800dfc4:	bf00      	nop
 800dfc6:	370c      	adds	r7, #12
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr
 800dfd0:	20000d90 	.word	0x20000d90
 800dfd4:	20000df8 	.word	0x20000df8

0800dfd8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800dfd8:	b480      	push	{r7}
 800dfda:	b083      	sub	sp, #12
 800dfdc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800dfde:	4b05      	ldr	r3, [pc, #20]	; (800dff4 <xTaskGetCurrentTaskHandle+0x1c>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800dfe4:	687b      	ldr	r3, [r7, #4]
	}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	370c      	adds	r7, #12
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	20000904 	.word	0x20000904

0800dff8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dff8:	b480      	push	{r7}
 800dffa:	b083      	sub	sp, #12
 800dffc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dffe:	4b0b      	ldr	r3, [pc, #44]	; (800e02c <xTaskGetSchedulerState+0x34>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d102      	bne.n	800e00c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e006:	2301      	movs	r3, #1
 800e008:	607b      	str	r3, [r7, #4]
 800e00a:	e008      	b.n	800e01e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e00c:	4b08      	ldr	r3, [pc, #32]	; (800e030 <xTaskGetSchedulerState+0x38>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d102      	bne.n	800e01a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e014:	2302      	movs	r3, #2
 800e016:	607b      	str	r3, [r7, #4]
 800e018:	e001      	b.n	800e01e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e01a:	2300      	movs	r3, #0
 800e01c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e01e:	687b      	ldr	r3, [r7, #4]
	}
 800e020:	4618      	mov	r0, r3
 800e022:	370c      	adds	r7, #12
 800e024:	46bd      	mov	sp, r7
 800e026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02a:	4770      	bx	lr
 800e02c:	20000de4 	.word	0x20000de4
 800e030:	20000e00 	.word	0x20000e00

0800e034 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e040:	2300      	movs	r3, #0
 800e042:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d051      	beq.n	800e0ee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e04a:	68bb      	ldr	r3, [r7, #8]
 800e04c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e04e:	4b2a      	ldr	r3, [pc, #168]	; (800e0f8 <xTaskPriorityInherit+0xc4>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e054:	429a      	cmp	r2, r3
 800e056:	d241      	bcs.n	800e0dc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	699b      	ldr	r3, [r3, #24]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	db06      	blt.n	800e06e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e060:	4b25      	ldr	r3, [pc, #148]	; (800e0f8 <xTaskPriorityInherit+0xc4>)
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e066:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e06a:	68bb      	ldr	r3, [r7, #8]
 800e06c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	6959      	ldr	r1, [r3, #20]
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e076:	4613      	mov	r3, r2
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	4413      	add	r3, r2
 800e07c:	009b      	lsls	r3, r3, #2
 800e07e:	4a1f      	ldr	r2, [pc, #124]	; (800e0fc <xTaskPriorityInherit+0xc8>)
 800e080:	4413      	add	r3, r2
 800e082:	4299      	cmp	r1, r3
 800e084:	d122      	bne.n	800e0cc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	3304      	adds	r3, #4
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe f820 	bl	800c0d0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e090:	4b19      	ldr	r3, [pc, #100]	; (800e0f8 <xTaskPriorityInherit+0xc4>)
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e096:	68bb      	ldr	r3, [r7, #8]
 800e098:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e09a:	68bb      	ldr	r3, [r7, #8]
 800e09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e09e:	4b18      	ldr	r3, [pc, #96]	; (800e100 <xTaskPriorityInherit+0xcc>)
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	429a      	cmp	r2, r3
 800e0a4:	d903      	bls.n	800e0ae <xTaskPriorityInherit+0x7a>
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0aa:	4a15      	ldr	r2, [pc, #84]	; (800e100 <xTaskPriorityInherit+0xcc>)
 800e0ac:	6013      	str	r3, [r2, #0]
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0b2:	4613      	mov	r3, r2
 800e0b4:	009b      	lsls	r3, r3, #2
 800e0b6:	4413      	add	r3, r2
 800e0b8:	009b      	lsls	r3, r3, #2
 800e0ba:	4a10      	ldr	r2, [pc, #64]	; (800e0fc <xTaskPriorityInherit+0xc8>)
 800e0bc:	441a      	add	r2, r3
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	3304      	adds	r3, #4
 800e0c2:	4619      	mov	r1, r3
 800e0c4:	4610      	mov	r0, r2
 800e0c6:	f7fd ffa6 	bl	800c016 <vListInsertEnd>
 800e0ca:	e004      	b.n	800e0d6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e0cc:	4b0a      	ldr	r3, [pc, #40]	; (800e0f8 <xTaskPriorityInherit+0xc4>)
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e0d6:	2301      	movs	r3, #1
 800e0d8:	60fb      	str	r3, [r7, #12]
 800e0da:	e008      	b.n	800e0ee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e0dc:	68bb      	ldr	r3, [r7, #8]
 800e0de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e0e0:	4b05      	ldr	r3, [pc, #20]	; (800e0f8 <xTaskPriorityInherit+0xc4>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d201      	bcs.n	800e0ee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
	}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	3710      	adds	r7, #16
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bd80      	pop	{r7, pc}
 800e0f8:	20000904 	.word	0x20000904
 800e0fc:	20000908 	.word	0x20000908
 800e100:	20000de0 	.word	0x20000de0

0800e104 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e104:	b580      	push	{r7, lr}
 800e106:	b086      	sub	sp, #24
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e110:	2300      	movs	r3, #0
 800e112:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d056      	beq.n	800e1c8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e11a:	4b2e      	ldr	r3, [pc, #184]	; (800e1d4 <xTaskPriorityDisinherit+0xd0>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	693a      	ldr	r2, [r7, #16]
 800e120:	429a      	cmp	r2, r3
 800e122:	d00a      	beq.n	800e13a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e128:	f383 8811 	msr	BASEPRI, r3
 800e12c:	f3bf 8f6f 	isb	sy
 800e130:	f3bf 8f4f 	dsb	sy
 800e134:	60fb      	str	r3, [r7, #12]
}
 800e136:	bf00      	nop
 800e138:	e7fe      	b.n	800e138 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d10a      	bne.n	800e158 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e146:	f383 8811 	msr	BASEPRI, r3
 800e14a:	f3bf 8f6f 	isb	sy
 800e14e:	f3bf 8f4f 	dsb	sy
 800e152:	60bb      	str	r3, [r7, #8]
}
 800e154:	bf00      	nop
 800e156:	e7fe      	b.n	800e156 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e15c:	1e5a      	subs	r2, r3, #1
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e166:	693b      	ldr	r3, [r7, #16]
 800e168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e16a:	429a      	cmp	r2, r3
 800e16c:	d02c      	beq.n	800e1c8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e16e:	693b      	ldr	r3, [r7, #16]
 800e170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e172:	2b00      	cmp	r3, #0
 800e174:	d128      	bne.n	800e1c8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	3304      	adds	r3, #4
 800e17a:	4618      	mov	r0, r3
 800e17c:	f7fd ffa8 	bl	800c0d0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e180:	693b      	ldr	r3, [r7, #16]
 800e182:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e18c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e190:	693b      	ldr	r3, [r7, #16]
 800e192:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e198:	4b0f      	ldr	r3, [pc, #60]	; (800e1d8 <xTaskPriorityDisinherit+0xd4>)
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d903      	bls.n	800e1a8 <xTaskPriorityDisinherit+0xa4>
 800e1a0:	693b      	ldr	r3, [r7, #16]
 800e1a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1a4:	4a0c      	ldr	r2, [pc, #48]	; (800e1d8 <xTaskPriorityDisinherit+0xd4>)
 800e1a6:	6013      	str	r3, [r2, #0]
 800e1a8:	693b      	ldr	r3, [r7, #16]
 800e1aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1ac:	4613      	mov	r3, r2
 800e1ae:	009b      	lsls	r3, r3, #2
 800e1b0:	4413      	add	r3, r2
 800e1b2:	009b      	lsls	r3, r3, #2
 800e1b4:	4a09      	ldr	r2, [pc, #36]	; (800e1dc <xTaskPriorityDisinherit+0xd8>)
 800e1b6:	441a      	add	r2, r3
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	3304      	adds	r3, #4
 800e1bc:	4619      	mov	r1, r3
 800e1be:	4610      	mov	r0, r2
 800e1c0:	f7fd ff29 	bl	800c016 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e1c8:	697b      	ldr	r3, [r7, #20]
	}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3718      	adds	r7, #24
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	20000904 	.word	0x20000904
 800e1d8:	20000de0 	.word	0x20000de0
 800e1dc:	20000908 	.word	0x20000908

0800e1e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b088      	sub	sp, #32
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d06a      	beq.n	800e2ce <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e1f8:	69bb      	ldr	r3, [r7, #24]
 800e1fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d10a      	bne.n	800e216 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e204:	f383 8811 	msr	BASEPRI, r3
 800e208:	f3bf 8f6f 	isb	sy
 800e20c:	f3bf 8f4f 	dsb	sy
 800e210:	60fb      	str	r3, [r7, #12]
}
 800e212:	bf00      	nop
 800e214:	e7fe      	b.n	800e214 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e216:	69bb      	ldr	r3, [r7, #24]
 800e218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e21a:	683a      	ldr	r2, [r7, #0]
 800e21c:	429a      	cmp	r2, r3
 800e21e:	d902      	bls.n	800e226 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	61fb      	str	r3, [r7, #28]
 800e224:	e002      	b.n	800e22c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e226:	69bb      	ldr	r3, [r7, #24]
 800e228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e22a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e22c:	69bb      	ldr	r3, [r7, #24]
 800e22e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e230:	69fa      	ldr	r2, [r7, #28]
 800e232:	429a      	cmp	r2, r3
 800e234:	d04b      	beq.n	800e2ce <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e236:	69bb      	ldr	r3, [r7, #24]
 800e238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e23a:	697a      	ldr	r2, [r7, #20]
 800e23c:	429a      	cmp	r2, r3
 800e23e:	d146      	bne.n	800e2ce <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e240:	4b25      	ldr	r3, [pc, #148]	; (800e2d8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	69ba      	ldr	r2, [r7, #24]
 800e246:	429a      	cmp	r2, r3
 800e248:	d10a      	bne.n	800e260 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e24e:	f383 8811 	msr	BASEPRI, r3
 800e252:	f3bf 8f6f 	isb	sy
 800e256:	f3bf 8f4f 	dsb	sy
 800e25a:	60bb      	str	r3, [r7, #8]
}
 800e25c:	bf00      	nop
 800e25e:	e7fe      	b.n	800e25e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e264:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e266:	69bb      	ldr	r3, [r7, #24]
 800e268:	69fa      	ldr	r2, [r7, #28]
 800e26a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e26c:	69bb      	ldr	r3, [r7, #24]
 800e26e:	699b      	ldr	r3, [r3, #24]
 800e270:	2b00      	cmp	r3, #0
 800e272:	db04      	blt.n	800e27e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e274:	69fb      	ldr	r3, [r7, #28]
 800e276:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e27a:	69bb      	ldr	r3, [r7, #24]
 800e27c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e27e:	69bb      	ldr	r3, [r7, #24]
 800e280:	6959      	ldr	r1, [r3, #20]
 800e282:	693a      	ldr	r2, [r7, #16]
 800e284:	4613      	mov	r3, r2
 800e286:	009b      	lsls	r3, r3, #2
 800e288:	4413      	add	r3, r2
 800e28a:	009b      	lsls	r3, r3, #2
 800e28c:	4a13      	ldr	r2, [pc, #76]	; (800e2dc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e28e:	4413      	add	r3, r2
 800e290:	4299      	cmp	r1, r3
 800e292:	d11c      	bne.n	800e2ce <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e294:	69bb      	ldr	r3, [r7, #24]
 800e296:	3304      	adds	r3, #4
 800e298:	4618      	mov	r0, r3
 800e29a:	f7fd ff19 	bl	800c0d0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e29e:	69bb      	ldr	r3, [r7, #24]
 800e2a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2a2:	4b0f      	ldr	r3, [pc, #60]	; (800e2e0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d903      	bls.n	800e2b2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2ae:	4a0c      	ldr	r2, [pc, #48]	; (800e2e0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e2b0:	6013      	str	r3, [r2, #0]
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	009b      	lsls	r3, r3, #2
 800e2ba:	4413      	add	r3, r2
 800e2bc:	009b      	lsls	r3, r3, #2
 800e2be:	4a07      	ldr	r2, [pc, #28]	; (800e2dc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e2c0:	441a      	add	r2, r3
 800e2c2:	69bb      	ldr	r3, [r7, #24]
 800e2c4:	3304      	adds	r3, #4
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	4610      	mov	r0, r2
 800e2ca:	f7fd fea4 	bl	800c016 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e2ce:	bf00      	nop
 800e2d0:	3720      	adds	r7, #32
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	bd80      	pop	{r7, pc}
 800e2d6:	bf00      	nop
 800e2d8:	20000904 	.word	0x20000904
 800e2dc:	20000908 	.word	0x20000908
 800e2e0:	20000de0 	.word	0x20000de0

0800e2e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e2e4:	b480      	push	{r7}
 800e2e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e2e8:	4b07      	ldr	r3, [pc, #28]	; (800e308 <pvTaskIncrementMutexHeldCount+0x24>)
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d004      	beq.n	800e2fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e2f0:	4b05      	ldr	r3, [pc, #20]	; (800e308 <pvTaskIncrementMutexHeldCount+0x24>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e2f6:	3201      	adds	r2, #1
 800e2f8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e2fa:	4b03      	ldr	r3, [pc, #12]	; (800e308 <pvTaskIncrementMutexHeldCount+0x24>)
 800e2fc:	681b      	ldr	r3, [r3, #0]
	}
 800e2fe:	4618      	mov	r0, r3
 800e300:	46bd      	mov	sp, r7
 800e302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e306:	4770      	bx	lr
 800e308:	20000904 	.word	0x20000904

0800e30c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e316:	4b21      	ldr	r3, [pc, #132]	; (800e39c <prvAddCurrentTaskToDelayedList+0x90>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e31c:	4b20      	ldr	r3, [pc, #128]	; (800e3a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	3304      	adds	r3, #4
 800e322:	4618      	mov	r0, r3
 800e324:	f7fd fed4 	bl	800c0d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e32e:	d10a      	bne.n	800e346 <prvAddCurrentTaskToDelayedList+0x3a>
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d007      	beq.n	800e346 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e336:	4b1a      	ldr	r3, [pc, #104]	; (800e3a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	3304      	adds	r3, #4
 800e33c:	4619      	mov	r1, r3
 800e33e:	4819      	ldr	r0, [pc, #100]	; (800e3a4 <prvAddCurrentTaskToDelayedList+0x98>)
 800e340:	f7fd fe69 	bl	800c016 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e344:	e026      	b.n	800e394 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e346:	68fa      	ldr	r2, [r7, #12]
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	4413      	add	r3, r2
 800e34c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e34e:	4b14      	ldr	r3, [pc, #80]	; (800e3a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	68ba      	ldr	r2, [r7, #8]
 800e354:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e356:	68ba      	ldr	r2, [r7, #8]
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d209      	bcs.n	800e372 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e35e:	4b12      	ldr	r3, [pc, #72]	; (800e3a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e360:	681a      	ldr	r2, [r3, #0]
 800e362:	4b0f      	ldr	r3, [pc, #60]	; (800e3a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3304      	adds	r3, #4
 800e368:	4619      	mov	r1, r3
 800e36a:	4610      	mov	r0, r2
 800e36c:	f7fd fe77 	bl	800c05e <vListInsert>
}
 800e370:	e010      	b.n	800e394 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e372:	4b0e      	ldr	r3, [pc, #56]	; (800e3ac <prvAddCurrentTaskToDelayedList+0xa0>)
 800e374:	681a      	ldr	r2, [r3, #0]
 800e376:	4b0a      	ldr	r3, [pc, #40]	; (800e3a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	3304      	adds	r3, #4
 800e37c:	4619      	mov	r1, r3
 800e37e:	4610      	mov	r0, r2
 800e380:	f7fd fe6d 	bl	800c05e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e384:	4b0a      	ldr	r3, [pc, #40]	; (800e3b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	68ba      	ldr	r2, [r7, #8]
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d202      	bcs.n	800e394 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e38e:	4a08      	ldr	r2, [pc, #32]	; (800e3b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	6013      	str	r3, [r2, #0]
}
 800e394:	bf00      	nop
 800e396:	3710      	adds	r7, #16
 800e398:	46bd      	mov	sp, r7
 800e39a:	bd80      	pop	{r7, pc}
 800e39c:	20000ddc 	.word	0x20000ddc
 800e3a0:	20000904 	.word	0x20000904
 800e3a4:	20000dc4 	.word	0x20000dc4
 800e3a8:	20000d94 	.word	0x20000d94
 800e3ac:	20000d90 	.word	0x20000d90
 800e3b0:	20000df8 	.word	0x20000df8

0800e3b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b08a      	sub	sp, #40	; 0x28
 800e3b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e3be:	f000 fba1 	bl	800eb04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e3c2:	4b1c      	ldr	r3, [pc, #112]	; (800e434 <xTimerCreateTimerTask+0x80>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d021      	beq.n	800e40e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e3d2:	1d3a      	adds	r2, r7, #4
 800e3d4:	f107 0108 	add.w	r1, r7, #8
 800e3d8:	f107 030c 	add.w	r3, r7, #12
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7fd fdd3 	bl	800bf88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e3e2:	6879      	ldr	r1, [r7, #4]
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	68fa      	ldr	r2, [r7, #12]
 800e3e8:	9202      	str	r2, [sp, #8]
 800e3ea:	9301      	str	r3, [sp, #4]
 800e3ec:	2302      	movs	r3, #2
 800e3ee:	9300      	str	r3, [sp, #0]
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	460a      	mov	r2, r1
 800e3f4:	4910      	ldr	r1, [pc, #64]	; (800e438 <xTimerCreateTimerTask+0x84>)
 800e3f6:	4811      	ldr	r0, [pc, #68]	; (800e43c <xTimerCreateTimerTask+0x88>)
 800e3f8:	f7fe ff94 	bl	800d324 <xTaskCreateStatic>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	4a10      	ldr	r2, [pc, #64]	; (800e440 <xTimerCreateTimerTask+0x8c>)
 800e400:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e402:	4b0f      	ldr	r3, [pc, #60]	; (800e440 <xTimerCreateTimerTask+0x8c>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d001      	beq.n	800e40e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e40a:	2301      	movs	r3, #1
 800e40c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d10a      	bne.n	800e42a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e418:	f383 8811 	msr	BASEPRI, r3
 800e41c:	f3bf 8f6f 	isb	sy
 800e420:	f3bf 8f4f 	dsb	sy
 800e424:	613b      	str	r3, [r7, #16]
}
 800e426:	bf00      	nop
 800e428:	e7fe      	b.n	800e428 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e42a:	697b      	ldr	r3, [r7, #20]
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3718      	adds	r7, #24
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}
 800e434:	20000e34 	.word	0x20000e34
 800e438:	08021084 	.word	0x08021084
 800e43c:	0800e6ad 	.word	0x0800e6ad
 800e440:	20000e38 	.word	0x20000e38

0800e444 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800e444:	b580      	push	{r7, lr}
 800e446:	b088      	sub	sp, #32
 800e448:	af02      	add	r7, sp, #8
 800e44a:	60f8      	str	r0, [r7, #12]
 800e44c:	60b9      	str	r1, [r7, #8]
 800e44e:	607a      	str	r2, [r7, #4]
 800e450:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800e452:	202c      	movs	r0, #44	; 0x2c
 800e454:	f000 fe08 	bl	800f068 <pvPortMalloc>
 800e458:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00d      	beq.n	800e47c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	2200      	movs	r2, #0
 800e464:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e468:	697b      	ldr	r3, [r7, #20]
 800e46a:	9301      	str	r3, [sp, #4]
 800e46c:	6a3b      	ldr	r3, [r7, #32]
 800e46e:	9300      	str	r3, [sp, #0]
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	687a      	ldr	r2, [r7, #4]
 800e474:	68b9      	ldr	r1, [r7, #8]
 800e476:	68f8      	ldr	r0, [r7, #12]
 800e478:	f000 f843 	bl	800e502 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800e47c:	697b      	ldr	r3, [r7, #20]
	}
 800e47e:	4618      	mov	r0, r3
 800e480:	3718      	adds	r7, #24
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}

0800e486 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800e486:	b580      	push	{r7, lr}
 800e488:	b08a      	sub	sp, #40	; 0x28
 800e48a:	af02      	add	r7, sp, #8
 800e48c:	60f8      	str	r0, [r7, #12]
 800e48e:	60b9      	str	r1, [r7, #8]
 800e490:	607a      	str	r2, [r7, #4]
 800e492:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800e494:	232c      	movs	r3, #44	; 0x2c
 800e496:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	2b2c      	cmp	r3, #44	; 0x2c
 800e49c:	d00a      	beq.n	800e4b4 <xTimerCreateStatic+0x2e>
	__asm volatile
 800e49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4a2:	f383 8811 	msr	BASEPRI, r3
 800e4a6:	f3bf 8f6f 	isb	sy
 800e4aa:	f3bf 8f4f 	dsb	sy
 800e4ae:	61bb      	str	r3, [r7, #24]
}
 800e4b0:	bf00      	nop
 800e4b2:	e7fe      	b.n	800e4b2 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e4b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800e4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d10a      	bne.n	800e4d2 <xTimerCreateStatic+0x4c>
	__asm volatile
 800e4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c0:	f383 8811 	msr	BASEPRI, r3
 800e4c4:	f3bf 8f6f 	isb	sy
 800e4c8:	f3bf 8f4f 	dsb	sy
 800e4cc:	617b      	str	r3, [r7, #20]
}
 800e4ce:	bf00      	nop
 800e4d0:	e7fe      	b.n	800e4d0 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800e4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d4:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800e4d6:	69fb      	ldr	r3, [r7, #28]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d00d      	beq.n	800e4f8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800e4dc:	69fb      	ldr	r3, [r7, #28]
 800e4de:	2202      	movs	r2, #2
 800e4e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e4e4:	69fb      	ldr	r3, [r7, #28]
 800e4e6:	9301      	str	r3, [sp, #4]
 800e4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ea:	9300      	str	r3, [sp, #0]
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	687a      	ldr	r2, [r7, #4]
 800e4f0:	68b9      	ldr	r1, [r7, #8]
 800e4f2:	68f8      	ldr	r0, [r7, #12]
 800e4f4:	f000 f805 	bl	800e502 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800e4f8:	69fb      	ldr	r3, [r7, #28]
	}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	3720      	adds	r7, #32
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}

0800e502 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800e502:	b580      	push	{r7, lr}
 800e504:	b086      	sub	sp, #24
 800e506:	af00      	add	r7, sp, #0
 800e508:	60f8      	str	r0, [r7, #12]
 800e50a:	60b9      	str	r1, [r7, #8]
 800e50c:	607a      	str	r2, [r7, #4]
 800e50e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d10a      	bne.n	800e52c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800e516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e51a:	f383 8811 	msr	BASEPRI, r3
 800e51e:	f3bf 8f6f 	isb	sy
 800e522:	f3bf 8f4f 	dsb	sy
 800e526:	617b      	str	r3, [r7, #20]
}
 800e528:	bf00      	nop
 800e52a:	e7fe      	b.n	800e52a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800e52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d01e      	beq.n	800e570 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800e532:	f000 fae7 	bl	800eb04 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800e536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e538:	68fa      	ldr	r2, [r7, #12]
 800e53a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800e53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e53e:	68ba      	ldr	r2, [r7, #8]
 800e540:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800e542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800e548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e54a:	6a3a      	ldr	r2, [r7, #32]
 800e54c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800e54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e550:	3304      	adds	r3, #4
 800e552:	4618      	mov	r0, r3
 800e554:	f7fd fd52 	bl	800bffc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d008      	beq.n	800e570 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800e55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e564:	f043 0304 	orr.w	r3, r3, #4
 800e568:	b2da      	uxtb	r2, r3
 800e56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e56c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800e570:	bf00      	nop
 800e572:	3718      	adds	r7, #24
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}

0800e578 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b08a      	sub	sp, #40	; 0x28
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	607a      	str	r2, [r7, #4]
 800e584:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e586:	2300      	movs	r3, #0
 800e588:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d10a      	bne.n	800e5a6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e594:	f383 8811 	msr	BASEPRI, r3
 800e598:	f3bf 8f6f 	isb	sy
 800e59c:	f3bf 8f4f 	dsb	sy
 800e5a0:	623b      	str	r3, [r7, #32]
}
 800e5a2:	bf00      	nop
 800e5a4:	e7fe      	b.n	800e5a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e5a6:	4b1a      	ldr	r3, [pc, #104]	; (800e610 <xTimerGenericCommand+0x98>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d02a      	beq.n	800e604 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e5ae:	68bb      	ldr	r3, [r7, #8]
 800e5b0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	2b05      	cmp	r3, #5
 800e5be:	dc18      	bgt.n	800e5f2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e5c0:	f7ff fd1a 	bl	800dff8 <xTaskGetSchedulerState>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b02      	cmp	r3, #2
 800e5c8:	d109      	bne.n	800e5de <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e5ca:	4b11      	ldr	r3, [pc, #68]	; (800e610 <xTimerGenericCommand+0x98>)
 800e5cc:	6818      	ldr	r0, [r3, #0]
 800e5ce:	f107 0110 	add.w	r1, r7, #16
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5d6:	f7fe f803 	bl	800c5e0 <xQueueGenericSend>
 800e5da:	6278      	str	r0, [r7, #36]	; 0x24
 800e5dc:	e012      	b.n	800e604 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e5de:	4b0c      	ldr	r3, [pc, #48]	; (800e610 <xTimerGenericCommand+0x98>)
 800e5e0:	6818      	ldr	r0, [r3, #0]
 800e5e2:	f107 0110 	add.w	r1, r7, #16
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	f7fd fff9 	bl	800c5e0 <xQueueGenericSend>
 800e5ee:	6278      	str	r0, [r7, #36]	; 0x24
 800e5f0:	e008      	b.n	800e604 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e5f2:	4b07      	ldr	r3, [pc, #28]	; (800e610 <xTimerGenericCommand+0x98>)
 800e5f4:	6818      	ldr	r0, [r3, #0]
 800e5f6:	f107 0110 	add.w	r1, r7, #16
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	683a      	ldr	r2, [r7, #0]
 800e5fe:	f7fe f8ed 	bl	800c7dc <xQueueGenericSendFromISR>
 800e602:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e606:	4618      	mov	r0, r3
 800e608:	3728      	adds	r7, #40	; 0x28
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}
 800e60e:	bf00      	nop
 800e610:	20000e34 	.word	0x20000e34

0800e614 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b088      	sub	sp, #32
 800e618:	af02      	add	r7, sp, #8
 800e61a:	6078      	str	r0, [r7, #4]
 800e61c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e61e:	4b22      	ldr	r3, [pc, #136]	; (800e6a8 <prvProcessExpiredTimer+0x94>)
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	68db      	ldr	r3, [r3, #12]
 800e624:	68db      	ldr	r3, [r3, #12]
 800e626:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e628:	697b      	ldr	r3, [r7, #20]
 800e62a:	3304      	adds	r3, #4
 800e62c:	4618      	mov	r0, r3
 800e62e:	f7fd fd4f 	bl	800c0d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e632:	697b      	ldr	r3, [r7, #20]
 800e634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e638:	f003 0304 	and.w	r3, r3, #4
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d022      	beq.n	800e686 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	699a      	ldr	r2, [r3, #24]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	18d1      	adds	r1, r2, r3
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	683a      	ldr	r2, [r7, #0]
 800e64c:	6978      	ldr	r0, [r7, #20]
 800e64e:	f000 f8d1 	bl	800e7f4 <prvInsertTimerInActiveList>
 800e652:	4603      	mov	r3, r0
 800e654:	2b00      	cmp	r3, #0
 800e656:	d01f      	beq.n	800e698 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e658:	2300      	movs	r3, #0
 800e65a:	9300      	str	r3, [sp, #0]
 800e65c:	2300      	movs	r3, #0
 800e65e:	687a      	ldr	r2, [r7, #4]
 800e660:	2100      	movs	r1, #0
 800e662:	6978      	ldr	r0, [r7, #20]
 800e664:	f7ff ff88 	bl	800e578 <xTimerGenericCommand>
 800e668:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e66a:	693b      	ldr	r3, [r7, #16]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d113      	bne.n	800e698 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e674:	f383 8811 	msr	BASEPRI, r3
 800e678:	f3bf 8f6f 	isb	sy
 800e67c:	f3bf 8f4f 	dsb	sy
 800e680:	60fb      	str	r3, [r7, #12]
}
 800e682:	bf00      	nop
 800e684:	e7fe      	b.n	800e684 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e68c:	f023 0301 	bic.w	r3, r3, #1
 800e690:	b2da      	uxtb	r2, r3
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	6a1b      	ldr	r3, [r3, #32]
 800e69c:	6978      	ldr	r0, [r7, #20]
 800e69e:	4798      	blx	r3
}
 800e6a0:	bf00      	nop
 800e6a2:	3718      	adds	r7, #24
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}
 800e6a8:	20000e2c 	.word	0x20000e2c

0800e6ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b084      	sub	sp, #16
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e6b4:	f107 0308 	add.w	r3, r7, #8
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f000 f857 	bl	800e76c <prvGetNextExpireTime>
 800e6be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	68f8      	ldr	r0, [r7, #12]
 800e6c6:	f000 f803 	bl	800e6d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e6ca:	f000 f8d5 	bl	800e878 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e6ce:	e7f1      	b.n	800e6b4 <prvTimerTask+0x8>

0800e6d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b084      	sub	sp, #16
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
 800e6d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e6da:	f7ff f87f 	bl	800d7dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e6de:	f107 0308 	add.w	r3, r7, #8
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	f000 f866 	bl	800e7b4 <prvSampleTimeNow>
 800e6e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d130      	bne.n	800e752 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d10a      	bne.n	800e70c <prvProcessTimerOrBlockTask+0x3c>
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	d806      	bhi.n	800e70c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e6fe:	f7ff f87b 	bl	800d7f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e702:	68f9      	ldr	r1, [r7, #12]
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f7ff ff85 	bl	800e614 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e70a:	e024      	b.n	800e756 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d008      	beq.n	800e724 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e712:	4b13      	ldr	r3, [pc, #76]	; (800e760 <prvProcessTimerOrBlockTask+0x90>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d101      	bne.n	800e720 <prvProcessTimerOrBlockTask+0x50>
 800e71c:	2301      	movs	r3, #1
 800e71e:	e000      	b.n	800e722 <prvProcessTimerOrBlockTask+0x52>
 800e720:	2300      	movs	r3, #0
 800e722:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e724:	4b0f      	ldr	r3, [pc, #60]	; (800e764 <prvProcessTimerOrBlockTask+0x94>)
 800e726:	6818      	ldr	r0, [r3, #0]
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	1ad3      	subs	r3, r2, r3
 800e72e:	683a      	ldr	r2, [r7, #0]
 800e730:	4619      	mov	r1, r3
 800e732:	f7fe fdc3 	bl	800d2bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e736:	f7ff f85f 	bl	800d7f8 <xTaskResumeAll>
 800e73a:	4603      	mov	r3, r0
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d10a      	bne.n	800e756 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e740:	4b09      	ldr	r3, [pc, #36]	; (800e768 <prvProcessTimerOrBlockTask+0x98>)
 800e742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e746:	601a      	str	r2, [r3, #0]
 800e748:	f3bf 8f4f 	dsb	sy
 800e74c:	f3bf 8f6f 	isb	sy
}
 800e750:	e001      	b.n	800e756 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e752:	f7ff f851 	bl	800d7f8 <xTaskResumeAll>
}
 800e756:	bf00      	nop
 800e758:	3710      	adds	r7, #16
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	bf00      	nop
 800e760:	20000e30 	.word	0x20000e30
 800e764:	20000e34 	.word	0x20000e34
 800e768:	e000ed04 	.word	0xe000ed04

0800e76c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e76c:	b480      	push	{r7}
 800e76e:	b085      	sub	sp, #20
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e774:	4b0e      	ldr	r3, [pc, #56]	; (800e7b0 <prvGetNextExpireTime+0x44>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d101      	bne.n	800e782 <prvGetNextExpireTime+0x16>
 800e77e:	2201      	movs	r2, #1
 800e780:	e000      	b.n	800e784 <prvGetNextExpireTime+0x18>
 800e782:	2200      	movs	r2, #0
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d105      	bne.n	800e79c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e790:	4b07      	ldr	r3, [pc, #28]	; (800e7b0 <prvGetNextExpireTime+0x44>)
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	68db      	ldr	r3, [r3, #12]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	60fb      	str	r3, [r7, #12]
 800e79a:	e001      	b.n	800e7a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e79c:	2300      	movs	r3, #0
 800e79e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3714      	adds	r7, #20
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop
 800e7b0:	20000e2c 	.word	0x20000e2c

0800e7b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b084      	sub	sp, #16
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e7bc:	f7ff f8ba 	bl	800d934 <xTaskGetTickCount>
 800e7c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e7c2:	4b0b      	ldr	r3, [pc, #44]	; (800e7f0 <prvSampleTimeNow+0x3c>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	68fa      	ldr	r2, [r7, #12]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	d205      	bcs.n	800e7d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e7cc:	f000 f936 	bl	800ea3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	601a      	str	r2, [r3, #0]
 800e7d6:	e002      	b.n	800e7de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e7de:	4a04      	ldr	r2, [pc, #16]	; (800e7f0 <prvSampleTimeNow+0x3c>)
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e7e4:	68fb      	ldr	r3, [r7, #12]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3710      	adds	r7, #16
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}
 800e7ee:	bf00      	nop
 800e7f0:	20000e3c 	.word	0x20000e3c

0800e7f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b086      	sub	sp, #24
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	60f8      	str	r0, [r7, #12]
 800e7fc:	60b9      	str	r1, [r7, #8]
 800e7fe:	607a      	str	r2, [r7, #4]
 800e800:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e802:	2300      	movs	r3, #0
 800e804:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	68ba      	ldr	r2, [r7, #8]
 800e80a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	68fa      	ldr	r2, [r7, #12]
 800e810:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e812:	68ba      	ldr	r2, [r7, #8]
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	429a      	cmp	r2, r3
 800e818:	d812      	bhi.n	800e840 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e81a:	687a      	ldr	r2, [r7, #4]
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	1ad2      	subs	r2, r2, r3
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	699b      	ldr	r3, [r3, #24]
 800e824:	429a      	cmp	r2, r3
 800e826:	d302      	bcc.n	800e82e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e828:	2301      	movs	r3, #1
 800e82a:	617b      	str	r3, [r7, #20]
 800e82c:	e01b      	b.n	800e866 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e82e:	4b10      	ldr	r3, [pc, #64]	; (800e870 <prvInsertTimerInActiveList+0x7c>)
 800e830:	681a      	ldr	r2, [r3, #0]
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	3304      	adds	r3, #4
 800e836:	4619      	mov	r1, r3
 800e838:	4610      	mov	r0, r2
 800e83a:	f7fd fc10 	bl	800c05e <vListInsert>
 800e83e:	e012      	b.n	800e866 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e840:	687a      	ldr	r2, [r7, #4]
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	429a      	cmp	r2, r3
 800e846:	d206      	bcs.n	800e856 <prvInsertTimerInActiveList+0x62>
 800e848:	68ba      	ldr	r2, [r7, #8]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	429a      	cmp	r2, r3
 800e84e:	d302      	bcc.n	800e856 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e850:	2301      	movs	r3, #1
 800e852:	617b      	str	r3, [r7, #20]
 800e854:	e007      	b.n	800e866 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e856:	4b07      	ldr	r3, [pc, #28]	; (800e874 <prvInsertTimerInActiveList+0x80>)
 800e858:	681a      	ldr	r2, [r3, #0]
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	3304      	adds	r3, #4
 800e85e:	4619      	mov	r1, r3
 800e860:	4610      	mov	r0, r2
 800e862:	f7fd fbfc 	bl	800c05e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e866:	697b      	ldr	r3, [r7, #20]
}
 800e868:	4618      	mov	r0, r3
 800e86a:	3718      	adds	r7, #24
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bd80      	pop	{r7, pc}
 800e870:	20000e30 	.word	0x20000e30
 800e874:	20000e2c 	.word	0x20000e2c

0800e878 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b08e      	sub	sp, #56	; 0x38
 800e87c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e87e:	e0ca      	b.n	800ea16 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2b00      	cmp	r3, #0
 800e884:	da18      	bge.n	800e8b8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e886:	1d3b      	adds	r3, r7, #4
 800e888:	3304      	adds	r3, #4
 800e88a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d10a      	bne.n	800e8a8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e896:	f383 8811 	msr	BASEPRI, r3
 800e89a:	f3bf 8f6f 	isb	sy
 800e89e:	f3bf 8f4f 	dsb	sy
 800e8a2:	61fb      	str	r3, [r7, #28]
}
 800e8a4:	bf00      	nop
 800e8a6:	e7fe      	b.n	800e8a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8ae:	6850      	ldr	r0, [r2, #4]
 800e8b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8b2:	6892      	ldr	r2, [r2, #8]
 800e8b4:	4611      	mov	r1, r2
 800e8b6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	f2c0 80aa 	blt.w	800ea14 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c6:	695b      	ldr	r3, [r3, #20]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d004      	beq.n	800e8d6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8ce:	3304      	adds	r3, #4
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	f7fd fbfd 	bl	800c0d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e8d6:	463b      	mov	r3, r7
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7ff ff6b 	bl	800e7b4 <prvSampleTimeNow>
 800e8de:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2b09      	cmp	r3, #9
 800e8e4:	f200 8097 	bhi.w	800ea16 <prvProcessReceivedCommands+0x19e>
 800e8e8:	a201      	add	r2, pc, #4	; (adr r2, 800e8f0 <prvProcessReceivedCommands+0x78>)
 800e8ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ee:	bf00      	nop
 800e8f0:	0800e919 	.word	0x0800e919
 800e8f4:	0800e919 	.word	0x0800e919
 800e8f8:	0800e919 	.word	0x0800e919
 800e8fc:	0800e98d 	.word	0x0800e98d
 800e900:	0800e9a1 	.word	0x0800e9a1
 800e904:	0800e9eb 	.word	0x0800e9eb
 800e908:	0800e919 	.word	0x0800e919
 800e90c:	0800e919 	.word	0x0800e919
 800e910:	0800e98d 	.word	0x0800e98d
 800e914:	0800e9a1 	.word	0x0800e9a1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e91a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e91e:	f043 0301 	orr.w	r3, r3, #1
 800e922:	b2da      	uxtb	r2, r3
 800e924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e926:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e92a:	68ba      	ldr	r2, [r7, #8]
 800e92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e92e:	699b      	ldr	r3, [r3, #24]
 800e930:	18d1      	adds	r1, r2, r3
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e938:	f7ff ff5c 	bl	800e7f4 <prvInsertTimerInActiveList>
 800e93c:	4603      	mov	r3, r0
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d069      	beq.n	800ea16 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e944:	6a1b      	ldr	r3, [r3, #32]
 800e946:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e948:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e94c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e950:	f003 0304 	and.w	r3, r3, #4
 800e954:	2b00      	cmp	r3, #0
 800e956:	d05e      	beq.n	800ea16 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e958:	68ba      	ldr	r2, [r7, #8]
 800e95a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e95c:	699b      	ldr	r3, [r3, #24]
 800e95e:	441a      	add	r2, r3
 800e960:	2300      	movs	r3, #0
 800e962:	9300      	str	r3, [sp, #0]
 800e964:	2300      	movs	r3, #0
 800e966:	2100      	movs	r1, #0
 800e968:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e96a:	f7ff fe05 	bl	800e578 <xTimerGenericCommand>
 800e96e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e970:	6a3b      	ldr	r3, [r7, #32]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d14f      	bne.n	800ea16 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e97a:	f383 8811 	msr	BASEPRI, r3
 800e97e:	f3bf 8f6f 	isb	sy
 800e982:	f3bf 8f4f 	dsb	sy
 800e986:	61bb      	str	r3, [r7, #24]
}
 800e988:	bf00      	nop
 800e98a:	e7fe      	b.n	800e98a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e992:	f023 0301 	bic.w	r3, r3, #1
 800e996:	b2da      	uxtb	r2, r3
 800e998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e99a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e99e:	e03a      	b.n	800ea16 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e9a6:	f043 0301 	orr.w	r3, r3, #1
 800e9aa:	b2da      	uxtb	r2, r3
 800e9ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e9b2:	68ba      	ldr	r2, [r7, #8]
 800e9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9b6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ba:	699b      	ldr	r3, [r3, #24]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d10a      	bne.n	800e9d6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e9c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9c4:	f383 8811 	msr	BASEPRI, r3
 800e9c8:	f3bf 8f6f 	isb	sy
 800e9cc:	f3bf 8f4f 	dsb	sy
 800e9d0:	617b      	str	r3, [r7, #20]
}
 800e9d2:	bf00      	nop
 800e9d4:	e7fe      	b.n	800e9d4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9d8:	699a      	ldr	r2, [r3, #24]
 800e9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9dc:	18d1      	adds	r1, r2, r3
 800e9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9e4:	f7ff ff06 	bl	800e7f4 <prvInsertTimerInActiveList>
					break;
 800e9e8:	e015      	b.n	800ea16 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e9f0:	f003 0302 	and.w	r3, r3, #2
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d103      	bne.n	800ea00 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e9f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9fa:	f000 fc01 	bl	800f200 <vPortFree>
 800e9fe:	e00a      	b.n	800ea16 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea06:	f023 0301 	bic.w	r3, r3, #1
 800ea0a:	b2da      	uxtb	r2, r3
 800ea0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ea12:	e000      	b.n	800ea16 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ea14:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ea16:	4b08      	ldr	r3, [pc, #32]	; (800ea38 <prvProcessReceivedCommands+0x1c0>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	1d39      	adds	r1, r7, #4
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	4618      	mov	r0, r3
 800ea20:	f7fe f804 	bl	800ca2c <xQueueReceive>
 800ea24:	4603      	mov	r3, r0
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	f47f af2a 	bne.w	800e880 <prvProcessReceivedCommands+0x8>
	}
}
 800ea2c:	bf00      	nop
 800ea2e:	bf00      	nop
 800ea30:	3730      	adds	r7, #48	; 0x30
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd80      	pop	{r7, pc}
 800ea36:	bf00      	nop
 800ea38:	20000e34 	.word	0x20000e34

0800ea3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b088      	sub	sp, #32
 800ea40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ea42:	e048      	b.n	800ead6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ea44:	4b2d      	ldr	r3, [pc, #180]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea4e:	4b2b      	ldr	r3, [pc, #172]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	68db      	ldr	r3, [r3, #12]
 800ea54:	68db      	ldr	r3, [r3, #12]
 800ea56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	3304      	adds	r3, #4
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f7fd fb37 	bl	800c0d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	6a1b      	ldr	r3, [r3, #32]
 800ea66:	68f8      	ldr	r0, [r7, #12]
 800ea68:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea70:	f003 0304 	and.w	r3, r3, #4
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d02e      	beq.n	800ead6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	699b      	ldr	r3, [r3, #24]
 800ea7c:	693a      	ldr	r2, [r7, #16]
 800ea7e:	4413      	add	r3, r2
 800ea80:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ea82:	68ba      	ldr	r2, [r7, #8]
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d90e      	bls.n	800eaa8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	68ba      	ldr	r2, [r7, #8]
 800ea8e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	68fa      	ldr	r2, [r7, #12]
 800ea94:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ea96:	4b19      	ldr	r3, [pc, #100]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800ea98:	681a      	ldr	r2, [r3, #0]
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	3304      	adds	r3, #4
 800ea9e:	4619      	mov	r1, r3
 800eaa0:	4610      	mov	r0, r2
 800eaa2:	f7fd fadc 	bl	800c05e <vListInsert>
 800eaa6:	e016      	b.n	800ead6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	9300      	str	r3, [sp, #0]
 800eaac:	2300      	movs	r3, #0
 800eaae:	693a      	ldr	r2, [r7, #16]
 800eab0:	2100      	movs	r1, #0
 800eab2:	68f8      	ldr	r0, [r7, #12]
 800eab4:	f7ff fd60 	bl	800e578 <xTimerGenericCommand>
 800eab8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d10a      	bne.n	800ead6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800eac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eac4:	f383 8811 	msr	BASEPRI, r3
 800eac8:	f3bf 8f6f 	isb	sy
 800eacc:	f3bf 8f4f 	dsb	sy
 800ead0:	603b      	str	r3, [r7, #0]
}
 800ead2:	bf00      	nop
 800ead4:	e7fe      	b.n	800ead4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ead6:	4b09      	ldr	r3, [pc, #36]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d1b1      	bne.n	800ea44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eae0:	4b06      	ldr	r3, [pc, #24]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eae6:	4b06      	ldr	r3, [pc, #24]	; (800eb00 <prvSwitchTimerLists+0xc4>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a04      	ldr	r2, [pc, #16]	; (800eafc <prvSwitchTimerLists+0xc0>)
 800eaec:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eaee:	4a04      	ldr	r2, [pc, #16]	; (800eb00 <prvSwitchTimerLists+0xc4>)
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	6013      	str	r3, [r2, #0]
}
 800eaf4:	bf00      	nop
 800eaf6:	3718      	adds	r7, #24
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	bd80      	pop	{r7, pc}
 800eafc:	20000e2c 	.word	0x20000e2c
 800eb00:	20000e30 	.word	0x20000e30

0800eb04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b082      	sub	sp, #8
 800eb08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800eb0a:	f000 f98b 	bl	800ee24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800eb0e:	4b15      	ldr	r3, [pc, #84]	; (800eb64 <prvCheckForValidListAndQueue+0x60>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d120      	bne.n	800eb58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800eb16:	4814      	ldr	r0, [pc, #80]	; (800eb68 <prvCheckForValidListAndQueue+0x64>)
 800eb18:	f7fd fa50 	bl	800bfbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800eb1c:	4813      	ldr	r0, [pc, #76]	; (800eb6c <prvCheckForValidListAndQueue+0x68>)
 800eb1e:	f7fd fa4d 	bl	800bfbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800eb22:	4b13      	ldr	r3, [pc, #76]	; (800eb70 <prvCheckForValidListAndQueue+0x6c>)
 800eb24:	4a10      	ldr	r2, [pc, #64]	; (800eb68 <prvCheckForValidListAndQueue+0x64>)
 800eb26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800eb28:	4b12      	ldr	r3, [pc, #72]	; (800eb74 <prvCheckForValidListAndQueue+0x70>)
 800eb2a:	4a10      	ldr	r2, [pc, #64]	; (800eb6c <prvCheckForValidListAndQueue+0x68>)
 800eb2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800eb2e:	2300      	movs	r3, #0
 800eb30:	9300      	str	r3, [sp, #0]
 800eb32:	4b11      	ldr	r3, [pc, #68]	; (800eb78 <prvCheckForValidListAndQueue+0x74>)
 800eb34:	4a11      	ldr	r2, [pc, #68]	; (800eb7c <prvCheckForValidListAndQueue+0x78>)
 800eb36:	2110      	movs	r1, #16
 800eb38:	200a      	movs	r0, #10
 800eb3a:	f7fd fb5b 	bl	800c1f4 <xQueueGenericCreateStatic>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	4a08      	ldr	r2, [pc, #32]	; (800eb64 <prvCheckForValidListAndQueue+0x60>)
 800eb42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800eb44:	4b07      	ldr	r3, [pc, #28]	; (800eb64 <prvCheckForValidListAndQueue+0x60>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d005      	beq.n	800eb58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800eb4c:	4b05      	ldr	r3, [pc, #20]	; (800eb64 <prvCheckForValidListAndQueue+0x60>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	490b      	ldr	r1, [pc, #44]	; (800eb80 <prvCheckForValidListAndQueue+0x7c>)
 800eb52:	4618      	mov	r0, r3
 800eb54:	f7fe fb5e 	bl	800d214 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eb58:	f000 f994 	bl	800ee84 <vPortExitCritical>
}
 800eb5c:	bf00      	nop
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}
 800eb62:	bf00      	nop
 800eb64:	20000e34 	.word	0x20000e34
 800eb68:	20000e04 	.word	0x20000e04
 800eb6c:	20000e18 	.word	0x20000e18
 800eb70:	20000e2c 	.word	0x20000e2c
 800eb74:	20000e30 	.word	0x20000e30
 800eb78:	20000ee0 	.word	0x20000ee0
 800eb7c:	20000e40 	.word	0x20000e40
 800eb80:	0802108c 	.word	0x0802108c

0800eb84 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b086      	sub	sp, #24
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d10a      	bne.n	800ebac <pvTimerGetTimerID+0x28>
	__asm volatile
 800eb96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb9a:	f383 8811 	msr	BASEPRI, r3
 800eb9e:	f3bf 8f6f 	isb	sy
 800eba2:	f3bf 8f4f 	dsb	sy
 800eba6:	60fb      	str	r3, [r7, #12]
}
 800eba8:	bf00      	nop
 800ebaa:	e7fe      	b.n	800ebaa <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800ebac:	f000 f93a 	bl	800ee24 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	69db      	ldr	r3, [r3, #28]
 800ebb4:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ebb6:	f000 f965 	bl	800ee84 <vPortExitCritical>

	return pvReturn;
 800ebba:	693b      	ldr	r3, [r7, #16]
}
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	3718      	adds	r7, #24
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}

0800ebc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ebc4:	b480      	push	{r7}
 800ebc6:	b085      	sub	sp, #20
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	60f8      	str	r0, [r7, #12]
 800ebcc:	60b9      	str	r1, [r7, #8]
 800ebce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	3b04      	subs	r3, #4
 800ebd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ebdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	3b04      	subs	r3, #4
 800ebe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	f023 0201 	bic.w	r2, r3, #1
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	3b04      	subs	r3, #4
 800ebf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ebf4:	4a0c      	ldr	r2, [pc, #48]	; (800ec28 <pxPortInitialiseStack+0x64>)
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	3b14      	subs	r3, #20
 800ebfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	3b04      	subs	r3, #4
 800ec0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	f06f 0202 	mvn.w	r2, #2
 800ec12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	3b20      	subs	r3, #32
 800ec18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec1a:	68fb      	ldr	r3, [r7, #12]
}
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	3714      	adds	r7, #20
 800ec20:	46bd      	mov	sp, r7
 800ec22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec26:	4770      	bx	lr
 800ec28:	0800ec2d 	.word	0x0800ec2d

0800ec2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec2c:	b480      	push	{r7}
 800ec2e:	b085      	sub	sp, #20
 800ec30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec32:	2300      	movs	r3, #0
 800ec34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec36:	4b12      	ldr	r3, [pc, #72]	; (800ec80 <prvTaskExitError+0x54>)
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec3e:	d00a      	beq.n	800ec56 <prvTaskExitError+0x2a>
	__asm volatile
 800ec40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec44:	f383 8811 	msr	BASEPRI, r3
 800ec48:	f3bf 8f6f 	isb	sy
 800ec4c:	f3bf 8f4f 	dsb	sy
 800ec50:	60fb      	str	r3, [r7, #12]
}
 800ec52:	bf00      	nop
 800ec54:	e7fe      	b.n	800ec54 <prvTaskExitError+0x28>
	__asm volatile
 800ec56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec5a:	f383 8811 	msr	BASEPRI, r3
 800ec5e:	f3bf 8f6f 	isb	sy
 800ec62:	f3bf 8f4f 	dsb	sy
 800ec66:	60bb      	str	r3, [r7, #8]
}
 800ec68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ec6a:	bf00      	nop
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d0fc      	beq.n	800ec6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ec72:	bf00      	nop
 800ec74:	bf00      	nop
 800ec76:	3714      	adds	r7, #20
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7e:	4770      	bx	lr
 800ec80:	200000e0 	.word	0x200000e0
	...

0800ec90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ec90:	4b07      	ldr	r3, [pc, #28]	; (800ecb0 <pxCurrentTCBConst2>)
 800ec92:	6819      	ldr	r1, [r3, #0]
 800ec94:	6808      	ldr	r0, [r1, #0]
 800ec96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec9a:	f380 8809 	msr	PSP, r0
 800ec9e:	f3bf 8f6f 	isb	sy
 800eca2:	f04f 0000 	mov.w	r0, #0
 800eca6:	f380 8811 	msr	BASEPRI, r0
 800ecaa:	4770      	bx	lr
 800ecac:	f3af 8000 	nop.w

0800ecb0 <pxCurrentTCBConst2>:
 800ecb0:	20000904 	.word	0x20000904
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ecb4:	bf00      	nop
 800ecb6:	bf00      	nop

0800ecb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ecb8:	4808      	ldr	r0, [pc, #32]	; (800ecdc <prvPortStartFirstTask+0x24>)
 800ecba:	6800      	ldr	r0, [r0, #0]
 800ecbc:	6800      	ldr	r0, [r0, #0]
 800ecbe:	f380 8808 	msr	MSP, r0
 800ecc2:	f04f 0000 	mov.w	r0, #0
 800ecc6:	f380 8814 	msr	CONTROL, r0
 800ecca:	b662      	cpsie	i
 800eccc:	b661      	cpsie	f
 800ecce:	f3bf 8f4f 	dsb	sy
 800ecd2:	f3bf 8f6f 	isb	sy
 800ecd6:	df00      	svc	0
 800ecd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ecda:	bf00      	nop
 800ecdc:	e000ed08 	.word	0xe000ed08

0800ece0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b086      	sub	sp, #24
 800ece4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ece6:	4b46      	ldr	r3, [pc, #280]	; (800ee00 <xPortStartScheduler+0x120>)
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	4a46      	ldr	r2, [pc, #280]	; (800ee04 <xPortStartScheduler+0x124>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d10a      	bne.n	800ed06 <xPortStartScheduler+0x26>
	__asm volatile
 800ecf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecf4:	f383 8811 	msr	BASEPRI, r3
 800ecf8:	f3bf 8f6f 	isb	sy
 800ecfc:	f3bf 8f4f 	dsb	sy
 800ed00:	613b      	str	r3, [r7, #16]
}
 800ed02:	bf00      	nop
 800ed04:	e7fe      	b.n	800ed04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ed06:	4b3e      	ldr	r3, [pc, #248]	; (800ee00 <xPortStartScheduler+0x120>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	4a3f      	ldr	r2, [pc, #252]	; (800ee08 <xPortStartScheduler+0x128>)
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	d10a      	bne.n	800ed26 <xPortStartScheduler+0x46>
	__asm volatile
 800ed10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed14:	f383 8811 	msr	BASEPRI, r3
 800ed18:	f3bf 8f6f 	isb	sy
 800ed1c:	f3bf 8f4f 	dsb	sy
 800ed20:	60fb      	str	r3, [r7, #12]
}
 800ed22:	bf00      	nop
 800ed24:	e7fe      	b.n	800ed24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed26:	4b39      	ldr	r3, [pc, #228]	; (800ee0c <xPortStartScheduler+0x12c>)
 800ed28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	b2db      	uxtb	r3, r3
 800ed30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed32:	697b      	ldr	r3, [r7, #20]
 800ed34:	22ff      	movs	r2, #255	; 0xff
 800ed36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed38:	697b      	ldr	r3, [r7, #20]
 800ed3a:	781b      	ldrb	r3, [r3, #0]
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed40:	78fb      	ldrb	r3, [r7, #3]
 800ed42:	b2db      	uxtb	r3, r3
 800ed44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ed48:	b2da      	uxtb	r2, r3
 800ed4a:	4b31      	ldr	r3, [pc, #196]	; (800ee10 <xPortStartScheduler+0x130>)
 800ed4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ed4e:	4b31      	ldr	r3, [pc, #196]	; (800ee14 <xPortStartScheduler+0x134>)
 800ed50:	2207      	movs	r2, #7
 800ed52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed54:	e009      	b.n	800ed6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ed56:	4b2f      	ldr	r3, [pc, #188]	; (800ee14 <xPortStartScheduler+0x134>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	3b01      	subs	r3, #1
 800ed5c:	4a2d      	ldr	r2, [pc, #180]	; (800ee14 <xPortStartScheduler+0x134>)
 800ed5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ed60:	78fb      	ldrb	r3, [r7, #3]
 800ed62:	b2db      	uxtb	r3, r3
 800ed64:	005b      	lsls	r3, r3, #1
 800ed66:	b2db      	uxtb	r3, r3
 800ed68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed6a:	78fb      	ldrb	r3, [r7, #3]
 800ed6c:	b2db      	uxtb	r3, r3
 800ed6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed72:	2b80      	cmp	r3, #128	; 0x80
 800ed74:	d0ef      	beq.n	800ed56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ed76:	4b27      	ldr	r3, [pc, #156]	; (800ee14 <xPortStartScheduler+0x134>)
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	f1c3 0307 	rsb	r3, r3, #7
 800ed7e:	2b04      	cmp	r3, #4
 800ed80:	d00a      	beq.n	800ed98 <xPortStartScheduler+0xb8>
	__asm volatile
 800ed82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed86:	f383 8811 	msr	BASEPRI, r3
 800ed8a:	f3bf 8f6f 	isb	sy
 800ed8e:	f3bf 8f4f 	dsb	sy
 800ed92:	60bb      	str	r3, [r7, #8]
}
 800ed94:	bf00      	nop
 800ed96:	e7fe      	b.n	800ed96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ed98:	4b1e      	ldr	r3, [pc, #120]	; (800ee14 <xPortStartScheduler+0x134>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	021b      	lsls	r3, r3, #8
 800ed9e:	4a1d      	ldr	r2, [pc, #116]	; (800ee14 <xPortStartScheduler+0x134>)
 800eda0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eda2:	4b1c      	ldr	r3, [pc, #112]	; (800ee14 <xPortStartScheduler+0x134>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800edaa:	4a1a      	ldr	r2, [pc, #104]	; (800ee14 <xPortStartScheduler+0x134>)
 800edac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	b2da      	uxtb	r2, r3
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800edb6:	4b18      	ldr	r3, [pc, #96]	; (800ee18 <xPortStartScheduler+0x138>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	4a17      	ldr	r2, [pc, #92]	; (800ee18 <xPortStartScheduler+0x138>)
 800edbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800edc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800edc2:	4b15      	ldr	r3, [pc, #84]	; (800ee18 <xPortStartScheduler+0x138>)
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	4a14      	ldr	r2, [pc, #80]	; (800ee18 <xPortStartScheduler+0x138>)
 800edc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800edcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800edce:	f000 f8dd 	bl	800ef8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800edd2:	4b12      	ldr	r3, [pc, #72]	; (800ee1c <xPortStartScheduler+0x13c>)
 800edd4:	2200      	movs	r2, #0
 800edd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800edd8:	f000 f8fc 	bl	800efd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eddc:	4b10      	ldr	r3, [pc, #64]	; (800ee20 <xPortStartScheduler+0x140>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	4a0f      	ldr	r2, [pc, #60]	; (800ee20 <xPortStartScheduler+0x140>)
 800ede2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ede6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ede8:	f7ff ff66 	bl	800ecb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800edec:	f7fe fe7e 	bl	800daec <vTaskSwitchContext>
	prvTaskExitError();
 800edf0:	f7ff ff1c 	bl	800ec2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800edf4:	2300      	movs	r3, #0
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3718      	adds	r7, #24
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	e000ed00 	.word	0xe000ed00
 800ee04:	410fc271 	.word	0x410fc271
 800ee08:	410fc270 	.word	0x410fc270
 800ee0c:	e000e400 	.word	0xe000e400
 800ee10:	20000f30 	.word	0x20000f30
 800ee14:	20000f34 	.word	0x20000f34
 800ee18:	e000ed20 	.word	0xe000ed20
 800ee1c:	200000e0 	.word	0x200000e0
 800ee20:	e000ef34 	.word	0xe000ef34

0800ee24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee24:	b480      	push	{r7}
 800ee26:	b083      	sub	sp, #12
 800ee28:	af00      	add	r7, sp, #0
	__asm volatile
 800ee2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee2e:	f383 8811 	msr	BASEPRI, r3
 800ee32:	f3bf 8f6f 	isb	sy
 800ee36:	f3bf 8f4f 	dsb	sy
 800ee3a:	607b      	str	r3, [r7, #4]
}
 800ee3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee3e:	4b0f      	ldr	r3, [pc, #60]	; (800ee7c <vPortEnterCritical+0x58>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	3301      	adds	r3, #1
 800ee44:	4a0d      	ldr	r2, [pc, #52]	; (800ee7c <vPortEnterCritical+0x58>)
 800ee46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee48:	4b0c      	ldr	r3, [pc, #48]	; (800ee7c <vPortEnterCritical+0x58>)
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	2b01      	cmp	r3, #1
 800ee4e:	d10f      	bne.n	800ee70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ee50:	4b0b      	ldr	r3, [pc, #44]	; (800ee80 <vPortEnterCritical+0x5c>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	b2db      	uxtb	r3, r3
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d00a      	beq.n	800ee70 <vPortEnterCritical+0x4c>
	__asm volatile
 800ee5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee5e:	f383 8811 	msr	BASEPRI, r3
 800ee62:	f3bf 8f6f 	isb	sy
 800ee66:	f3bf 8f4f 	dsb	sy
 800ee6a:	603b      	str	r3, [r7, #0]
}
 800ee6c:	bf00      	nop
 800ee6e:	e7fe      	b.n	800ee6e <vPortEnterCritical+0x4a>
	}
}
 800ee70:	bf00      	nop
 800ee72:	370c      	adds	r7, #12
 800ee74:	46bd      	mov	sp, r7
 800ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7a:	4770      	bx	lr
 800ee7c:	200000e0 	.word	0x200000e0
 800ee80:	e000ed04 	.word	0xe000ed04

0800ee84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ee8a:	4b12      	ldr	r3, [pc, #72]	; (800eed4 <vPortExitCritical+0x50>)
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d10a      	bne.n	800eea8 <vPortExitCritical+0x24>
	__asm volatile
 800ee92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee96:	f383 8811 	msr	BASEPRI, r3
 800ee9a:	f3bf 8f6f 	isb	sy
 800ee9e:	f3bf 8f4f 	dsb	sy
 800eea2:	607b      	str	r3, [r7, #4]
}
 800eea4:	bf00      	nop
 800eea6:	e7fe      	b.n	800eea6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800eea8:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <vPortExitCritical+0x50>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	3b01      	subs	r3, #1
 800eeae:	4a09      	ldr	r2, [pc, #36]	; (800eed4 <vPortExitCritical+0x50>)
 800eeb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eeb2:	4b08      	ldr	r3, [pc, #32]	; (800eed4 <vPortExitCritical+0x50>)
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d105      	bne.n	800eec6 <vPortExitCritical+0x42>
 800eeba:	2300      	movs	r3, #0
 800eebc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	f383 8811 	msr	BASEPRI, r3
}
 800eec4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800eec6:	bf00      	nop
 800eec8:	370c      	adds	r7, #12
 800eeca:	46bd      	mov	sp, r7
 800eecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed0:	4770      	bx	lr
 800eed2:	bf00      	nop
 800eed4:	200000e0 	.word	0x200000e0
	...

0800eee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eee0:	f3ef 8009 	mrs	r0, PSP
 800eee4:	f3bf 8f6f 	isb	sy
 800eee8:	4b15      	ldr	r3, [pc, #84]	; (800ef40 <pxCurrentTCBConst>)
 800eeea:	681a      	ldr	r2, [r3, #0]
 800eeec:	f01e 0f10 	tst.w	lr, #16
 800eef0:	bf08      	it	eq
 800eef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eefa:	6010      	str	r0, [r2, #0]
 800eefc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ef04:	f380 8811 	msr	BASEPRI, r0
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	f3bf 8f6f 	isb	sy
 800ef10:	f7fe fdec 	bl	800daec <vTaskSwitchContext>
 800ef14:	f04f 0000 	mov.w	r0, #0
 800ef18:	f380 8811 	msr	BASEPRI, r0
 800ef1c:	bc09      	pop	{r0, r3}
 800ef1e:	6819      	ldr	r1, [r3, #0]
 800ef20:	6808      	ldr	r0, [r1, #0]
 800ef22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef26:	f01e 0f10 	tst.w	lr, #16
 800ef2a:	bf08      	it	eq
 800ef2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef30:	f380 8809 	msr	PSP, r0
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	f3af 8000 	nop.w

0800ef40 <pxCurrentTCBConst>:
 800ef40:	20000904 	.word	0x20000904
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef44:	bf00      	nop
 800ef46:	bf00      	nop

0800ef48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b082      	sub	sp, #8
 800ef4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef52:	f383 8811 	msr	BASEPRI, r3
 800ef56:	f3bf 8f6f 	isb	sy
 800ef5a:	f3bf 8f4f 	dsb	sy
 800ef5e:	607b      	str	r3, [r7, #4]
}
 800ef60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef62:	f7fe fd09 	bl	800d978 <xTaskIncrementTick>
 800ef66:	4603      	mov	r3, r0
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d003      	beq.n	800ef74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef6c:	4b06      	ldr	r3, [pc, #24]	; (800ef88 <xPortSysTickHandler+0x40>)
 800ef6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef72:	601a      	str	r2, [r3, #0]
 800ef74:	2300      	movs	r3, #0
 800ef76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	f383 8811 	msr	BASEPRI, r3
}
 800ef7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ef80:	bf00      	nop
 800ef82:	3708      	adds	r7, #8
 800ef84:	46bd      	mov	sp, r7
 800ef86:	bd80      	pop	{r7, pc}
 800ef88:	e000ed04 	.word	0xe000ed04

0800ef8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ef8c:	b480      	push	{r7}
 800ef8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ef90:	4b0b      	ldr	r3, [pc, #44]	; (800efc0 <vPortSetupTimerInterrupt+0x34>)
 800ef92:	2200      	movs	r2, #0
 800ef94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ef96:	4b0b      	ldr	r3, [pc, #44]	; (800efc4 <vPortSetupTimerInterrupt+0x38>)
 800ef98:	2200      	movs	r2, #0
 800ef9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ef9c:	4b0a      	ldr	r3, [pc, #40]	; (800efc8 <vPortSetupTimerInterrupt+0x3c>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4a0a      	ldr	r2, [pc, #40]	; (800efcc <vPortSetupTimerInterrupt+0x40>)
 800efa2:	fba2 2303 	umull	r2, r3, r2, r3
 800efa6:	099b      	lsrs	r3, r3, #6
 800efa8:	4a09      	ldr	r2, [pc, #36]	; (800efd0 <vPortSetupTimerInterrupt+0x44>)
 800efaa:	3b01      	subs	r3, #1
 800efac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800efae:	4b04      	ldr	r3, [pc, #16]	; (800efc0 <vPortSetupTimerInterrupt+0x34>)
 800efb0:	2207      	movs	r2, #7
 800efb2:	601a      	str	r2, [r3, #0]
}
 800efb4:	bf00      	nop
 800efb6:	46bd      	mov	sp, r7
 800efb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	e000e010 	.word	0xe000e010
 800efc4:	e000e018 	.word	0xe000e018
 800efc8:	20000000 	.word	0x20000000
 800efcc:	10624dd3 	.word	0x10624dd3
 800efd0:	e000e014 	.word	0xe000e014

0800efd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800efd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800efe4 <vPortEnableVFP+0x10>
 800efd8:	6801      	ldr	r1, [r0, #0]
 800efda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800efde:	6001      	str	r1, [r0, #0]
 800efe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800efe2:	bf00      	nop
 800efe4:	e000ed88 	.word	0xe000ed88

0800efe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800efe8:	b480      	push	{r7}
 800efea:	b085      	sub	sp, #20
 800efec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800efee:	f3ef 8305 	mrs	r3, IPSR
 800eff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	2b0f      	cmp	r3, #15
 800eff8:	d914      	bls.n	800f024 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800effa:	4a17      	ldr	r2, [pc, #92]	; (800f058 <vPortValidateInterruptPriority+0x70>)
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	4413      	add	r3, r2
 800f000:	781b      	ldrb	r3, [r3, #0]
 800f002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f004:	4b15      	ldr	r3, [pc, #84]	; (800f05c <vPortValidateInterruptPriority+0x74>)
 800f006:	781b      	ldrb	r3, [r3, #0]
 800f008:	7afa      	ldrb	r2, [r7, #11]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d20a      	bcs.n	800f024 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f012:	f383 8811 	msr	BASEPRI, r3
 800f016:	f3bf 8f6f 	isb	sy
 800f01a:	f3bf 8f4f 	dsb	sy
 800f01e:	607b      	str	r3, [r7, #4]
}
 800f020:	bf00      	nop
 800f022:	e7fe      	b.n	800f022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f024:	4b0e      	ldr	r3, [pc, #56]	; (800f060 <vPortValidateInterruptPriority+0x78>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f02c:	4b0d      	ldr	r3, [pc, #52]	; (800f064 <vPortValidateInterruptPriority+0x7c>)
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	429a      	cmp	r2, r3
 800f032:	d90a      	bls.n	800f04a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f038:	f383 8811 	msr	BASEPRI, r3
 800f03c:	f3bf 8f6f 	isb	sy
 800f040:	f3bf 8f4f 	dsb	sy
 800f044:	603b      	str	r3, [r7, #0]
}
 800f046:	bf00      	nop
 800f048:	e7fe      	b.n	800f048 <vPortValidateInterruptPriority+0x60>
	}
 800f04a:	bf00      	nop
 800f04c:	3714      	adds	r7, #20
 800f04e:	46bd      	mov	sp, r7
 800f050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f054:	4770      	bx	lr
 800f056:	bf00      	nop
 800f058:	e000e3f0 	.word	0xe000e3f0
 800f05c:	20000f30 	.word	0x20000f30
 800f060:	e000ed0c 	.word	0xe000ed0c
 800f064:	20000f34 	.word	0x20000f34

0800f068 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b08a      	sub	sp, #40	; 0x28
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f070:	2300      	movs	r3, #0
 800f072:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f074:	f7fe fbb2 	bl	800d7dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f078:	4b5b      	ldr	r3, [pc, #364]	; (800f1e8 <pvPortMalloc+0x180>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d101      	bne.n	800f084 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f080:	f000 f920 	bl	800f2c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f084:	4b59      	ldr	r3, [pc, #356]	; (800f1ec <pvPortMalloc+0x184>)
 800f086:	681a      	ldr	r2, [r3, #0]
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	4013      	ands	r3, r2
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	f040 8093 	bne.w	800f1b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d01d      	beq.n	800f0d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f098:	2208      	movs	r2, #8
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	4413      	add	r3, r2
 800f09e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f003 0307 	and.w	r3, r3, #7
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d014      	beq.n	800f0d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	f023 0307 	bic.w	r3, r3, #7
 800f0b0:	3308      	adds	r3, #8
 800f0b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f003 0307 	and.w	r3, r3, #7
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d00a      	beq.n	800f0d4 <pvPortMalloc+0x6c>
	__asm volatile
 800f0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0c2:	f383 8811 	msr	BASEPRI, r3
 800f0c6:	f3bf 8f6f 	isb	sy
 800f0ca:	f3bf 8f4f 	dsb	sy
 800f0ce:	617b      	str	r3, [r7, #20]
}
 800f0d0:	bf00      	nop
 800f0d2:	e7fe      	b.n	800f0d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d06e      	beq.n	800f1b8 <pvPortMalloc+0x150>
 800f0da:	4b45      	ldr	r3, [pc, #276]	; (800f1f0 <pvPortMalloc+0x188>)
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	687a      	ldr	r2, [r7, #4]
 800f0e0:	429a      	cmp	r2, r3
 800f0e2:	d869      	bhi.n	800f1b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f0e4:	4b43      	ldr	r3, [pc, #268]	; (800f1f4 <pvPortMalloc+0x18c>)
 800f0e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f0e8:	4b42      	ldr	r3, [pc, #264]	; (800f1f4 <pvPortMalloc+0x18c>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0ee:	e004      	b.n	800f0fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0fc:	685b      	ldr	r3, [r3, #4]
 800f0fe:	687a      	ldr	r2, [r7, #4]
 800f100:	429a      	cmp	r2, r3
 800f102:	d903      	bls.n	800f10c <pvPortMalloc+0xa4>
 800f104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d1f1      	bne.n	800f0f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f10c:	4b36      	ldr	r3, [pc, #216]	; (800f1e8 <pvPortMalloc+0x180>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f112:	429a      	cmp	r2, r3
 800f114:	d050      	beq.n	800f1b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f116:	6a3b      	ldr	r3, [r7, #32]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	2208      	movs	r2, #8
 800f11c:	4413      	add	r3, r2
 800f11e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f122:	681a      	ldr	r2, [r3, #0]
 800f124:	6a3b      	ldr	r3, [r7, #32]
 800f126:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f12a:	685a      	ldr	r2, [r3, #4]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	1ad2      	subs	r2, r2, r3
 800f130:	2308      	movs	r3, #8
 800f132:	005b      	lsls	r3, r3, #1
 800f134:	429a      	cmp	r2, r3
 800f136:	d91f      	bls.n	800f178 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	4413      	add	r3, r2
 800f13e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f140:	69bb      	ldr	r3, [r7, #24]
 800f142:	f003 0307 	and.w	r3, r3, #7
 800f146:	2b00      	cmp	r3, #0
 800f148:	d00a      	beq.n	800f160 <pvPortMalloc+0xf8>
	__asm volatile
 800f14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14e:	f383 8811 	msr	BASEPRI, r3
 800f152:	f3bf 8f6f 	isb	sy
 800f156:	f3bf 8f4f 	dsb	sy
 800f15a:	613b      	str	r3, [r7, #16]
}
 800f15c:	bf00      	nop
 800f15e:	e7fe      	b.n	800f15e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f162:	685a      	ldr	r2, [r3, #4]
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	1ad2      	subs	r2, r2, r3
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f16e:	687a      	ldr	r2, [r7, #4]
 800f170:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f172:	69b8      	ldr	r0, [r7, #24]
 800f174:	f000 f908 	bl	800f388 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f178:	4b1d      	ldr	r3, [pc, #116]	; (800f1f0 <pvPortMalloc+0x188>)
 800f17a:	681a      	ldr	r2, [r3, #0]
 800f17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	1ad3      	subs	r3, r2, r3
 800f182:	4a1b      	ldr	r2, [pc, #108]	; (800f1f0 <pvPortMalloc+0x188>)
 800f184:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f186:	4b1a      	ldr	r3, [pc, #104]	; (800f1f0 <pvPortMalloc+0x188>)
 800f188:	681a      	ldr	r2, [r3, #0]
 800f18a:	4b1b      	ldr	r3, [pc, #108]	; (800f1f8 <pvPortMalloc+0x190>)
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	429a      	cmp	r2, r3
 800f190:	d203      	bcs.n	800f19a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f192:	4b17      	ldr	r3, [pc, #92]	; (800f1f0 <pvPortMalloc+0x188>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	4a18      	ldr	r2, [pc, #96]	; (800f1f8 <pvPortMalloc+0x190>)
 800f198:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19c:	685a      	ldr	r2, [r3, #4]
 800f19e:	4b13      	ldr	r3, [pc, #76]	; (800f1ec <pvPortMalloc+0x184>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	431a      	orrs	r2, r3
 800f1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f1ae:	4b13      	ldr	r3, [pc, #76]	; (800f1fc <pvPortMalloc+0x194>)
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	4a11      	ldr	r2, [pc, #68]	; (800f1fc <pvPortMalloc+0x194>)
 800f1b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f1b8:	f7fe fb1e 	bl	800d7f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1bc:	69fb      	ldr	r3, [r7, #28]
 800f1be:	f003 0307 	and.w	r3, r3, #7
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d00a      	beq.n	800f1dc <pvPortMalloc+0x174>
	__asm volatile
 800f1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ca:	f383 8811 	msr	BASEPRI, r3
 800f1ce:	f3bf 8f6f 	isb	sy
 800f1d2:	f3bf 8f4f 	dsb	sy
 800f1d6:	60fb      	str	r3, [r7, #12]
}
 800f1d8:	bf00      	nop
 800f1da:	e7fe      	b.n	800f1da <pvPortMalloc+0x172>
	return pvReturn;
 800f1dc:	69fb      	ldr	r3, [r7, #28]
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3728      	adds	r7, #40	; 0x28
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	2000af40 	.word	0x2000af40
 800f1ec:	2000af54 	.word	0x2000af54
 800f1f0:	2000af44 	.word	0x2000af44
 800f1f4:	2000af38 	.word	0x2000af38
 800f1f8:	2000af48 	.word	0x2000af48
 800f1fc:	2000af4c 	.word	0x2000af4c

0800f200 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b086      	sub	sp, #24
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d04d      	beq.n	800f2ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f212:	2308      	movs	r3, #8
 800f214:	425b      	negs	r3, r3
 800f216:	697a      	ldr	r2, [r7, #20]
 800f218:	4413      	add	r3, r2
 800f21a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f220:	693b      	ldr	r3, [r7, #16]
 800f222:	685a      	ldr	r2, [r3, #4]
 800f224:	4b24      	ldr	r3, [pc, #144]	; (800f2b8 <vPortFree+0xb8>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	4013      	ands	r3, r2
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d10a      	bne.n	800f244 <vPortFree+0x44>
	__asm volatile
 800f22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f232:	f383 8811 	msr	BASEPRI, r3
 800f236:	f3bf 8f6f 	isb	sy
 800f23a:	f3bf 8f4f 	dsb	sy
 800f23e:	60fb      	str	r3, [r7, #12]
}
 800f240:	bf00      	nop
 800f242:	e7fe      	b.n	800f242 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d00a      	beq.n	800f262 <vPortFree+0x62>
	__asm volatile
 800f24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f250:	f383 8811 	msr	BASEPRI, r3
 800f254:	f3bf 8f6f 	isb	sy
 800f258:	f3bf 8f4f 	dsb	sy
 800f25c:	60bb      	str	r3, [r7, #8]
}
 800f25e:	bf00      	nop
 800f260:	e7fe      	b.n	800f260 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f262:	693b      	ldr	r3, [r7, #16]
 800f264:	685a      	ldr	r2, [r3, #4]
 800f266:	4b14      	ldr	r3, [pc, #80]	; (800f2b8 <vPortFree+0xb8>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	4013      	ands	r3, r2
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d01e      	beq.n	800f2ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f270:	693b      	ldr	r3, [r7, #16]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d11a      	bne.n	800f2ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	685a      	ldr	r2, [r3, #4]
 800f27c:	4b0e      	ldr	r3, [pc, #56]	; (800f2b8 <vPortFree+0xb8>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	43db      	mvns	r3, r3
 800f282:	401a      	ands	r2, r3
 800f284:	693b      	ldr	r3, [r7, #16]
 800f286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f288:	f7fe faa8 	bl	800d7dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f28c:	693b      	ldr	r3, [r7, #16]
 800f28e:	685a      	ldr	r2, [r3, #4]
 800f290:	4b0a      	ldr	r3, [pc, #40]	; (800f2bc <vPortFree+0xbc>)
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	4413      	add	r3, r2
 800f296:	4a09      	ldr	r2, [pc, #36]	; (800f2bc <vPortFree+0xbc>)
 800f298:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f29a:	6938      	ldr	r0, [r7, #16]
 800f29c:	f000 f874 	bl	800f388 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f2a0:	4b07      	ldr	r3, [pc, #28]	; (800f2c0 <vPortFree+0xc0>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	3301      	adds	r3, #1
 800f2a6:	4a06      	ldr	r2, [pc, #24]	; (800f2c0 <vPortFree+0xc0>)
 800f2a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f2aa:	f7fe faa5 	bl	800d7f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f2ae:	bf00      	nop
 800f2b0:	3718      	adds	r7, #24
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}
 800f2b6:	bf00      	nop
 800f2b8:	2000af54 	.word	0x2000af54
 800f2bc:	2000af44 	.word	0x2000af44
 800f2c0:	2000af50 	.word	0x2000af50

0800f2c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f2c4:	b480      	push	{r7}
 800f2c6:	b085      	sub	sp, #20
 800f2c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f2ca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800f2ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f2d0:	4b27      	ldr	r3, [pc, #156]	; (800f370 <prvHeapInit+0xac>)
 800f2d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	f003 0307 	and.w	r3, r3, #7
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d00c      	beq.n	800f2f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	3307      	adds	r3, #7
 800f2e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	f023 0307 	bic.w	r3, r3, #7
 800f2ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f2ec:	68ba      	ldr	r2, [r7, #8]
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	1ad3      	subs	r3, r2, r3
 800f2f2:	4a1f      	ldr	r2, [pc, #124]	; (800f370 <prvHeapInit+0xac>)
 800f2f4:	4413      	add	r3, r2
 800f2f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f2fc:	4a1d      	ldr	r2, [pc, #116]	; (800f374 <prvHeapInit+0xb0>)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f302:	4b1c      	ldr	r3, [pc, #112]	; (800f374 <prvHeapInit+0xb0>)
 800f304:	2200      	movs	r2, #0
 800f306:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	68ba      	ldr	r2, [r7, #8]
 800f30c:	4413      	add	r3, r2
 800f30e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f310:	2208      	movs	r2, #8
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	1a9b      	subs	r3, r3, r2
 800f316:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	f023 0307 	bic.w	r3, r3, #7
 800f31e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	4a15      	ldr	r2, [pc, #84]	; (800f378 <prvHeapInit+0xb4>)
 800f324:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f326:	4b14      	ldr	r3, [pc, #80]	; (800f378 <prvHeapInit+0xb4>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	2200      	movs	r2, #0
 800f32c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f32e:	4b12      	ldr	r3, [pc, #72]	; (800f378 <prvHeapInit+0xb4>)
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	2200      	movs	r2, #0
 800f334:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f33a:	683b      	ldr	r3, [r7, #0]
 800f33c:	68fa      	ldr	r2, [r7, #12]
 800f33e:	1ad2      	subs	r2, r2, r3
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f344:	4b0c      	ldr	r3, [pc, #48]	; (800f378 <prvHeapInit+0xb4>)
 800f346:	681a      	ldr	r2, [r3, #0]
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	685b      	ldr	r3, [r3, #4]
 800f350:	4a0a      	ldr	r2, [pc, #40]	; (800f37c <prvHeapInit+0xb8>)
 800f352:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	685b      	ldr	r3, [r3, #4]
 800f358:	4a09      	ldr	r2, [pc, #36]	; (800f380 <prvHeapInit+0xbc>)
 800f35a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f35c:	4b09      	ldr	r3, [pc, #36]	; (800f384 <prvHeapInit+0xc0>)
 800f35e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f362:	601a      	str	r2, [r3, #0]
}
 800f364:	bf00      	nop
 800f366:	3714      	adds	r7, #20
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr
 800f370:	20000f38 	.word	0x20000f38
 800f374:	2000af38 	.word	0x2000af38
 800f378:	2000af40 	.word	0x2000af40
 800f37c:	2000af48 	.word	0x2000af48
 800f380:	2000af44 	.word	0x2000af44
 800f384:	2000af54 	.word	0x2000af54

0800f388 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f390:	4b28      	ldr	r3, [pc, #160]	; (800f434 <prvInsertBlockIntoFreeList+0xac>)
 800f392:	60fb      	str	r3, [r7, #12]
 800f394:	e002      	b.n	800f39c <prvInsertBlockIntoFreeList+0x14>
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	60fb      	str	r3, [r7, #12]
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	687a      	ldr	r2, [r7, #4]
 800f3a2:	429a      	cmp	r2, r3
 800f3a4:	d8f7      	bhi.n	800f396 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	685b      	ldr	r3, [r3, #4]
 800f3ae:	68ba      	ldr	r2, [r7, #8]
 800f3b0:	4413      	add	r3, r2
 800f3b2:	687a      	ldr	r2, [r7, #4]
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	d108      	bne.n	800f3ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	685a      	ldr	r2, [r3, #4]
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	685b      	ldr	r3, [r3, #4]
 800f3c0:	441a      	add	r2, r3
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	685b      	ldr	r3, [r3, #4]
 800f3d2:	68ba      	ldr	r2, [r7, #8]
 800f3d4:	441a      	add	r2, r3
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	d118      	bne.n	800f410 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681a      	ldr	r2, [r3, #0]
 800f3e2:	4b15      	ldr	r3, [pc, #84]	; (800f438 <prvInsertBlockIntoFreeList+0xb0>)
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	429a      	cmp	r2, r3
 800f3e8:	d00d      	beq.n	800f406 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	685a      	ldr	r2, [r3, #4]
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	685b      	ldr	r3, [r3, #4]
 800f3f4:	441a      	add	r2, r3
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	681a      	ldr	r2, [r3, #0]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	601a      	str	r2, [r3, #0]
 800f404:	e008      	b.n	800f418 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f406:	4b0c      	ldr	r3, [pc, #48]	; (800f438 <prvInsertBlockIntoFreeList+0xb0>)
 800f408:	681a      	ldr	r2, [r3, #0]
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	601a      	str	r2, [r3, #0]
 800f40e:	e003      	b.n	800f418 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	681a      	ldr	r2, [r3, #0]
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f418:	68fa      	ldr	r2, [r7, #12]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	429a      	cmp	r2, r3
 800f41e:	d002      	beq.n	800f426 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	687a      	ldr	r2, [r7, #4]
 800f424:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f426:	bf00      	nop
 800f428:	3714      	adds	r7, #20
 800f42a:	46bd      	mov	sp, r7
 800f42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	2000af38 	.word	0x2000af38
 800f438:	2000af40 	.word	0x2000af40

0800f43c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b084      	sub	sp, #16
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	330c      	adds	r3, #12
 800f44c:	461a      	mov	r2, r3
 800f44e:	6839      	ldr	r1, [r7, #0]
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f002 fa9f 	bl	8011994 <tcpip_send_msg_wait_sem>
 800f456:	4603      	mov	r3, r0
 800f458:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800f45a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d103      	bne.n	800f46a <netconn_apimsg+0x2e>
    return apimsg->err;
 800f462:	683b      	ldr	r3, [r7, #0]
 800f464:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800f468:	e001      	b.n	800f46e <netconn_apimsg+0x32>
  }
  return err;
 800f46a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	3710      	adds	r7, #16
 800f472:	46bd      	mov	sp, r7
 800f474:	bd80      	pop	{r7, pc}
	...

0800f478 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800f478:	b580      	push	{r7, lr}
 800f47a:	b08c      	sub	sp, #48	; 0x30
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	4603      	mov	r3, r0
 800f480:	603a      	str	r2, [r7, #0]
 800f482:	71fb      	strb	r3, [r7, #7]
 800f484:	460b      	mov	r3, r1
 800f486:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800f488:	79fb      	ldrb	r3, [r7, #7]
 800f48a:	6839      	ldr	r1, [r7, #0]
 800f48c:	4618      	mov	r0, r3
 800f48e:	f001 f923 	bl	80106d8 <netconn_alloc>
 800f492:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800f494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f496:	2b00      	cmp	r3, #0
 800f498:	d054      	beq.n	800f544 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800f49a:	79bb      	ldrb	r3, [r7, #6]
 800f49c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800f49e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4a0:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800f4a2:	f107 0308 	add.w	r3, r7, #8
 800f4a6:	4619      	mov	r1, r3
 800f4a8:	4829      	ldr	r0, [pc, #164]	; (800f550 <netconn_new_with_proto_and_callback+0xd8>)
 800f4aa:	f7ff ffc7 	bl	800f43c <netconn_apimsg>
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800f4b4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d043      	beq.n	800f544 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800f4bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4be:	685b      	ldr	r3, [r3, #4]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d005      	beq.n	800f4d0 <netconn_new_with_proto_and_callback+0x58>
 800f4c4:	4b23      	ldr	r3, [pc, #140]	; (800f554 <netconn_new_with_proto_and_callback+0xdc>)
 800f4c6:	22a3      	movs	r2, #163	; 0xa3
 800f4c8:	4923      	ldr	r1, [pc, #140]	; (800f558 <netconn_new_with_proto_and_callback+0xe0>)
 800f4ca:	4824      	ldr	r0, [pc, #144]	; (800f55c <netconn_new_with_proto_and_callback+0xe4>)
 800f4cc:	f010 fbe4 	bl	801fc98 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800f4d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4d2:	3310      	adds	r3, #16
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	f00f f9e5 	bl	801e8a4 <sys_mbox_valid>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d105      	bne.n	800f4ec <netconn_new_with_proto_and_callback+0x74>
 800f4e0:	4b1c      	ldr	r3, [pc, #112]	; (800f554 <netconn_new_with_proto_and_callback+0xdc>)
 800f4e2:	22a4      	movs	r2, #164	; 0xa4
 800f4e4:	491e      	ldr	r1, [pc, #120]	; (800f560 <netconn_new_with_proto_and_callback+0xe8>)
 800f4e6:	481d      	ldr	r0, [pc, #116]	; (800f55c <netconn_new_with_proto_and_callback+0xe4>)
 800f4e8:	f010 fbd6 	bl	801fc98 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800f4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ee:	3314      	adds	r3, #20
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f00f f9d7 	bl	801e8a4 <sys_mbox_valid>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d005      	beq.n	800f508 <netconn_new_with_proto_and_callback+0x90>
 800f4fc:	4b15      	ldr	r3, [pc, #84]	; (800f554 <netconn_new_with_proto_and_callback+0xdc>)
 800f4fe:	22a6      	movs	r2, #166	; 0xa6
 800f500:	4918      	ldr	r1, [pc, #96]	; (800f564 <netconn_new_with_proto_and_callback+0xec>)
 800f502:	4816      	ldr	r0, [pc, #88]	; (800f55c <netconn_new_with_proto_and_callback+0xe4>)
 800f504:	f010 fbc8 	bl	801fc98 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800f508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f50a:	330c      	adds	r3, #12
 800f50c:	4618      	mov	r0, r3
 800f50e:	f00f fa57 	bl	801e9c0 <sys_sem_valid>
 800f512:	4603      	mov	r3, r0
 800f514:	2b00      	cmp	r3, #0
 800f516:	d105      	bne.n	800f524 <netconn_new_with_proto_and_callback+0xac>
 800f518:	4b0e      	ldr	r3, [pc, #56]	; (800f554 <netconn_new_with_proto_and_callback+0xdc>)
 800f51a:	22a9      	movs	r2, #169	; 0xa9
 800f51c:	4912      	ldr	r1, [pc, #72]	; (800f568 <netconn_new_with_proto_and_callback+0xf0>)
 800f51e:	480f      	ldr	r0, [pc, #60]	; (800f55c <netconn_new_with_proto_and_callback+0xe4>)
 800f520:	f010 fbba 	bl	801fc98 <iprintf>
      sys_sem_free(&conn->op_completed);
 800f524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f526:	330c      	adds	r3, #12
 800f528:	4618      	mov	r0, r3
 800f52a:	f00f fa3c 	bl	801e9a6 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800f52e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f530:	3310      	adds	r3, #16
 800f532:	4618      	mov	r0, r3
 800f534:	f00f f942 	bl	801e7bc <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800f538:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f53a:	2007      	movs	r0, #7
 800f53c:	f002 ff92 	bl	8012464 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800f540:	2300      	movs	r3, #0
 800f542:	e000      	b.n	800f546 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800f544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f546:	4618      	mov	r0, r3
 800f548:	3730      	adds	r7, #48	; 0x30
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}
 800f54e:	bf00      	nop
 800f550:	080106ad 	.word	0x080106ad
 800f554:	08021094 	.word	0x08021094
 800f558:	080210c8 	.word	0x080210c8
 800f55c:	080210ec 	.word	0x080210ec
 800f560:	08021114 	.word	0x08021114
 800f564:	0802112c 	.word	0x0802112c
 800f568:	08021150 	.word	0x08021150

0800f56c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b08c      	sub	sp, #48	; 0x30
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d101      	bne.n	800f57e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800f57a:	2300      	movs	r3, #0
 800f57c:	e014      	b.n	800f5a8 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800f582:	2329      	movs	r3, #41	; 0x29
 800f584:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800f586:	f107 030c 	add.w	r3, r7, #12
 800f58a:	4619      	mov	r1, r3
 800f58c:	4808      	ldr	r0, [pc, #32]	; (800f5b0 <netconn_prepare_delete+0x44>)
 800f58e:	f7ff ff55 	bl	800f43c <netconn_apimsg>
 800f592:	4603      	mov	r3, r0
 800f594:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800f598:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d002      	beq.n	800f5a6 <netconn_prepare_delete+0x3a>
    return err;
 800f5a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800f5a4:	e000      	b.n	800f5a8 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800f5a6:	2300      	movs	r3, #0
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3730      	adds	r7, #48	; 0x30
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}
 800f5b0:	08010c11 	.word	0x08010c11

0800f5b4 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b084      	sub	sp, #16
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d101      	bne.n	800f5c6 <netconn_delete+0x12>
    return ERR_OK;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	e00d      	b.n	800f5e2 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f7ff ffd0 	bl	800f56c <netconn_prepare_delete>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800f5d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d102      	bne.n	800f5de <netconn_delete+0x2a>
    netconn_free(conn);
 800f5d8:	6878      	ldr	r0, [r7, #4]
 800f5da:	f001 f8eb 	bl	80107b4 <netconn_free>
  }
  return err;
 800f5de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	3710      	adds	r7, #16
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
	...

0800f5ec <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b08e      	sub	sp, #56	; 0x38
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	60f8      	str	r0, [r7, #12]
 800f5f4:	60b9      	str	r1, [r7, #8]
 800f5f6:	4613      	mov	r3, r2
 800f5f8:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d109      	bne.n	800f614 <netconn_bind+0x28>
 800f600:	4b11      	ldr	r3, [pc, #68]	; (800f648 <netconn_bind+0x5c>)
 800f602:	f44f 729c 	mov.w	r2, #312	; 0x138
 800f606:	4911      	ldr	r1, [pc, #68]	; (800f64c <netconn_bind+0x60>)
 800f608:	4811      	ldr	r0, [pc, #68]	; (800f650 <netconn_bind+0x64>)
 800f60a:	f010 fb45 	bl	801fc98 <iprintf>
 800f60e:	f06f 030f 	mvn.w	r3, #15
 800f612:	e015      	b.n	800f640 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d101      	bne.n	800f61e <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800f61a:	4b0e      	ldr	r3, [pc, #56]	; (800f654 <netconn_bind+0x68>)
 800f61c:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800f622:	68bb      	ldr	r3, [r7, #8]
 800f624:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800f626:	88fb      	ldrh	r3, [r7, #6]
 800f628:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800f62a:	f107 0314 	add.w	r3, r7, #20
 800f62e:	4619      	mov	r1, r3
 800f630:	4809      	ldr	r0, [pc, #36]	; (800f658 <netconn_bind+0x6c>)
 800f632:	f7ff ff03 	bl	800f43c <netconn_apimsg>
 800f636:	4603      	mov	r3, r0
 800f638:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800f63c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800f640:	4618      	mov	r0, r3
 800f642:	3738      	adds	r7, #56	; 0x38
 800f644:	46bd      	mov	sp, r7
 800f646:	bd80      	pop	{r7, pc}
 800f648:	08021094 	.word	0x08021094
 800f64c:	080211cc 	.word	0x080211cc
 800f650:	080210ec 	.word	0x080210ec
 800f654:	08024b8c 	.word	0x08024b8c
 800f658:	08010dd9 	.word	0x08010dd9

0800f65c <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b08c      	sub	sp, #48	; 0x30
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	460b      	mov	r3, r1
 800f666:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d109      	bne.n	800f682 <netconn_listen_with_backlog+0x26>
 800f66e:	4b0d      	ldr	r3, [pc, #52]	; (800f6a4 <netconn_listen_with_backlog+0x48>)
 800f670:	f240 12bb 	movw	r2, #443	; 0x1bb
 800f674:	490c      	ldr	r1, [pc, #48]	; (800f6a8 <netconn_listen_with_backlog+0x4c>)
 800f676:	480d      	ldr	r0, [pc, #52]	; (800f6ac <netconn_listen_with_backlog+0x50>)
 800f678:	f010 fb0e 	bl	801fc98 <iprintf>
 800f67c:	f06f 030f 	mvn.w	r3, #15
 800f680:	e00c      	b.n	800f69c <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800f686:	f107 030c 	add.w	r3, r7, #12
 800f68a:	4619      	mov	r1, r3
 800f68c:	4808      	ldr	r0, [pc, #32]	; (800f6b0 <netconn_listen_with_backlog+0x54>)
 800f68e:	f7ff fed5 	bl	800f43c <netconn_apimsg>
 800f692:	4603      	mov	r3, r0
 800f694:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800f698:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3730      	adds	r7, #48	; 0x30
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}
 800f6a4:	08021094 	.word	0x08021094
 800f6a8:	0802124c 	.word	0x0802124c
 800f6ac:	080210ec 	.word	0x080210ec
 800f6b0:	08010e4d 	.word	0x08010e4d

0800f6b4 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b086      	sub	sp, #24
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
 800f6bc:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d109      	bne.n	800f6d8 <netconn_accept+0x24>
 800f6c4:	4b3d      	ldr	r3, [pc, #244]	; (800f7bc <netconn_accept+0x108>)
 800f6c6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f6ca:	493d      	ldr	r1, [pc, #244]	; (800f7c0 <netconn_accept+0x10c>)
 800f6cc:	483d      	ldr	r0, [pc, #244]	; (800f7c4 <netconn_accept+0x110>)
 800f6ce:	f010 fae3 	bl	801fc98 <iprintf>
 800f6d2:	f06f 030f 	mvn.w	r3, #15
 800f6d6:	e06c      	b.n	800f7b2 <netconn_accept+0xfe>
  *new_conn = NULL;
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d109      	bne.n	800f6f8 <netconn_accept+0x44>
 800f6e4:	4b35      	ldr	r3, [pc, #212]	; (800f7bc <netconn_accept+0x108>)
 800f6e6:	f240 12e3 	movw	r2, #483	; 0x1e3
 800f6ea:	4937      	ldr	r1, [pc, #220]	; (800f7c8 <netconn_accept+0x114>)
 800f6ec:	4835      	ldr	r0, [pc, #212]	; (800f7c4 <netconn_accept+0x110>)
 800f6ee:	f010 fad3 	bl	801fc98 <iprintf>
 800f6f2:	f06f 030f 	mvn.w	r3, #15
 800f6f6:	e05c      	b.n	800f7b2 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f000 fb6c 	bl	800fdd6 <netconn_err>
 800f6fe:	4603      	mov	r3, r0
 800f700:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800f702:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d002      	beq.n	800f710 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800f70a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f70e:	e050      	b.n	800f7b2 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	3314      	adds	r3, #20
 800f714:	4618      	mov	r0, r3
 800f716:	f00f f8c5 	bl	801e8a4 <sys_mbox_valid>
 800f71a:	4603      	mov	r3, r0
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d005      	beq.n	800f72c <netconn_accept+0x78>
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	7f1b      	ldrb	r3, [r3, #28]
 800f724:	f003 0301 	and.w	r3, r3, #1
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d002      	beq.n	800f732 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800f72c:	f06f 030e 	mvn.w	r3, #14
 800f730:	e03f      	b.n	800f7b2 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	7f1b      	ldrb	r3, [r3, #28]
 800f736:	f003 0302 	and.w	r3, r3, #2
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d00e      	beq.n	800f75c <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	3314      	adds	r3, #20
 800f742:	f107 020c 	add.w	r2, r7, #12
 800f746:	4611      	mov	r1, r2
 800f748:	4618      	mov	r0, r3
 800f74a:	f00f f894 	bl	801e876 <sys_arch_mbox_tryfetch>
 800f74e:	4603      	mov	r3, r0
 800f750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f754:	d10a      	bne.n	800f76c <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800f756:	f06f 0306 	mvn.w	r3, #6
 800f75a:	e02a      	b.n	800f7b2 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	3314      	adds	r3, #20
 800f760:	f107 010c 	add.w	r1, r7, #12
 800f764:	2200      	movs	r2, #0
 800f766:	4618      	mov	r0, r3
 800f768:	f00f f854 	bl	801e814 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f770:	2b00      	cmp	r3, #0
 800f772:	d005      	beq.n	800f780 <netconn_accept+0xcc>
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f778:	2200      	movs	r2, #0
 800f77a:	2101      	movs	r1, #1
 800f77c:	6878      	ldr	r0, [r7, #4]
 800f77e:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f107 0213 	add.w	r2, r7, #19
 800f786:	4611      	mov	r1, r2
 800f788:	4618      	mov	r0, r3
 800f78a:	f000 fb75 	bl	800fe78 <lwip_netconn_is_err_msg>
 800f78e:	4603      	mov	r3, r0
 800f790:	2b00      	cmp	r3, #0
 800f792:	d002      	beq.n	800f79a <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800f794:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f798:	e00b      	b.n	800f7b2 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d102      	bne.n	800f7a6 <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800f7a0:	f06f 030e 	mvn.w	r3, #14
 800f7a4:	e005      	b.n	800f7b2 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	697a      	ldr	r2, [r7, #20]
 800f7ae:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800f7b0:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	3718      	adds	r7, #24
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}
 800f7ba:	bf00      	nop
 800f7bc:	08021094 	.word	0x08021094
 800f7c0:	0802126c 	.word	0x0802126c
 800f7c4:	080210ec 	.word	0x080210ec
 800f7c8:	0802128c 	.word	0x0802128c

0800f7cc <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b088      	sub	sp, #32
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	60f8      	str	r0, [r7, #12]
 800f7d4:	60b9      	str	r1, [r7, #8]
 800f7d6:	4613      	mov	r3, r2
 800f7d8:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d109      	bne.n	800f7f8 <netconn_recv_data+0x2c>
 800f7e4:	4b58      	ldr	r3, [pc, #352]	; (800f948 <netconn_recv_data+0x17c>)
 800f7e6:	f44f 7212 	mov.w	r2, #584	; 0x248
 800f7ea:	4958      	ldr	r1, [pc, #352]	; (800f94c <netconn_recv_data+0x180>)
 800f7ec:	4858      	ldr	r0, [pc, #352]	; (800f950 <netconn_recv_data+0x184>)
 800f7ee:	f010 fa53 	bl	801fc98 <iprintf>
 800f7f2:	f06f 030f 	mvn.w	r3, #15
 800f7f6:	e0a2      	b.n	800f93e <netconn_recv_data+0x172>
  *new_buf = NULL;
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d109      	bne.n	800f818 <netconn_recv_data+0x4c>
 800f804:	4b50      	ldr	r3, [pc, #320]	; (800f948 <netconn_recv_data+0x17c>)
 800f806:	f240 224a 	movw	r2, #586	; 0x24a
 800f80a:	4952      	ldr	r1, [pc, #328]	; (800f954 <netconn_recv_data+0x188>)
 800f80c:	4850      	ldr	r0, [pc, #320]	; (800f950 <netconn_recv_data+0x184>)
 800f80e:	f010 fa43 	bl	801fc98 <iprintf>
 800f812:	f06f 030f 	mvn.w	r3, #15
 800f816:	e092      	b.n	800f93e <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	3310      	adds	r3, #16
 800f81c:	4618      	mov	r0, r3
 800f81e:	f00f f841 	bl	801e8a4 <sys_mbox_valid>
 800f822:	4603      	mov	r3, r0
 800f824:	2b00      	cmp	r3, #0
 800f826:	d10e      	bne.n	800f846 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800f828:	68f8      	ldr	r0, [r7, #12]
 800f82a:	f000 fad4 	bl	800fdd6 <netconn_err>
 800f82e:	4603      	mov	r3, r0
 800f830:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800f832:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d002      	beq.n	800f840 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800f83a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800f83e:	e07e      	b.n	800f93e <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800f840:	f06f 030a 	mvn.w	r3, #10
 800f844:	e07b      	b.n	800f93e <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	7f1b      	ldrb	r3, [r3, #28]
 800f84a:	f003 0302 	and.w	r3, r3, #2
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d10f      	bne.n	800f872 <netconn_recv_data+0xa6>
 800f852:	79fb      	ldrb	r3, [r7, #7]
 800f854:	f003 0304 	and.w	r3, r3, #4
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d10a      	bne.n	800f872 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	7f1b      	ldrb	r3, [r3, #28]
 800f860:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800f864:	2b00      	cmp	r3, #0
 800f866:	d104      	bne.n	800f872 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d023      	beq.n	800f8ba <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	3310      	adds	r3, #16
 800f876:	f107 0218 	add.w	r2, r7, #24
 800f87a:	4611      	mov	r1, r2
 800f87c:	4618      	mov	r0, r3
 800f87e:	f00e fffa 	bl	801e876 <sys_arch_mbox_tryfetch>
 800f882:	4603      	mov	r3, r0
 800f884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f888:	d11f      	bne.n	800f8ca <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800f88a:	68f8      	ldr	r0, [r7, #12]
 800f88c:	f000 faa3 	bl	800fdd6 <netconn_err>
 800f890:	4603      	mov	r3, r0
 800f892:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800f894:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d002      	beq.n	800f8a2 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800f89c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800f8a0:	e04d      	b.n	800f93e <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	7f1b      	ldrb	r3, [r3, #28]
 800f8a6:	f003 0301 	and.w	r3, r3, #1
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d002      	beq.n	800f8b4 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800f8ae:	f06f 030a 	mvn.w	r3, #10
 800f8b2:	e044      	b.n	800f93e <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800f8b4:	f06f 0306 	mvn.w	r3, #6
 800f8b8:	e041      	b.n	800f93e <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	3310      	adds	r3, #16
 800f8be:	f107 0118 	add.w	r1, r7, #24
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	4618      	mov	r0, r3
 800f8c6:	f00e ffa5 	bl	801e814 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f8d2:	2b10      	cmp	r3, #16
 800f8d4:	d117      	bne.n	800f906 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800f8d6:	69bb      	ldr	r3, [r7, #24]
 800f8d8:	f107 0217 	add.w	r2, r7, #23
 800f8dc:	4611      	mov	r1, r2
 800f8de:	4618      	mov	r0, r3
 800f8e0:	f000 faca 	bl	800fe78 <lwip_netconn_is_err_msg>
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d009      	beq.n	800f8fe <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800f8ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f8ee:	f113 0f0f 	cmn.w	r3, #15
 800f8f2:	d101      	bne.n	800f8f8 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	e022      	b.n	800f93e <netconn_recv_data+0x172>
      }
      return err;
 800f8f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f8fc:	e01f      	b.n	800f93e <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800f8fe:	69bb      	ldr	r3, [r7, #24]
 800f900:	891b      	ldrh	r3, [r3, #8]
 800f902:	83fb      	strh	r3, [r7, #30]
 800f904:	e00d      	b.n	800f922 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800f906:	69bb      	ldr	r3, [r7, #24]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d106      	bne.n	800f91a <netconn_recv_data+0x14e>
 800f90c:	4b0e      	ldr	r3, [pc, #56]	; (800f948 <netconn_recv_data+0x17c>)
 800f90e:	f240 2291 	movw	r2, #657	; 0x291
 800f912:	4911      	ldr	r1, [pc, #68]	; (800f958 <netconn_recv_data+0x18c>)
 800f914:	480e      	ldr	r0, [pc, #56]	; (800f950 <netconn_recv_data+0x184>)
 800f916:	f010 f9bf 	bl	801fc98 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800f91a:	69bb      	ldr	r3, [r7, #24]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	891b      	ldrh	r3, [r3, #8]
 800f920:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f926:	2b00      	cmp	r3, #0
 800f928:	d005      	beq.n	800f936 <netconn_recv_data+0x16a>
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f92e:	8bfa      	ldrh	r2, [r7, #30]
 800f930:	2101      	movs	r1, #1
 800f932:	68f8      	ldr	r0, [r7, #12]
 800f934:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800f936:	69ba      	ldr	r2, [r7, #24]
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800f93c:	2300      	movs	r3, #0
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3720      	adds	r7, #32
 800f942:	46bd      	mov	sp, r7
 800f944:	bd80      	pop	{r7, pc}
 800f946:	bf00      	nop
 800f948:	08021094 	.word	0x08021094
 800f94c:	080212ac 	.word	0x080212ac
 800f950:	080210ec 	.word	0x080210ec
 800f954:	080212cc 	.word	0x080212cc
 800f958:	080212e8 	.word	0x080212e8

0800f95c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af00      	add	r7, sp, #0
 800f962:	60f8      	str	r0, [r7, #12]
 800f964:	60b9      	str	r1, [r7, #8]
 800f966:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d005      	beq.n	800f97a <netconn_tcp_recvd_msg+0x1e>
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f976:	2b10      	cmp	r3, #16
 800f978:	d009      	beq.n	800f98e <netconn_tcp_recvd_msg+0x32>
 800f97a:	4b0c      	ldr	r3, [pc, #48]	; (800f9ac <netconn_tcp_recvd_msg+0x50>)
 800f97c:	f240 22a7 	movw	r2, #679	; 0x2a7
 800f980:	490b      	ldr	r1, [pc, #44]	; (800f9b0 <netconn_tcp_recvd_msg+0x54>)
 800f982:	480c      	ldr	r0, [pc, #48]	; (800f9b4 <netconn_tcp_recvd_msg+0x58>)
 800f984:	f010 f988 	bl	801fc98 <iprintf>
 800f988:	f06f 030f 	mvn.w	r3, #15
 800f98c:	e00a      	b.n	800f9a4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	68fa      	ldr	r2, [r7, #12]
 800f992:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	68ba      	ldr	r2, [r7, #8]
 800f998:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800f99a:	6879      	ldr	r1, [r7, #4]
 800f99c:	4806      	ldr	r0, [pc, #24]	; (800f9b8 <netconn_tcp_recvd_msg+0x5c>)
 800f99e:	f7ff fd4d 	bl	800f43c <netconn_apimsg>
 800f9a2:	4603      	mov	r3, r0
}
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	3710      	adds	r7, #16
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}
 800f9ac:	08021094 	.word	0x08021094
 800f9b0:	080212f4 	.word	0x080212f4
 800f9b4:	080210ec 	.word	0x080210ec
 800f9b8:	08010f7d 	.word	0x08010f7d

0800f9bc <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800f9bc:	b580      	push	{r7, lr}
 800f9be:	b090      	sub	sp, #64	; 0x40
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	60f8      	str	r0, [r7, #12]
 800f9c4:	60b9      	str	r1, [r7, #8]
 800f9c6:	4613      	mov	r3, r2
 800f9c8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	3310      	adds	r3, #16
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f00e ff68 	bl	801e8a4 <sys_mbox_valid>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d102      	bne.n	800f9e0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800f9da:	f06f 030a 	mvn.w	r3, #10
 800f9de:	e06d      	b.n	800fabc <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	7f1b      	ldrb	r3, [r3, #28]
 800f9e4:	b25b      	sxtb	r3, r3
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	da07      	bge.n	800f9fa <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	7f1b      	ldrb	r3, [r3, #28]
 800f9ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f9f2:	b2da      	uxtb	r2, r3
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800f9f8:	e039      	b.n	800fa6e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800f9fa:	79fb      	ldrb	r3, [r7, #7]
 800f9fc:	461a      	mov	r2, r3
 800f9fe:	68b9      	ldr	r1, [r7, #8]
 800fa00:	68f8      	ldr	r0, [r7, #12]
 800fa02:	f7ff fee3 	bl	800f7cc <netconn_recv_data>
 800fa06:	4603      	mov	r3, r0
 800fa08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800fa0c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d002      	beq.n	800fa1a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800fa14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fa18:	e050      	b.n	800fabc <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800fa20:	79fb      	ldrb	r3, [r7, #7]
 800fa22:	f003 0308 	and.w	r3, r3, #8
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d10e      	bne.n	800fa48 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800fa2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d002      	beq.n	800fa36 <netconn_recv_data_tcp+0x7a>
 800fa30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa32:	891b      	ldrh	r3, [r3, #8]
 800fa34:	e000      	b.n	800fa38 <netconn_recv_data_tcp+0x7c>
 800fa36:	2301      	movs	r3, #1
 800fa38:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800fa3a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fa3c:	f107 0214 	add.w	r2, r7, #20
 800fa40:	4619      	mov	r1, r3
 800fa42:	68f8      	ldr	r0, [r7, #12]
 800fa44:	f7ff ff8a 	bl	800f95c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800fa48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d134      	bne.n	800fab8 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800fa4e:	79fb      	ldrb	r3, [r7, #7]
 800fa50:	f003 0310 	and.w	r3, r3, #16
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d009      	beq.n	800fa6c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	7f1b      	ldrb	r3, [r3, #28]
 800fa5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa60:	b2da      	uxtb	r2, r3
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800fa66:	f06f 0306 	mvn.w	r3, #6
 800fa6a:	e027      	b.n	800fabc <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800fa6c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d005      	beq.n	800fa82 <netconn_recv_data_tcp+0xc6>
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	2101      	movs	r1, #1
 800fa7e:	68f8      	ldr	r0, [r7, #12]
 800fa80:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	685b      	ldr	r3, [r3, #4]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d10f      	bne.n	800faaa <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800fa8a:	68f8      	ldr	r0, [r7, #12]
 800fa8c:	f000 f9a3 	bl	800fdd6 <netconn_err>
 800fa90:	4603      	mov	r3, r0
 800fa92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800fa96:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d002      	beq.n	800faa4 <netconn_recv_data_tcp+0xe8>
          return err;
 800fa9e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800faa2:	e00b      	b.n	800fabc <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800faa4:	f06f 030d 	mvn.w	r3, #13
 800faa8:	e008      	b.n	800fabc <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800faaa:	2101      	movs	r1, #1
 800faac:	68f8      	ldr	r0, [r7, #12]
 800faae:	f000 f955 	bl	800fd5c <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800fab2:	f06f 030e 	mvn.w	r3, #14
 800fab6:	e001      	b.n	800fabc <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800fab8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800fabc:	4618      	mov	r0, r3
 800fabe:	3740      	adds	r7, #64	; 0x40
 800fac0:	46bd      	mov	sp, r7
 800fac2:	bd80      	pop	{r7, pc}

0800fac4 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b086      	sub	sp, #24
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
 800facc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800face:	2300      	movs	r3, #0
 800fad0:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800fad2:	683b      	ldr	r3, [r7, #0]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d109      	bne.n	800faec <netconn_recv+0x28>
 800fad8:	4b32      	ldr	r3, [pc, #200]	; (800fba4 <netconn_recv+0xe0>)
 800fada:	f240 3263 	movw	r2, #867	; 0x363
 800fade:	4932      	ldr	r1, [pc, #200]	; (800fba8 <netconn_recv+0xe4>)
 800fae0:	4832      	ldr	r0, [pc, #200]	; (800fbac <netconn_recv+0xe8>)
 800fae2:	f010 f8d9 	bl	801fc98 <iprintf>
 800fae6:	f06f 030f 	mvn.w	r3, #15
 800faea:	e056      	b.n	800fb9a <netconn_recv+0xd6>
  *new_buf = NULL;
 800faec:	683b      	ldr	r3, [r7, #0]
 800faee:	2200      	movs	r2, #0
 800faf0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d109      	bne.n	800fb0c <netconn_recv+0x48>
 800faf8:	4b2a      	ldr	r3, [pc, #168]	; (800fba4 <netconn_recv+0xe0>)
 800fafa:	f240 3265 	movw	r2, #869	; 0x365
 800fafe:	492c      	ldr	r1, [pc, #176]	; (800fbb0 <netconn_recv+0xec>)
 800fb00:	482a      	ldr	r0, [pc, #168]	; (800fbac <netconn_recv+0xe8>)
 800fb02:	f010 f8c9 	bl	801fc98 <iprintf>
 800fb06:	f06f 030f 	mvn.w	r3, #15
 800fb0a:	e046      	b.n	800fb9a <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	781b      	ldrb	r3, [r3, #0]
 800fb10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fb14:	2b10      	cmp	r3, #16
 800fb16:	d13a      	bne.n	800fb8e <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800fb18:	2300      	movs	r3, #0
 800fb1a:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800fb1c:	2006      	movs	r0, #6
 800fb1e:	f002 fc4f 	bl	80123c0 <memp_malloc>
 800fb22:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d102      	bne.n	800fb30 <netconn_recv+0x6c>
      return ERR_MEM;
 800fb2a:	f04f 33ff 	mov.w	r3, #4294967295
 800fb2e:	e034      	b.n	800fb9a <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800fb30:	f107 030c 	add.w	r3, r7, #12
 800fb34:	2200      	movs	r2, #0
 800fb36:	4619      	mov	r1, r3
 800fb38:	6878      	ldr	r0, [r7, #4]
 800fb3a:	f7ff ff3f 	bl	800f9bc <netconn_recv_data_tcp>
 800fb3e:	4603      	mov	r3, r0
 800fb40:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800fb42:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d006      	beq.n	800fb58 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800fb4a:	6979      	ldr	r1, [r7, #20]
 800fb4c:	2006      	movs	r0, #6
 800fb4e:	f002 fc89 	bl	8012464 <memp_free>
      return err;
 800fb52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb56:	e020      	b.n	800fb9a <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d106      	bne.n	800fb6c <netconn_recv+0xa8>
 800fb5e:	4b11      	ldr	r3, [pc, #68]	; (800fba4 <netconn_recv+0xe0>)
 800fb60:	f240 3279 	movw	r2, #889	; 0x379
 800fb64:	4913      	ldr	r1, [pc, #76]	; (800fbb4 <netconn_recv+0xf0>)
 800fb66:	4811      	ldr	r0, [pc, #68]	; (800fbac <netconn_recv+0xe8>)
 800fb68:	f010 f896 	bl	801fc98 <iprintf>

    buf->p = p;
 800fb6c:	68fa      	ldr	r2, [r7, #12]
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800fb72:	68fa      	ldr	r2, [r7, #12]
 800fb74:	697b      	ldr	r3, [r7, #20]
 800fb76:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800fb78:	697b      	ldr	r3, [r7, #20]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	2200      	movs	r2, #0
 800fb82:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	697a      	ldr	r2, [r7, #20]
 800fb88:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	e005      	b.n	800fb9a <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800fb8e:	2200      	movs	r2, #0
 800fb90:	6839      	ldr	r1, [r7, #0]
 800fb92:	6878      	ldr	r0, [r7, #4]
 800fb94:	f7ff fe1a 	bl	800f7cc <netconn_recv_data>
 800fb98:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	3718      	adds	r7, #24
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	bd80      	pop	{r7, pc}
 800fba2:	bf00      	nop
 800fba4:	08021094 	.word	0x08021094
 800fba8:	080212ac 	.word	0x080212ac
 800fbac:	080210ec 	.word	0x080210ec
 800fbb0:	080212cc 	.word	0x080212cc
 800fbb4:	08021344 	.word	0x08021344

0800fbb8 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b088      	sub	sp, #32
 800fbbc:	af02      	add	r7, sp, #8
 800fbbe:	60f8      	str	r0, [r7, #12]
 800fbc0:	60b9      	str	r1, [r7, #8]
 800fbc2:	607a      	str	r2, [r7, #4]
 800fbc4:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800fbc6:	68bb      	ldr	r3, [r7, #8]
 800fbc8:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800fbce:	78fa      	ldrb	r2, [r7, #3]
 800fbd0:	f107 0110 	add.w	r1, r7, #16
 800fbd4:	6a3b      	ldr	r3, [r7, #32]
 800fbd6:	9300      	str	r3, [sp, #0]
 800fbd8:	4613      	mov	r3, r2
 800fbda:	2201      	movs	r2, #1
 800fbdc:	68f8      	ldr	r0, [r7, #12]
 800fbde:	f000 f805 	bl	800fbec <netconn_write_vectors_partly>
 800fbe2:	4603      	mov	r3, r0
}
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	3718      	adds	r7, #24
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bd80      	pop	{r7, pc}

0800fbec <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b092      	sub	sp, #72	; 0x48
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	60f8      	str	r0, [r7, #12]
 800fbf4:	60b9      	str	r1, [r7, #8]
 800fbf6:	4611      	mov	r1, r2
 800fbf8:	461a      	mov	r2, r3
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	80fb      	strh	r3, [r7, #6]
 800fbfe:	4613      	mov	r3, r2
 800fc00:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d109      	bne.n	800fc1c <netconn_write_vectors_partly+0x30>
 800fc08:	4b4e      	ldr	r3, [pc, #312]	; (800fd44 <netconn_write_vectors_partly+0x158>)
 800fc0a:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800fc0e:	494e      	ldr	r1, [pc, #312]	; (800fd48 <netconn_write_vectors_partly+0x15c>)
 800fc10:	484e      	ldr	r0, [pc, #312]	; (800fd4c <netconn_write_vectors_partly+0x160>)
 800fc12:	f010 f841 	bl	801fc98 <iprintf>
 800fc16:	f06f 030f 	mvn.w	r3, #15
 800fc1a:	e08e      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fc24:	2b10      	cmp	r3, #16
 800fc26:	d009      	beq.n	800fc3c <netconn_write_vectors_partly+0x50>
 800fc28:	4b46      	ldr	r3, [pc, #280]	; (800fd44 <netconn_write_vectors_partly+0x158>)
 800fc2a:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800fc2e:	4948      	ldr	r1, [pc, #288]	; (800fd50 <netconn_write_vectors_partly+0x164>)
 800fc30:	4846      	ldr	r0, [pc, #280]	; (800fd4c <netconn_write_vectors_partly+0x160>)
 800fc32:	f010 f831 	bl	801fc98 <iprintf>
 800fc36:	f06f 0305 	mvn.w	r3, #5
 800fc3a:	e07e      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	7f1b      	ldrb	r3, [r3, #28]
 800fc40:	f003 0302 	and.w	r3, r3, #2
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d104      	bne.n	800fc52 <netconn_write_vectors_partly+0x66>
 800fc48:	797b      	ldrb	r3, [r7, #5]
 800fc4a:	f003 0304 	and.w	r3, r3, #4
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d001      	beq.n	800fc56 <netconn_write_vectors_partly+0x6a>
 800fc52:	2301      	movs	r3, #1
 800fc54:	e000      	b.n	800fc58 <netconn_write_vectors_partly+0x6c>
 800fc56:	2300      	movs	r3, #0
 800fc58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800fc5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d005      	beq.n	800fc70 <netconn_write_vectors_partly+0x84>
 800fc64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d102      	bne.n	800fc70 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800fc6a:	f06f 0305 	mvn.w	r3, #5
 800fc6e:	e064      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800fc70:	2300      	movs	r3, #0
 800fc72:	647b      	str	r3, [r7, #68]	; 0x44
  for (i = 0; i < vectorcnt; i++) {
 800fc74:	2300      	movs	r3, #0
 800fc76:	643b      	str	r3, [r7, #64]	; 0x40
 800fc78:	e015      	b.n	800fca6 <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800fc7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fc7c:	00db      	lsls	r3, r3, #3
 800fc7e:	68ba      	ldr	r2, [r7, #8]
 800fc80:	4413      	add	r3, r2
 800fc82:	685b      	ldr	r3, [r3, #4]
 800fc84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc86:	4413      	add	r3, r2
 800fc88:	647b      	str	r3, [r7, #68]	; 0x44
    if (size < vectors[i].len) {
 800fc8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fc8c:	00db      	lsls	r3, r3, #3
 800fc8e:	68ba      	ldr	r2, [r7, #8]
 800fc90:	4413      	add	r3, r2
 800fc92:	685b      	ldr	r3, [r3, #4]
 800fc94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc96:	429a      	cmp	r2, r3
 800fc98:	d202      	bcs.n	800fca0 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800fc9a:	f06f 0305 	mvn.w	r3, #5
 800fc9e:	e04c      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800fca0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fca2:	3301      	adds	r3, #1
 800fca4:	643b      	str	r3, [r7, #64]	; 0x40
 800fca6:	88fb      	ldrh	r3, [r7, #6]
 800fca8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fcaa:	429a      	cmp	r2, r3
 800fcac:	dbe5      	blt.n	800fc7a <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800fcae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d101      	bne.n	800fcb8 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	e040      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800fcb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	da0a      	bge.n	800fcd4 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800fcbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d102      	bne.n	800fcca <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800fcc4:	f06f 0305 	mvn.w	r3, #5
 800fcc8:	e037      	b.n	800fd3a <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800fcca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800fcce:	63bb      	str	r3, [r7, #56]	; 0x38
    size = (size_t)limited;
 800fcd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcd2:	647b      	str	r3, [r7, #68]	; 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800fcdc:	88fb      	ldrh	r3, [r7, #6]
 800fcde:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800fce0:	2300      	movs	r3, #0
 800fce2:	627b      	str	r3, [r7, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800fce4:	797b      	ldrb	r3, [r7, #5]
 800fce6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800fcea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcec:	62bb      	str	r3, [r7, #40]	; 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800fcee:	2300      	movs	r3, #0
 800fcf0:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800fcf2:	f107 0314 	add.w	r3, r7, #20
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	4816      	ldr	r0, [pc, #88]	; (800fd54 <netconn_write_vectors_partly+0x168>)
 800fcfa:	f7ff fb9f 	bl	800f43c <netconn_apimsg>
 800fcfe:	4603      	mov	r3, r0
 800fd00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (err == ERR_OK) {
 800fd04:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d114      	bne.n	800fd36 <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800fd0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d002      	beq.n	800fd18 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800fd12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd16:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800fd18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d10a      	bne.n	800fd36 <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800fd20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd24:	429a      	cmp	r2, r3
 800fd26:	d006      	beq.n	800fd36 <netconn_write_vectors_partly+0x14a>
 800fd28:	4b06      	ldr	r3, [pc, #24]	; (800fd44 <netconn_write_vectors_partly+0x158>)
 800fd2a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800fd2e:	490a      	ldr	r1, [pc, #40]	; (800fd58 <netconn_write_vectors_partly+0x16c>)
 800fd30:	4806      	ldr	r0, [pc, #24]	; (800fd4c <netconn_write_vectors_partly+0x160>)
 800fd32:	f00f ffb1 	bl	801fc98 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800fd36:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3748      	adds	r7, #72	; 0x48
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bd80      	pop	{r7, pc}
 800fd42:	bf00      	nop
 800fd44:	08021094 	.word	0x08021094
 800fd48:	0802136c 	.word	0x0802136c
 800fd4c:	080210ec 	.word	0x080210ec
 800fd50:	08021388 	.word	0x08021388
 800fd54:	08011381 	.word	0x08011381
 800fd58:	080213ac 	.word	0x080213ac

0800fd5c <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b08c      	sub	sp, #48	; 0x30
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	460b      	mov	r3, r1
 800fd66:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d109      	bne.n	800fd82 <netconn_close_shutdown+0x26>
 800fd6e:	4b0f      	ldr	r3, [pc, #60]	; (800fdac <netconn_close_shutdown+0x50>)
 800fd70:	f240 4247 	movw	r2, #1095	; 0x447
 800fd74:	490e      	ldr	r1, [pc, #56]	; (800fdb0 <netconn_close_shutdown+0x54>)
 800fd76:	480f      	ldr	r0, [pc, #60]	; (800fdb4 <netconn_close_shutdown+0x58>)
 800fd78:	f00f ff8e 	bl	801fc98 <iprintf>
 800fd7c:	f06f 030f 	mvn.w	r3, #15
 800fd80:	e010      	b.n	800fda4 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800fd86:	78fb      	ldrb	r3, [r7, #3]
 800fd88:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800fd8a:	2329      	movs	r3, #41	; 0x29
 800fd8c:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800fd8e:	f107 030c 	add.w	r3, r7, #12
 800fd92:	4619      	mov	r1, r3
 800fd94:	4808      	ldr	r0, [pc, #32]	; (800fdb8 <netconn_close_shutdown+0x5c>)
 800fd96:	f7ff fb51 	bl	800f43c <netconn_apimsg>
 800fd9a:	4603      	mov	r3, r0
 800fd9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800fda0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800fda4:	4618      	mov	r0, r3
 800fda6:	3730      	adds	r7, #48	; 0x30
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	bd80      	pop	{r7, pc}
 800fdac:	08021094 	.word	0x08021094
 800fdb0:	080213d0 	.word	0x080213d0
 800fdb4:	080210ec 	.word	0x080210ec
 800fdb8:	08011499 	.word	0x08011499

0800fdbc <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b082      	sub	sp, #8
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800fdc4:	2103      	movs	r1, #3
 800fdc6:	6878      	ldr	r0, [r7, #4]
 800fdc8:	f7ff ffc8 	bl	800fd5c <netconn_close_shutdown>
 800fdcc:	4603      	mov	r3, r0
}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	3708      	adds	r7, #8
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}

0800fdd6 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800fdd6:	b580      	push	{r7, lr}
 800fdd8:	b084      	sub	sp, #16
 800fdda:	af00      	add	r7, sp, #0
 800fddc:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d101      	bne.n	800fde8 <netconn_err+0x12>
    return ERR_OK;
 800fde4:	2300      	movs	r3, #0
 800fde6:	e00d      	b.n	800fe04 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800fde8:	f00e fe66 	bl	801eab8 <sys_arch_protect>
 800fdec:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	7a1b      	ldrb	r3, [r3, #8]
 800fdf2:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800fdfa:	68f8      	ldr	r0, [r7, #12]
 800fdfc:	f00e fe6a 	bl	801ead4 <sys_arch_unprotect>
  return err;
 800fe00:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3710      	adds	r7, #16
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}

0800fe0c <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b082      	sub	sp, #8
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	4603      	mov	r3, r0
 800fe14:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800fe16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe1a:	f113 0f0d 	cmn.w	r3, #13
 800fe1e:	d009      	beq.n	800fe34 <lwip_netconn_err_to_msg+0x28>
 800fe20:	f113 0f0d 	cmn.w	r3, #13
 800fe24:	dc0c      	bgt.n	800fe40 <lwip_netconn_err_to_msg+0x34>
 800fe26:	f113 0f0f 	cmn.w	r3, #15
 800fe2a:	d007      	beq.n	800fe3c <lwip_netconn_err_to_msg+0x30>
 800fe2c:	f113 0f0e 	cmn.w	r3, #14
 800fe30:	d002      	beq.n	800fe38 <lwip_netconn_err_to_msg+0x2c>
 800fe32:	e005      	b.n	800fe40 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800fe34:	4b0a      	ldr	r3, [pc, #40]	; (800fe60 <lwip_netconn_err_to_msg+0x54>)
 800fe36:	e00e      	b.n	800fe56 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800fe38:	4b0a      	ldr	r3, [pc, #40]	; (800fe64 <lwip_netconn_err_to_msg+0x58>)
 800fe3a:	e00c      	b.n	800fe56 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800fe3c:	4b0a      	ldr	r3, [pc, #40]	; (800fe68 <lwip_netconn_err_to_msg+0x5c>)
 800fe3e:	e00a      	b.n	800fe56 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800fe40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d005      	beq.n	800fe54 <lwip_netconn_err_to_msg+0x48>
 800fe48:	4b08      	ldr	r3, [pc, #32]	; (800fe6c <lwip_netconn_err_to_msg+0x60>)
 800fe4a:	227d      	movs	r2, #125	; 0x7d
 800fe4c:	4908      	ldr	r1, [pc, #32]	; (800fe70 <lwip_netconn_err_to_msg+0x64>)
 800fe4e:	4809      	ldr	r0, [pc, #36]	; (800fe74 <lwip_netconn_err_to_msg+0x68>)
 800fe50:	f00f ff22 	bl	801fc98 <iprintf>
      return NULL;
 800fe54:	2300      	movs	r3, #0
  }
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3708      	adds	r7, #8
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	08024a68 	.word	0x08024a68
 800fe64:	08024a69 	.word	0x08024a69
 800fe68:	08024a6a 	.word	0x08024a6a
 800fe6c:	080213ec 	.word	0x080213ec
 800fe70:	08021420 	.word	0x08021420
 800fe74:	08021430 	.word	0x08021430

0800fe78 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d105      	bne.n	800fe94 <lwip_netconn_is_err_msg+0x1c>
 800fe88:	4b12      	ldr	r3, [pc, #72]	; (800fed4 <lwip_netconn_is_err_msg+0x5c>)
 800fe8a:	2285      	movs	r2, #133	; 0x85
 800fe8c:	4912      	ldr	r1, [pc, #72]	; (800fed8 <lwip_netconn_is_err_msg+0x60>)
 800fe8e:	4813      	ldr	r0, [pc, #76]	; (800fedc <lwip_netconn_is_err_msg+0x64>)
 800fe90:	f00f ff02 	bl	801fc98 <iprintf>

  if (msg == &netconn_aborted) {
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	4a12      	ldr	r2, [pc, #72]	; (800fee0 <lwip_netconn_is_err_msg+0x68>)
 800fe98:	4293      	cmp	r3, r2
 800fe9a:	d104      	bne.n	800fea6 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	22f3      	movs	r2, #243	; 0xf3
 800fea0:	701a      	strb	r2, [r3, #0]
    return 1;
 800fea2:	2301      	movs	r3, #1
 800fea4:	e012      	b.n	800fecc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	4a0e      	ldr	r2, [pc, #56]	; (800fee4 <lwip_netconn_is_err_msg+0x6c>)
 800feaa:	4293      	cmp	r3, r2
 800feac:	d104      	bne.n	800feb8 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	22f2      	movs	r2, #242	; 0xf2
 800feb2:	701a      	strb	r2, [r3, #0]
    return 1;
 800feb4:	2301      	movs	r3, #1
 800feb6:	e009      	b.n	800fecc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	4a0b      	ldr	r2, [pc, #44]	; (800fee8 <lwip_netconn_is_err_msg+0x70>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d104      	bne.n	800feca <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	22f1      	movs	r2, #241	; 0xf1
 800fec4:	701a      	strb	r2, [r3, #0]
    return 1;
 800fec6:	2301      	movs	r3, #1
 800fec8:	e000      	b.n	800fecc <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800feca:	2300      	movs	r3, #0
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3708      	adds	r7, #8
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}
 800fed4:	080213ec 	.word	0x080213ec
 800fed8:	08021458 	.word	0x08021458
 800fedc:	08021430 	.word	0x08021430
 800fee0:	08024a68 	.word	0x08024a68
 800fee4:	08024a69 	.word	0x08024a69
 800fee8:	08024a6a 	.word	0x08024a6a

0800feec <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b088      	sub	sp, #32
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	60f8      	str	r0, [r7, #12]
 800fef4:	60b9      	str	r1, [r7, #8]
 800fef6:	607a      	str	r2, [r7, #4]
 800fef8:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d105      	bne.n	800ff0c <recv_udp+0x20>
 800ff00:	4b34      	ldr	r3, [pc, #208]	; (800ffd4 <recv_udp+0xe8>)
 800ff02:	22e5      	movs	r2, #229	; 0xe5
 800ff04:	4934      	ldr	r1, [pc, #208]	; (800ffd8 <recv_udp+0xec>)
 800ff06:	4835      	ldr	r0, [pc, #212]	; (800ffdc <recv_udp+0xf0>)
 800ff08:	f00f fec6 	bl	801fc98 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d105      	bne.n	800ff1e <recv_udp+0x32>
 800ff12:	4b30      	ldr	r3, [pc, #192]	; (800ffd4 <recv_udp+0xe8>)
 800ff14:	22e6      	movs	r2, #230	; 0xe6
 800ff16:	4932      	ldr	r1, [pc, #200]	; (800ffe0 <recv_udp+0xf4>)
 800ff18:	4830      	ldr	r0, [pc, #192]	; (800ffdc <recv_udp+0xf0>)
 800ff1a:	f00f febd 	bl	801fc98 <iprintf>
  conn = (struct netconn *)arg;
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ff22:	69fb      	ldr	r3, [r7, #28]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d103      	bne.n	800ff30 <recv_udp+0x44>
    pbuf_free(p);
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f003 f94b 	bl	80131c4 <pbuf_free>
    return;
 800ff2e:	e04d      	b.n	800ffcc <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800ff30:	69fb      	ldr	r3, [r7, #28]
 800ff32:	685b      	ldr	r3, [r3, #4]
 800ff34:	68ba      	ldr	r2, [r7, #8]
 800ff36:	429a      	cmp	r2, r3
 800ff38:	d005      	beq.n	800ff46 <recv_udp+0x5a>
 800ff3a:	4b26      	ldr	r3, [pc, #152]	; (800ffd4 <recv_udp+0xe8>)
 800ff3c:	22ee      	movs	r2, #238	; 0xee
 800ff3e:	4929      	ldr	r1, [pc, #164]	; (800ffe4 <recv_udp+0xf8>)
 800ff40:	4826      	ldr	r0, [pc, #152]	; (800ffdc <recv_udp+0xf0>)
 800ff42:	f00f fea9 	bl	801fc98 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ff46:	69fb      	ldr	r3, [r7, #28]
 800ff48:	3310      	adds	r3, #16
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f00e fcaa 	bl	801e8a4 <sys_mbox_valid>
 800ff50:	4603      	mov	r3, r0
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d103      	bne.n	800ff5e <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f003 f934 	bl	80131c4 <pbuf_free>
    return;
 800ff5c:	e036      	b.n	800ffcc <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ff5e:	2006      	movs	r0, #6
 800ff60:	f002 fa2e 	bl	80123c0 <memp_malloc>
 800ff64:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800ff66:	69bb      	ldr	r3, [r7, #24]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d103      	bne.n	800ff74 <recv_udp+0x88>
    pbuf_free(p);
 800ff6c:	6878      	ldr	r0, [r7, #4]
 800ff6e:	f003 f929 	bl	80131c4 <pbuf_free>
    return;
 800ff72:	e02b      	b.n	800ffcc <recv_udp+0xe0>
  } else {
    buf->p = p;
 800ff74:	69bb      	ldr	r3, [r7, #24]
 800ff76:	687a      	ldr	r2, [r7, #4]
 800ff78:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ff7a:	69bb      	ldr	r3, [r7, #24]
 800ff7c:	687a      	ldr	r2, [r7, #4]
 800ff7e:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800ff80:	683b      	ldr	r3, [r7, #0]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d002      	beq.n	800ff8c <recv_udp+0xa0>
 800ff86:	683b      	ldr	r3, [r7, #0]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	e000      	b.n	800ff8e <recv_udp+0xa2>
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	69ba      	ldr	r2, [r7, #24]
 800ff90:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800ff92:	69bb      	ldr	r3, [r7, #24]
 800ff94:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ff96:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	891b      	ldrh	r3, [r3, #8]
 800ff9c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800ff9e:	69fb      	ldr	r3, [r7, #28]
 800ffa0:	3310      	adds	r3, #16
 800ffa2:	69b9      	ldr	r1, [r7, #24]
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f00e fc1b 	bl	801e7e0 <sys_mbox_trypost>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d003      	beq.n	800ffb8 <recv_udp+0xcc>
    netbuf_delete(buf);
 800ffb0:	69b8      	ldr	r0, [r7, #24]
 800ffb2:	f001 fafd 	bl	80115b0 <netbuf_delete>
    return;
 800ffb6:	e009      	b.n	800ffcc <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ffb8:	69fb      	ldr	r3, [r7, #28]
 800ffba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d005      	beq.n	800ffcc <recv_udp+0xe0>
 800ffc0:	69fb      	ldr	r3, [r7, #28]
 800ffc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffc4:	8afa      	ldrh	r2, [r7, #22]
 800ffc6:	2100      	movs	r1, #0
 800ffc8:	69f8      	ldr	r0, [r7, #28]
 800ffca:	4798      	blx	r3
  }
}
 800ffcc:	3720      	adds	r7, #32
 800ffce:	46bd      	mov	sp, r7
 800ffd0:	bd80      	pop	{r7, pc}
 800ffd2:	bf00      	nop
 800ffd4:	080213ec 	.word	0x080213ec
 800ffd8:	08021464 	.word	0x08021464
 800ffdc:	08021430 	.word	0x08021430
 800ffe0:	08021488 	.word	0x08021488
 800ffe4:	080214a8 	.word	0x080214a8

0800ffe8 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b088      	sub	sp, #32
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	60f8      	str	r0, [r7, #12]
 800fff0:	60b9      	str	r1, [r7, #8]
 800fff2:	607a      	str	r2, [r7, #4]
 800fff4:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800fff6:	68bb      	ldr	r3, [r7, #8]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d106      	bne.n	801000a <recv_tcp+0x22>
 800fffc:	4b36      	ldr	r3, [pc, #216]	; (80100d8 <recv_tcp+0xf0>)
 800fffe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010002:	4936      	ldr	r1, [pc, #216]	; (80100dc <recv_tcp+0xf4>)
 8010004:	4836      	ldr	r0, [pc, #216]	; (80100e0 <recv_tcp+0xf8>)
 8010006:	f00f fe47 	bl	801fc98 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d106      	bne.n	801001e <recv_tcp+0x36>
 8010010:	4b31      	ldr	r3, [pc, #196]	; (80100d8 <recv_tcp+0xf0>)
 8010012:	f240 122d 	movw	r2, #301	; 0x12d
 8010016:	4933      	ldr	r1, [pc, #204]	; (80100e4 <recv_tcp+0xfc>)
 8010018:	4831      	ldr	r0, [pc, #196]	; (80100e0 <recv_tcp+0xf8>)
 801001a:	f00f fe3d 	bl	801fc98 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 801001e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d006      	beq.n	8010034 <recv_tcp+0x4c>
 8010026:	4b2c      	ldr	r3, [pc, #176]	; (80100d8 <recv_tcp+0xf0>)
 8010028:	f44f 7297 	mov.w	r2, #302	; 0x12e
 801002c:	492e      	ldr	r1, [pc, #184]	; (80100e8 <recv_tcp+0x100>)
 801002e:	482c      	ldr	r0, [pc, #176]	; (80100e0 <recv_tcp+0xf8>)
 8010030:	f00f fe32 	bl	801fc98 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 8010038:	697b      	ldr	r3, [r7, #20]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d102      	bne.n	8010044 <recv_tcp+0x5c>
    return ERR_VAL;
 801003e:	f06f 0305 	mvn.w	r3, #5
 8010042:	e045      	b.n	80100d0 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	685b      	ldr	r3, [r3, #4]
 8010048:	68ba      	ldr	r2, [r7, #8]
 801004a:	429a      	cmp	r2, r3
 801004c:	d006      	beq.n	801005c <recv_tcp+0x74>
 801004e:	4b22      	ldr	r3, [pc, #136]	; (80100d8 <recv_tcp+0xf0>)
 8010050:	f240 1235 	movw	r2, #309	; 0x135
 8010054:	4925      	ldr	r1, [pc, #148]	; (80100ec <recv_tcp+0x104>)
 8010056:	4822      	ldr	r0, [pc, #136]	; (80100e0 <recv_tcp+0xf8>)
 8010058:	f00f fe1e 	bl	801fc98 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 801005c:	697b      	ldr	r3, [r7, #20]
 801005e:	3310      	adds	r3, #16
 8010060:	4618      	mov	r0, r3
 8010062:	f00e fc1f 	bl	801e8a4 <sys_mbox_valid>
 8010066:	4603      	mov	r3, r0
 8010068:	2b00      	cmp	r3, #0
 801006a:	d10d      	bne.n	8010088 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d008      	beq.n	8010084 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	891b      	ldrh	r3, [r3, #8]
 8010076:	4619      	mov	r1, r3
 8010078:	68b8      	ldr	r0, [r7, #8]
 801007a:	f004 f86b 	bl	8014154 <tcp_recved>
      pbuf_free(p);
 801007e:	6878      	ldr	r0, [r7, #4]
 8010080:	f003 f8a0 	bl	80131c4 <pbuf_free>
    }
    return ERR_OK;
 8010084:	2300      	movs	r3, #0
 8010086:	e023      	b.n	80100d0 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d005      	beq.n	801009a <recv_tcp+0xb2>
    msg = p;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	891b      	ldrh	r3, [r3, #8]
 8010096:	83fb      	strh	r3, [r7, #30]
 8010098:	e003      	b.n	80100a2 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 801009a:	4b15      	ldr	r3, [pc, #84]	; (80100f0 <recv_tcp+0x108>)
 801009c:	61bb      	str	r3, [r7, #24]
    len = 0;
 801009e:	2300      	movs	r3, #0
 80100a0:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 80100a2:	697b      	ldr	r3, [r7, #20]
 80100a4:	3310      	adds	r3, #16
 80100a6:	69b9      	ldr	r1, [r7, #24]
 80100a8:	4618      	mov	r0, r3
 80100aa:	f00e fb99 	bl	801e7e0 <sys_mbox_trypost>
 80100ae:	4603      	mov	r3, r0
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d002      	beq.n	80100ba <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 80100b4:	f04f 33ff 	mov.w	r3, #4294967295
 80100b8:	e00a      	b.n	80100d0 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d005      	beq.n	80100ce <recv_tcp+0xe6>
 80100c2:	697b      	ldr	r3, [r7, #20]
 80100c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100c6:	8bfa      	ldrh	r2, [r7, #30]
 80100c8:	2100      	movs	r1, #0
 80100ca:	6978      	ldr	r0, [r7, #20]
 80100cc:	4798      	blx	r3
  }

  return ERR_OK;
 80100ce:	2300      	movs	r3, #0
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	3720      	adds	r7, #32
 80100d4:	46bd      	mov	sp, r7
 80100d6:	bd80      	pop	{r7, pc}
 80100d8:	080213ec 	.word	0x080213ec
 80100dc:	080214c8 	.word	0x080214c8
 80100e0:	08021430 	.word	0x08021430
 80100e4:	080214ec 	.word	0x080214ec
 80100e8:	0802150c 	.word	0x0802150c
 80100ec:	08021524 	.word	0x08021524
 80100f0:	08024a6a 	.word	0x08024a6a

080100f4 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b084      	sub	sp, #16
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
 80100fc:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d106      	bne.n	8010116 <poll_tcp+0x22>
 8010108:	4b29      	ldr	r3, [pc, #164]	; (80101b0 <poll_tcp+0xbc>)
 801010a:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 801010e:	4929      	ldr	r1, [pc, #164]	; (80101b4 <poll_tcp+0xc0>)
 8010110:	4829      	ldr	r0, [pc, #164]	; (80101b8 <poll_tcp+0xc4>)
 8010112:	f00f fdc1 	bl	801fc98 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	785b      	ldrb	r3, [r3, #1]
 801011a:	2b01      	cmp	r3, #1
 801011c:	d104      	bne.n	8010128 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 801011e:	2101      	movs	r1, #1
 8010120:	68f8      	ldr	r0, [r7, #12]
 8010122:	f000 ff61 	bl	8010fe8 <lwip_netconn_do_writemore>
 8010126:	e016      	b.n	8010156 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	785b      	ldrb	r3, [r3, #1]
 801012c:	2b04      	cmp	r3, #4
 801012e:	d112      	bne.n	8010156 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	6a1b      	ldr	r3, [r3, #32]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d00a      	beq.n	801014e <poll_tcp+0x5a>
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	6a1b      	ldr	r3, [r3, #32]
 801013c:	7a5b      	ldrb	r3, [r3, #9]
 801013e:	2b00      	cmp	r3, #0
 8010140:	d005      	beq.n	801014e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	6a1b      	ldr	r3, [r3, #32]
 8010146:	7a5a      	ldrb	r2, [r3, #9]
 8010148:	3a01      	subs	r2, #1
 801014a:	b2d2      	uxtb	r2, r2
 801014c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 801014e:	2101      	movs	r1, #1
 8010150:	68f8      	ldr	r0, [r7, #12]
 8010152:	f000 fbf7 	bl	8010944 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	7f1b      	ldrb	r3, [r3, #28]
 801015a:	f003 0310 	and.w	r3, r3, #16
 801015e:	2b00      	cmp	r3, #0
 8010160:	d021      	beq.n	80101a6 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d01d      	beq.n	80101a6 <poll_tcp+0xb2>
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	685b      	ldr	r3, [r3, #4]
 801016e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8010172:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8010176:	d316      	bcc.n	80101a6 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	685b      	ldr	r3, [r3, #4]
 801017c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8010180:	2b04      	cmp	r3, #4
 8010182:	d810      	bhi.n	80101a6 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	7f1b      	ldrb	r3, [r3, #28]
 8010188:	f023 0310 	bic.w	r3, r3, #16
 801018c:	b2da      	uxtb	r2, r3
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010196:	2b00      	cmp	r3, #0
 8010198:	d005      	beq.n	80101a6 <poll_tcp+0xb2>
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801019e:	2200      	movs	r2, #0
 80101a0:	2102      	movs	r1, #2
 80101a2:	68f8      	ldr	r0, [r7, #12]
 80101a4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 80101a6:	2300      	movs	r3, #0
}
 80101a8:	4618      	mov	r0, r3
 80101aa:	3710      	adds	r7, #16
 80101ac:	46bd      	mov	sp, r7
 80101ae:	bd80      	pop	{r7, pc}
 80101b0:	080213ec 	.word	0x080213ec
 80101b4:	08021544 	.word	0x08021544
 80101b8:	08021430 	.word	0x08021430

080101bc <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b086      	sub	sp, #24
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	60f8      	str	r0, [r7, #12]
 80101c4:	60b9      	str	r1, [r7, #8]
 80101c6:	4613      	mov	r3, r2
 80101c8:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d106      	bne.n	80101e2 <sent_tcp+0x26>
 80101d4:	4b20      	ldr	r3, [pc, #128]	; (8010258 <sent_tcp+0x9c>)
 80101d6:	f240 1293 	movw	r2, #403	; 0x193
 80101da:	4920      	ldr	r1, [pc, #128]	; (801025c <sent_tcp+0xa0>)
 80101dc:	4820      	ldr	r0, [pc, #128]	; (8010260 <sent_tcp+0xa4>)
 80101de:	f00f fd5b 	bl	801fc98 <iprintf>

  if (conn) {
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d032      	beq.n	801024e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	785b      	ldrb	r3, [r3, #1]
 80101ec:	2b01      	cmp	r3, #1
 80101ee:	d104      	bne.n	80101fa <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 80101f0:	2101      	movs	r1, #1
 80101f2:	6978      	ldr	r0, [r7, #20]
 80101f4:	f000 fef8 	bl	8010fe8 <lwip_netconn_do_writemore>
 80101f8:	e007      	b.n	801020a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	785b      	ldrb	r3, [r3, #1]
 80101fe:	2b04      	cmp	r3, #4
 8010200:	d103      	bne.n	801020a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8010202:	2101      	movs	r1, #1
 8010204:	6978      	ldr	r0, [r7, #20]
 8010206:	f000 fb9d 	bl	8010944 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 801020a:	697b      	ldr	r3, [r7, #20]
 801020c:	685b      	ldr	r3, [r3, #4]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d01d      	beq.n	801024e <sent_tcp+0x92>
 8010212:	697b      	ldr	r3, [r7, #20]
 8010214:	685b      	ldr	r3, [r3, #4]
 8010216:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801021a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 801021e:	d316      	bcc.n	801024e <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	685b      	ldr	r3, [r3, #4]
 8010224:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8010228:	2b04      	cmp	r3, #4
 801022a:	d810      	bhi.n	801024e <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	7f1b      	ldrb	r3, [r3, #28]
 8010230:	f023 0310 	bic.w	r3, r3, #16
 8010234:	b2da      	uxtb	r2, r3
 8010236:	697b      	ldr	r3, [r7, #20]
 8010238:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 801023a:	697b      	ldr	r3, [r7, #20]
 801023c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801023e:	2b00      	cmp	r3, #0
 8010240:	d005      	beq.n	801024e <sent_tcp+0x92>
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010246:	88fa      	ldrh	r2, [r7, #6]
 8010248:	2102      	movs	r1, #2
 801024a:	6978      	ldr	r0, [r7, #20]
 801024c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 801024e:	2300      	movs	r3, #0
}
 8010250:	4618      	mov	r0, r3
 8010252:	3718      	adds	r7, #24
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	080213ec 	.word	0x080213ec
 801025c:	08021544 	.word	0x08021544
 8010260:	08021430 	.word	0x08021430

08010264 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b088      	sub	sp, #32
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
 801026c:	460b      	mov	r3, r1
 801026e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8010274:	69fb      	ldr	r3, [r7, #28]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d106      	bne.n	8010288 <err_tcp+0x24>
 801027a:	4b5f      	ldr	r3, [pc, #380]	; (80103f8 <err_tcp+0x194>)
 801027c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8010280:	495e      	ldr	r1, [pc, #376]	; (80103fc <err_tcp+0x198>)
 8010282:	485f      	ldr	r0, [pc, #380]	; (8010400 <err_tcp+0x19c>)
 8010284:	f00f fd08 	bl	801fc98 <iprintf>

  SYS_ARCH_PROTECT(lev);
 8010288:	f00e fc16 	bl	801eab8 <sys_arch_protect>
 801028c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 801028e:	69fb      	ldr	r3, [r7, #28]
 8010290:	2200      	movs	r2, #0
 8010292:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 8010294:	69fb      	ldr	r3, [r7, #28]
 8010296:	78fa      	ldrb	r2, [r7, #3]
 8010298:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 801029a:	69fb      	ldr	r3, [r7, #28]
 801029c:	7f1b      	ldrb	r3, [r3, #28]
 801029e:	f043 0301 	orr.w	r3, r3, #1
 80102a2:	b2da      	uxtb	r2, r3
 80102a4:	69fb      	ldr	r3, [r7, #28]
 80102a6:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 80102a8:	69fb      	ldr	r3, [r7, #28]
 80102aa:	785b      	ldrb	r3, [r3, #1]
 80102ac:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	2200      	movs	r2, #0
 80102b2:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 80102b4:	69b8      	ldr	r0, [r7, #24]
 80102b6:	f00e fc0d 	bl	801ead4 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 80102ba:	69fb      	ldr	r3, [r7, #28]
 80102bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d005      	beq.n	80102ce <err_tcp+0x6a>
 80102c2:	69fb      	ldr	r3, [r7, #28]
 80102c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102c6:	2200      	movs	r2, #0
 80102c8:	2104      	movs	r1, #4
 80102ca:	69f8      	ldr	r0, [r7, #28]
 80102cc:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80102ce:	69fb      	ldr	r3, [r7, #28]
 80102d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d005      	beq.n	80102e2 <err_tcp+0x7e>
 80102d6:	69fb      	ldr	r3, [r7, #28]
 80102d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102da:	2200      	movs	r2, #0
 80102dc:	2100      	movs	r1, #0
 80102de:	69f8      	ldr	r0, [r7, #28]
 80102e0:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80102e2:	69fb      	ldr	r3, [r7, #28]
 80102e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d005      	beq.n	80102f6 <err_tcp+0x92>
 80102ea:	69fb      	ldr	r3, [r7, #28]
 80102ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102ee:	2200      	movs	r2, #0
 80102f0:	2102      	movs	r1, #2
 80102f2:	69f8      	ldr	r0, [r7, #28]
 80102f4:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 80102f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80102fa:	4618      	mov	r0, r3
 80102fc:	f7ff fd86 	bl	800fe0c <lwip_netconn_err_to_msg>
 8010300:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8010302:	69fb      	ldr	r3, [r7, #28]
 8010304:	3310      	adds	r3, #16
 8010306:	4618      	mov	r0, r3
 8010308:	f00e facc 	bl	801e8a4 <sys_mbox_valid>
 801030c:	4603      	mov	r3, r0
 801030e:	2b00      	cmp	r3, #0
 8010310:	d005      	beq.n	801031e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 8010312:	69fb      	ldr	r3, [r7, #28]
 8010314:	3310      	adds	r3, #16
 8010316:	6939      	ldr	r1, [r7, #16]
 8010318:	4618      	mov	r0, r3
 801031a:	f00e fa61 	bl	801e7e0 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 801031e:	69fb      	ldr	r3, [r7, #28]
 8010320:	3314      	adds	r3, #20
 8010322:	4618      	mov	r0, r3
 8010324:	f00e fabe 	bl	801e8a4 <sys_mbox_valid>
 8010328:	4603      	mov	r3, r0
 801032a:	2b00      	cmp	r3, #0
 801032c:	d005      	beq.n	801033a <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 801032e:	69fb      	ldr	r3, [r7, #28]
 8010330:	3314      	adds	r3, #20
 8010332:	6939      	ldr	r1, [r7, #16]
 8010334:	4618      	mov	r0, r3
 8010336:	f00e fa53 	bl	801e7e0 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 801033a:	7dfb      	ldrb	r3, [r7, #23]
 801033c:	2b01      	cmp	r3, #1
 801033e:	d005      	beq.n	801034c <err_tcp+0xe8>
 8010340:	7dfb      	ldrb	r3, [r7, #23]
 8010342:	2b04      	cmp	r3, #4
 8010344:	d002      	beq.n	801034c <err_tcp+0xe8>
 8010346:	7dfb      	ldrb	r3, [r7, #23]
 8010348:	2b03      	cmp	r3, #3
 801034a:	d143      	bne.n	80103d4 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 801034c:	69fb      	ldr	r3, [r7, #28]
 801034e:	7f1b      	ldrb	r3, [r3, #28]
 8010350:	f003 0304 	and.w	r3, r3, #4
 8010354:	2b00      	cmp	r3, #0
 8010356:	bf14      	ite	ne
 8010358:	2301      	movne	r3, #1
 801035a:	2300      	moveq	r3, #0
 801035c:	b2db      	uxtb	r3, r3
 801035e:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8010360:	69fb      	ldr	r3, [r7, #28]
 8010362:	7f1b      	ldrb	r3, [r3, #28]
 8010364:	f023 0304 	bic.w	r3, r3, #4
 8010368:	b2da      	uxtb	r2, r3
 801036a:	69fb      	ldr	r3, [r7, #28]
 801036c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d13b      	bne.n	80103ec <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	6a1b      	ldr	r3, [r3, #32]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d106      	bne.n	801038a <err_tcp+0x126>
 801037c:	4b1e      	ldr	r3, [pc, #120]	; (80103f8 <err_tcp+0x194>)
 801037e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8010382:	4920      	ldr	r1, [pc, #128]	; (8010404 <err_tcp+0x1a0>)
 8010384:	481e      	ldr	r0, [pc, #120]	; (8010400 <err_tcp+0x19c>)
 8010386:	f00f fc87 	bl	801fc98 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 801038a:	7dfb      	ldrb	r3, [r7, #23]
 801038c:	2b04      	cmp	r3, #4
 801038e:	d104      	bne.n	801039a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 8010390:	69fb      	ldr	r3, [r7, #28]
 8010392:	6a1b      	ldr	r3, [r3, #32]
 8010394:	2200      	movs	r2, #0
 8010396:	711a      	strb	r2, [r3, #4]
 8010398:	e003      	b.n	80103a2 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 801039a:	69fb      	ldr	r3, [r7, #28]
 801039c:	6a1b      	ldr	r3, [r3, #32]
 801039e:	78fa      	ldrb	r2, [r7, #3]
 80103a0:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80103a2:	69fb      	ldr	r3, [r7, #28]
 80103a4:	6a1b      	ldr	r3, [r3, #32]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	330c      	adds	r3, #12
 80103aa:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 80103ac:	68b8      	ldr	r0, [r7, #8]
 80103ae:	f00e fb07 	bl	801e9c0 <sys_sem_valid>
 80103b2:	4603      	mov	r3, r0
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d106      	bne.n	80103c6 <err_tcp+0x162>
 80103b8:	4b0f      	ldr	r3, [pc, #60]	; (80103f8 <err_tcp+0x194>)
 80103ba:	f240 12ef 	movw	r2, #495	; 0x1ef
 80103be:	4912      	ldr	r1, [pc, #72]	; (8010408 <err_tcp+0x1a4>)
 80103c0:	480f      	ldr	r0, [pc, #60]	; (8010400 <err_tcp+0x19c>)
 80103c2:	f00f fc69 	bl	801fc98 <iprintf>
      conn->current_msg = NULL;
 80103c6:	69fb      	ldr	r3, [r7, #28]
 80103c8:	2200      	movs	r2, #0
 80103ca:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 80103cc:	68b8      	ldr	r0, [r7, #8]
 80103ce:	f00e fadd 	bl	801e98c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 80103d2:	e00b      	b.n	80103ec <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 80103d4:	69fb      	ldr	r3, [r7, #28]
 80103d6:	6a1b      	ldr	r3, [r3, #32]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d008      	beq.n	80103ee <err_tcp+0x18a>
 80103dc:	4b06      	ldr	r3, [pc, #24]	; (80103f8 <err_tcp+0x194>)
 80103de:	f240 12f7 	movw	r2, #503	; 0x1f7
 80103e2:	490a      	ldr	r1, [pc, #40]	; (801040c <err_tcp+0x1a8>)
 80103e4:	4806      	ldr	r0, [pc, #24]	; (8010400 <err_tcp+0x19c>)
 80103e6:	f00f fc57 	bl	801fc98 <iprintf>
  }
}
 80103ea:	e000      	b.n	80103ee <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 80103ec:	bf00      	nop
}
 80103ee:	bf00      	nop
 80103f0:	3720      	adds	r7, #32
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}
 80103f6:	bf00      	nop
 80103f8:	080213ec 	.word	0x080213ec
 80103fc:	08021544 	.word	0x08021544
 8010400:	08021430 	.word	0x08021430
 8010404:	08021554 	.word	0x08021554
 8010408:	08021570 	.word	0x08021570
 801040c:	0802158c 	.word	0x0802158c

08010410 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b084      	sub	sp, #16
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 801041e:	6879      	ldr	r1, [r7, #4]
 8010420:	68f8      	ldr	r0, [r7, #12]
 8010422:	f004 fd5d 	bl	8014ee0 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 8010426:	490a      	ldr	r1, [pc, #40]	; (8010450 <setup_tcp+0x40>)
 8010428:	68f8      	ldr	r0, [r7, #12]
 801042a:	f004 fd6b 	bl	8014f04 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 801042e:	4909      	ldr	r1, [pc, #36]	; (8010454 <setup_tcp+0x44>)
 8010430:	68f8      	ldr	r0, [r7, #12]
 8010432:	f004 fd89 	bl	8014f48 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 8010436:	2202      	movs	r2, #2
 8010438:	4907      	ldr	r1, [pc, #28]	; (8010458 <setup_tcp+0x48>)
 801043a:	68f8      	ldr	r0, [r7, #12]
 801043c:	f004 fde0 	bl	8015000 <tcp_poll>
  tcp_err(pcb, err_tcp);
 8010440:	4906      	ldr	r1, [pc, #24]	; (801045c <setup_tcp+0x4c>)
 8010442:	68f8      	ldr	r0, [r7, #12]
 8010444:	f004 fda2 	bl	8014f8c <tcp_err>
}
 8010448:	bf00      	nop
 801044a:	3710      	adds	r7, #16
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}
 8010450:	0800ffe9 	.word	0x0800ffe9
 8010454:	080101bd 	.word	0x080101bd
 8010458:	080100f5 	.word	0x080100f5
 801045c:	08010265 	.word	0x08010265

08010460 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8010460:	b590      	push	{r4, r7, lr}
 8010462:	b089      	sub	sp, #36	; 0x24
 8010464:	af00      	add	r7, sp, #0
 8010466:	60f8      	str	r0, [r7, #12]
 8010468:	60b9      	str	r1, [r7, #8]
 801046a:	4613      	mov	r3, r2
 801046c:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8010472:	69fb      	ldr	r3, [r7, #28]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d102      	bne.n	801047e <accept_function+0x1e>
    return ERR_VAL;
 8010478:	f06f 0305 	mvn.w	r3, #5
 801047c:	e0a1      	b.n	80105c2 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	3314      	adds	r3, #20
 8010482:	4618      	mov	r0, r3
 8010484:	f00e fa0e 	bl	801e8a4 <sys_mbox_valid>
 8010488:	4603      	mov	r3, r0
 801048a:	2b00      	cmp	r3, #0
 801048c:	d102      	bne.n	8010494 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 801048e:	f06f 0305 	mvn.w	r3, #5
 8010492:	e096      	b.n	80105c2 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 8010494:	68bb      	ldr	r3, [r7, #8]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d11b      	bne.n	80104d2 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 801049a:	69fb      	ldr	r3, [r7, #28]
 801049c:	f103 0414 	add.w	r4, r3, #20
 80104a0:	f06f 000c 	mvn.w	r0, #12
 80104a4:	f7ff fcb2 	bl	800fe0c <lwip_netconn_err_to_msg>
 80104a8:	4603      	mov	r3, r0
 80104aa:	4619      	mov	r1, r3
 80104ac:	4620      	mov	r0, r4
 80104ae:	f00e f997 	bl	801e7e0 <sys_mbox_trypost>
 80104b2:	4603      	mov	r3, r0
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d109      	bne.n	80104cc <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80104b8:	69fb      	ldr	r3, [r7, #28]
 80104ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d005      	beq.n	80104cc <accept_function+0x6c>
 80104c0:	69fb      	ldr	r3, [r7, #28]
 80104c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104c4:	2200      	movs	r2, #0
 80104c6:	2100      	movs	r1, #0
 80104c8:	69f8      	ldr	r0, [r7, #28]
 80104ca:	4798      	blx	r3
    }
    return ERR_VAL;
 80104cc:	f06f 0305 	mvn.w	r3, #5
 80104d0:	e077      	b.n	80105c2 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 80104d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d006      	beq.n	80104e8 <accept_function+0x88>
 80104da:	4b3c      	ldr	r3, [pc, #240]	; (80105cc <accept_function+0x16c>)
 80104dc:	f240 222a 	movw	r2, #554	; 0x22a
 80104e0:	493b      	ldr	r1, [pc, #236]	; (80105d0 <accept_function+0x170>)
 80104e2:	483c      	ldr	r0, [pc, #240]	; (80105d4 <accept_function+0x174>)
 80104e4:	f00f fbd8 	bl	801fc98 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 80104e8:	69fb      	ldr	r3, [r7, #28]
 80104ea:	781a      	ldrb	r2, [r3, #0]
 80104ec:	69fb      	ldr	r3, [r7, #28]
 80104ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104f0:	4619      	mov	r1, r3
 80104f2:	4610      	mov	r0, r2
 80104f4:	f000 f8f0 	bl	80106d8 <netconn_alloc>
 80104f8:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 80104fa:	69bb      	ldr	r3, [r7, #24]
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d11b      	bne.n	8010538 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 8010500:	69fb      	ldr	r3, [r7, #28]
 8010502:	f103 0414 	add.w	r4, r3, #20
 8010506:	f06f 000c 	mvn.w	r0, #12
 801050a:	f7ff fc7f 	bl	800fe0c <lwip_netconn_err_to_msg>
 801050e:	4603      	mov	r3, r0
 8010510:	4619      	mov	r1, r3
 8010512:	4620      	mov	r0, r4
 8010514:	f00e f964 	bl	801e7e0 <sys_mbox_trypost>
 8010518:	4603      	mov	r3, r0
 801051a:	2b00      	cmp	r3, #0
 801051c:	d109      	bne.n	8010532 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801051e:	69fb      	ldr	r3, [r7, #28]
 8010520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010522:	2b00      	cmp	r3, #0
 8010524:	d005      	beq.n	8010532 <accept_function+0xd2>
 8010526:	69fb      	ldr	r3, [r7, #28]
 8010528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801052a:	2200      	movs	r2, #0
 801052c:	2100      	movs	r1, #0
 801052e:	69f8      	ldr	r0, [r7, #28]
 8010530:	4798      	blx	r3
    }
    return ERR_MEM;
 8010532:	f04f 33ff 	mov.w	r3, #4294967295
 8010536:	e044      	b.n	80105c2 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 8010538:	69bb      	ldr	r3, [r7, #24]
 801053a:	68ba      	ldr	r2, [r7, #8]
 801053c:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 801053e:	69b8      	ldr	r0, [r7, #24]
 8010540:	f7ff ff66 	bl	8010410 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 8010544:	69fb      	ldr	r3, [r7, #28]
 8010546:	3314      	adds	r3, #20
 8010548:	69b9      	ldr	r1, [r7, #24]
 801054a:	4618      	mov	r0, r3
 801054c:	f00e f948 	bl	801e7e0 <sys_mbox_trypost>
 8010550:	4603      	mov	r3, r0
 8010552:	2b00      	cmp	r3, #0
 8010554:	d02a      	beq.n	80105ac <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 8010556:	69bb      	ldr	r3, [r7, #24]
 8010558:	685b      	ldr	r3, [r3, #4]
 801055a:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 801055c:	2100      	movs	r1, #0
 801055e:	6978      	ldr	r0, [r7, #20]
 8010560:	f004 fcbe 	bl	8014ee0 <tcp_arg>
    tcp_recv(pcb, NULL);
 8010564:	2100      	movs	r1, #0
 8010566:	6978      	ldr	r0, [r7, #20]
 8010568:	f004 fccc 	bl	8014f04 <tcp_recv>
    tcp_sent(pcb, NULL);
 801056c:	2100      	movs	r1, #0
 801056e:	6978      	ldr	r0, [r7, #20]
 8010570:	f004 fcea 	bl	8014f48 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8010574:	2200      	movs	r2, #0
 8010576:	2100      	movs	r1, #0
 8010578:	6978      	ldr	r0, [r7, #20]
 801057a:	f004 fd41 	bl	8015000 <tcp_poll>
    tcp_err(pcb, NULL);
 801057e:	2100      	movs	r1, #0
 8010580:	6978      	ldr	r0, [r7, #20]
 8010582:	f004 fd03 	bl	8014f8c <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 8010586:	69bb      	ldr	r3, [r7, #24]
 8010588:	2200      	movs	r2, #0
 801058a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 801058c:	69bb      	ldr	r3, [r7, #24]
 801058e:	3310      	adds	r3, #16
 8010590:	4618      	mov	r0, r3
 8010592:	f00e f913 	bl	801e7bc <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	3310      	adds	r3, #16
 801059a:	4618      	mov	r0, r3
 801059c:	f00e f993 	bl	801e8c6 <sys_mbox_set_invalid>
    netconn_free(newconn);
 80105a0:	69b8      	ldr	r0, [r7, #24]
 80105a2:	f000 f907 	bl	80107b4 <netconn_free>
    return ERR_MEM;
 80105a6:	f04f 33ff 	mov.w	r3, #4294967295
 80105aa:	e00a      	b.n	80105c2 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80105ac:	69fb      	ldr	r3, [r7, #28]
 80105ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d005      	beq.n	80105c0 <accept_function+0x160>
 80105b4:	69fb      	ldr	r3, [r7, #28]
 80105b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105b8:	2200      	movs	r2, #0
 80105ba:	2100      	movs	r1, #0
 80105bc:	69f8      	ldr	r0, [r7, #28]
 80105be:	4798      	blx	r3
  }

  return ERR_OK;
 80105c0:	2300      	movs	r3, #0
}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3724      	adds	r7, #36	; 0x24
 80105c6:	46bd      	mov	sp, r7
 80105c8:	bd90      	pop	{r4, r7, pc}
 80105ca:	bf00      	nop
 80105cc:	080213ec 	.word	0x080213ec
 80105d0:	080215a8 	.word	0x080215a8
 80105d4:	08021430 	.word	0x08021430

080105d8 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 80105d8:	b590      	push	{r4, r7, lr}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 80105e0:	2300      	movs	r3, #0
 80105e2:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	685b      	ldr	r3, [r3, #4]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d006      	beq.n	80105fc <pcb_new+0x24>
 80105ee:	4b2b      	ldr	r3, [pc, #172]	; (801069c <pcb_new+0xc4>)
 80105f0:	f240 2265 	movw	r2, #613	; 0x265
 80105f4:	492a      	ldr	r1, [pc, #168]	; (80106a0 <pcb_new+0xc8>)
 80105f6:	482b      	ldr	r0, [pc, #172]	; (80106a4 <pcb_new+0xcc>)
 80105f8:	f00f fb4e 	bl	801fc98 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	781b      	ldrb	r3, [r3, #0]
 8010602:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010606:	2b10      	cmp	r3, #16
 8010608:	d022      	beq.n	8010650 <pcb_new+0x78>
 801060a:	2b20      	cmp	r3, #32
 801060c:	d133      	bne.n	8010676 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681c      	ldr	r4, [r3, #0]
 8010612:	7bfb      	ldrb	r3, [r7, #15]
 8010614:	4618      	mov	r0, r3
 8010616:	f009 ff06 	bl	801a426 <udp_new_ip_type>
 801061a:	4603      	mov	r3, r0
 801061c:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	685b      	ldr	r3, [r3, #4]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d02a      	beq.n	801067e <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	781b      	ldrb	r3, [r3, #0]
 801062e:	2b22      	cmp	r3, #34	; 0x22
 8010630:	d104      	bne.n	801063c <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	2201      	movs	r2, #1
 801063a:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	6858      	ldr	r0, [r3, #4]
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	461a      	mov	r2, r3
 8010648:	4917      	ldr	r1, [pc, #92]	; (80106a8 <pcb_new+0xd0>)
 801064a:	f009 fe73 	bl	801a334 <udp_recv>
      }
      break;
 801064e:	e016      	b.n	801067e <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	681c      	ldr	r4, [r3, #0]
 8010654:	7bfb      	ldrb	r3, [r7, #15]
 8010656:	4618      	mov	r0, r3
 8010658:	f004 fc34 	bl	8014ec4 <tcp_new_ip_type>
 801065c:	4603      	mov	r3, r0
 801065e:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	685b      	ldr	r3, [r3, #4]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d00b      	beq.n	8010682 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	4618      	mov	r0, r3
 8010670:	f7ff fece 	bl	8010410 <setup_tcp>
      }
      break;
 8010674:	e005      	b.n	8010682 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	22fa      	movs	r2, #250	; 0xfa
 801067a:	711a      	strb	r2, [r3, #4]
      return;
 801067c:	e00a      	b.n	8010694 <pcb_new+0xbc>
      break;
 801067e:	bf00      	nop
 8010680:	e000      	b.n	8010684 <pcb_new+0xac>
      break;
 8010682:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	685b      	ldr	r3, [r3, #4]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d102      	bne.n	8010694 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	22ff      	movs	r2, #255	; 0xff
 8010692:	711a      	strb	r2, [r3, #4]
  }
}
 8010694:	3714      	adds	r7, #20
 8010696:	46bd      	mov	sp, r7
 8010698:	bd90      	pop	{r4, r7, pc}
 801069a:	bf00      	nop
 801069c:	080213ec 	.word	0x080213ec
 80106a0:	080215d0 	.word	0x080215d0
 80106a4:	08021430 	.word	0x08021430
 80106a8:	0800feed 	.word	0x0800feed

080106ac <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	2200      	movs	r2, #0
 80106bc:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	685b      	ldr	r3, [r3, #4]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d102      	bne.n	80106ce <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 80106c8:	68f8      	ldr	r0, [r7, #12]
 80106ca:	f7ff ff85 	bl	80105d8 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 80106ce:	bf00      	nop
 80106d0:	3710      	adds	r7, #16
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
	...

080106d8 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b086      	sub	sp, #24
 80106dc:	af00      	add	r7, sp, #0
 80106de:	4603      	mov	r3, r0
 80106e0:	6039      	str	r1, [r7, #0]
 80106e2:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 80106e4:	2300      	movs	r3, #0
 80106e6:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 80106e8:	2007      	movs	r0, #7
 80106ea:	f001 fe69 	bl	80123c0 <memp_malloc>
 80106ee:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d101      	bne.n	80106fa <netconn_alloc+0x22>
    return NULL;
 80106f6:	2300      	movs	r3, #0
 80106f8:	e052      	b.n	80107a0 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	2200      	movs	r2, #0
 80106fe:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	79fa      	ldrb	r2, [r7, #7]
 8010704:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	2200      	movs	r2, #0
 801070a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 801070c:	79fb      	ldrb	r3, [r7, #7]
 801070e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010712:	2b10      	cmp	r3, #16
 8010714:	d004      	beq.n	8010720 <netconn_alloc+0x48>
 8010716:	2b20      	cmp	r3, #32
 8010718:	d105      	bne.n	8010726 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 801071a:	2306      	movs	r3, #6
 801071c:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 801071e:	e00a      	b.n	8010736 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 8010720:	2306      	movs	r3, #6
 8010722:	617b      	str	r3, [r7, #20]
      break;
 8010724:	e007      	b.n	8010736 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8010726:	4b20      	ldr	r3, [pc, #128]	; (80107a8 <netconn_alloc+0xd0>)
 8010728:	f240 22e5 	movw	r2, #741	; 0x2e5
 801072c:	491f      	ldr	r1, [pc, #124]	; (80107ac <netconn_alloc+0xd4>)
 801072e:	4820      	ldr	r0, [pc, #128]	; (80107b0 <netconn_alloc+0xd8>)
 8010730:	f00f fab2 	bl	801fc98 <iprintf>
      goto free_and_return;
 8010734:	e02f      	b.n	8010796 <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	3310      	adds	r3, #16
 801073a:	6979      	ldr	r1, [r7, #20]
 801073c:	4618      	mov	r0, r3
 801073e:	f00e f823 	bl	801e788 <sys_mbox_new>
 8010742:	4603      	mov	r3, r0
 8010744:	2b00      	cmp	r3, #0
 8010746:	d125      	bne.n	8010794 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	330c      	adds	r3, #12
 801074c:	2100      	movs	r1, #0
 801074e:	4618      	mov	r0, r3
 8010750:	f00e f8c6 	bl	801e8e0 <sys_sem_new>
 8010754:	4603      	mov	r3, r0
 8010756:	2b00      	cmp	r3, #0
 8010758:	d005      	beq.n	8010766 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	3310      	adds	r3, #16
 801075e:	4618      	mov	r0, r3
 8010760:	f00e f82c 	bl	801e7bc <sys_mbox_free>
    goto free_and_return;
 8010764:	e017      	b.n	8010796 <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	3314      	adds	r3, #20
 801076a:	4618      	mov	r0, r3
 801076c:	f00e f8ab 	bl	801e8c6 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	2200      	movs	r2, #0
 8010774:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	f04f 32ff 	mov.w	r2, #4294967295
 801077c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	683a      	ldr	r2, [r7, #0]
 8010782:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	2200      	movs	r2, #0
 8010788:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	7cfa      	ldrb	r2, [r7, #19]
 801078e:	771a      	strb	r2, [r3, #28]
  return conn;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	e005      	b.n	80107a0 <netconn_alloc+0xc8>
    goto free_and_return;
 8010794:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8010796:	68f9      	ldr	r1, [r7, #12]
 8010798:	2007      	movs	r0, #7
 801079a:	f001 fe63 	bl	8012464 <memp_free>
  return NULL;
 801079e:	2300      	movs	r3, #0
}
 80107a0:	4618      	mov	r0, r3
 80107a2:	3718      	adds	r7, #24
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}
 80107a8:	080213ec 	.word	0x080213ec
 80107ac:	080215f0 	.word	0x080215f0
 80107b0:	08021430 	.word	0x08021430

080107b4 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b082      	sub	sp, #8
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	685b      	ldr	r3, [r3, #4]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d006      	beq.n	80107d2 <netconn_free+0x1e>
 80107c4:	4b1b      	ldr	r3, [pc, #108]	; (8010834 <netconn_free+0x80>)
 80107c6:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80107ca:	491b      	ldr	r1, [pc, #108]	; (8010838 <netconn_free+0x84>)
 80107cc:	481b      	ldr	r0, [pc, #108]	; (801083c <netconn_free+0x88>)
 80107ce:	f00f fa63 	bl	801fc98 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	3310      	adds	r3, #16
 80107d6:	4618      	mov	r0, r3
 80107d8:	f00e f864 	bl	801e8a4 <sys_mbox_valid>
 80107dc:	4603      	mov	r3, r0
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d006      	beq.n	80107f0 <netconn_free+0x3c>
 80107e2:	4b14      	ldr	r3, [pc, #80]	; (8010834 <netconn_free+0x80>)
 80107e4:	f240 3223 	movw	r2, #803	; 0x323
 80107e8:	4915      	ldr	r1, [pc, #84]	; (8010840 <netconn_free+0x8c>)
 80107ea:	4814      	ldr	r0, [pc, #80]	; (801083c <netconn_free+0x88>)
 80107ec:	f00f fa54 	bl	801fc98 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	3314      	adds	r3, #20
 80107f4:	4618      	mov	r0, r3
 80107f6:	f00e f855 	bl	801e8a4 <sys_mbox_valid>
 80107fa:	4603      	mov	r3, r0
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d006      	beq.n	801080e <netconn_free+0x5a>
 8010800:	4b0c      	ldr	r3, [pc, #48]	; (8010834 <netconn_free+0x80>)
 8010802:	f240 3226 	movw	r2, #806	; 0x326
 8010806:	490f      	ldr	r1, [pc, #60]	; (8010844 <netconn_free+0x90>)
 8010808:	480c      	ldr	r0, [pc, #48]	; (801083c <netconn_free+0x88>)
 801080a:	f00f fa45 	bl	801fc98 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	330c      	adds	r3, #12
 8010812:	4618      	mov	r0, r3
 8010814:	f00e f8c7 	bl	801e9a6 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	330c      	adds	r3, #12
 801081c:	4618      	mov	r0, r3
 801081e:	f00e f8e0 	bl	801e9e2 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8010822:	6879      	ldr	r1, [r7, #4]
 8010824:	2007      	movs	r0, #7
 8010826:	f001 fe1d 	bl	8012464 <memp_free>
}
 801082a:	bf00      	nop
 801082c:	3708      	adds	r7, #8
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}
 8010832:	bf00      	nop
 8010834:	080213ec 	.word	0x080213ec
 8010838:	08021618 	.word	0x08021618
 801083c:	08021430 	.word	0x08021430
 8010840:	08021648 	.word	0x08021648
 8010844:	08021684 	.word	0x08021684

08010848 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b086      	sub	sp, #24
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	3310      	adds	r3, #16
 8010854:	4618      	mov	r0, r3
 8010856:	f00e f825 	bl	801e8a4 <sys_mbox_valid>
 801085a:	4603      	mov	r3, r0
 801085c:	2b00      	cmp	r3, #0
 801085e:	d02f      	beq.n	80108c0 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8010860:	e018      	b.n	8010894 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	781b      	ldrb	r3, [r3, #0]
 8010866:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801086a:	2b10      	cmp	r3, #16
 801086c:	d10e      	bne.n	801088c <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	f107 020f 	add.w	r2, r7, #15
 8010874:	4611      	mov	r1, r2
 8010876:	4618      	mov	r0, r3
 8010878:	f7ff fafe 	bl	800fe78 <lwip_netconn_is_err_msg>
 801087c:	4603      	mov	r3, r0
 801087e:	2b00      	cmp	r3, #0
 8010880:	d108      	bne.n	8010894 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 8010882:	693b      	ldr	r3, [r7, #16]
 8010884:	4618      	mov	r0, r3
 8010886:	f002 fc9d 	bl	80131c4 <pbuf_free>
 801088a:	e003      	b.n	8010894 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 801088c:	693b      	ldr	r3, [r7, #16]
 801088e:	4618      	mov	r0, r3
 8010890:	f000 fe8e 	bl	80115b0 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	3310      	adds	r3, #16
 8010898:	f107 0210 	add.w	r2, r7, #16
 801089c:	4611      	mov	r1, r2
 801089e:	4618      	mov	r0, r3
 80108a0:	f00d ffe9 	bl	801e876 <sys_arch_mbox_tryfetch>
 80108a4:	4603      	mov	r3, r0
 80108a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108aa:	d1da      	bne.n	8010862 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	3310      	adds	r3, #16
 80108b0:	4618      	mov	r0, r3
 80108b2:	f00d ff83 	bl	801e7bc <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	3310      	adds	r3, #16
 80108ba:	4618      	mov	r0, r3
 80108bc:	f00e f803 	bl	801e8c6 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	3314      	adds	r3, #20
 80108c4:	4618      	mov	r0, r3
 80108c6:	f00d ffed 	bl	801e8a4 <sys_mbox_valid>
 80108ca:	4603      	mov	r3, r0
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d034      	beq.n	801093a <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 80108d0:	e01d      	b.n	801090e <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 80108d2:	693b      	ldr	r3, [r7, #16]
 80108d4:	f107 020e 	add.w	r2, r7, #14
 80108d8:	4611      	mov	r1, r2
 80108da:	4618      	mov	r0, r3
 80108dc:	f7ff facc 	bl	800fe78 <lwip_netconn_is_err_msg>
 80108e0:	4603      	mov	r3, r0
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d113      	bne.n	801090e <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 80108e6:	693b      	ldr	r3, [r7, #16]
 80108e8:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 80108ea:	6978      	ldr	r0, [r7, #20]
 80108ec:	f7ff ffac 	bl	8010848 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	685b      	ldr	r3, [r3, #4]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d007      	beq.n	8010908 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	685b      	ldr	r3, [r3, #4]
 80108fc:	4618      	mov	r0, r3
 80108fe:	f003 fa61 	bl	8013dc4 <tcp_abort>
            newconn->pcb.tcp = NULL;
 8010902:	697b      	ldr	r3, [r7, #20]
 8010904:	2200      	movs	r2, #0
 8010906:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 8010908:	6978      	ldr	r0, [r7, #20]
 801090a:	f7ff ff53 	bl	80107b4 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	3314      	adds	r3, #20
 8010912:	f107 0210 	add.w	r2, r7, #16
 8010916:	4611      	mov	r1, r2
 8010918:	4618      	mov	r0, r3
 801091a:	f00d ffac 	bl	801e876 <sys_arch_mbox_tryfetch>
 801091e:	4603      	mov	r3, r0
 8010920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010924:	d1d5      	bne.n	80108d2 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	3314      	adds	r3, #20
 801092a:	4618      	mov	r0, r3
 801092c:	f00d ff46 	bl	801e7bc <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	3314      	adds	r3, #20
 8010934:	4618      	mov	r0, r3
 8010936:	f00d ffc6 	bl	801e8c6 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 801093a:	bf00      	nop
 801093c:	3718      	adds	r7, #24
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
	...

08010944 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8010944:	b580      	push	{r7, lr}
 8010946:	b086      	sub	sp, #24
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
 801094c:	460b      	mov	r3, r1
 801094e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 8010950:	2300      	movs	r3, #0
 8010952:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d106      	bne.n	8010968 <lwip_netconn_do_close_internal+0x24>
 801095a:	4ba1      	ldr	r3, [pc, #644]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 801095c:	f240 32a2 	movw	r2, #930	; 0x3a2
 8010960:	49a0      	ldr	r1, [pc, #640]	; (8010be4 <lwip_netconn_do_close_internal+0x2a0>)
 8010962:	48a1      	ldr	r0, [pc, #644]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 8010964:	f00f f998 	bl	801fc98 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	781b      	ldrb	r3, [r3, #0]
 801096c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010970:	2b10      	cmp	r3, #16
 8010972:	d006      	beq.n	8010982 <lwip_netconn_do_close_internal+0x3e>
 8010974:	4b9a      	ldr	r3, [pc, #616]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 8010976:	f240 32a3 	movw	r2, #931	; 0x3a3
 801097a:	499c      	ldr	r1, [pc, #624]	; (8010bec <lwip_netconn_do_close_internal+0x2a8>)
 801097c:	489a      	ldr	r0, [pc, #616]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 801097e:	f00f f98b 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	785b      	ldrb	r3, [r3, #1]
 8010986:	2b04      	cmp	r3, #4
 8010988:	d006      	beq.n	8010998 <lwip_netconn_do_close_internal+0x54>
 801098a:	4b95      	ldr	r3, [pc, #596]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 801098c:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 8010990:	4997      	ldr	r1, [pc, #604]	; (8010bf0 <lwip_netconn_do_close_internal+0x2ac>)
 8010992:	4895      	ldr	r0, [pc, #596]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 8010994:	f00f f980 	bl	801fc98 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	685b      	ldr	r3, [r3, #4]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d106      	bne.n	80109ae <lwip_netconn_do_close_internal+0x6a>
 80109a0:	4b8f      	ldr	r3, [pc, #572]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 80109a2:	f240 32a5 	movw	r2, #933	; 0x3a5
 80109a6:	4993      	ldr	r1, [pc, #588]	; (8010bf4 <lwip_netconn_do_close_internal+0x2b0>)
 80109a8:	488f      	ldr	r0, [pc, #572]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 80109aa:	f00f f975 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6a1b      	ldr	r3, [r3, #32]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d106      	bne.n	80109c4 <lwip_netconn_do_close_internal+0x80>
 80109b6:	4b8a      	ldr	r3, [pc, #552]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 80109b8:	f240 32a6 	movw	r2, #934	; 0x3a6
 80109bc:	498e      	ldr	r1, [pc, #568]	; (8010bf8 <lwip_netconn_do_close_internal+0x2b4>)
 80109be:	488a      	ldr	r0, [pc, #552]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 80109c0:	f00f f96a 	bl	801fc98 <iprintf>

  tpcb = conn->pcb.tcp;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	685b      	ldr	r3, [r3, #4]
 80109c8:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	6a1b      	ldr	r3, [r3, #32]
 80109ce:	7a1b      	ldrb	r3, [r3, #8]
 80109d0:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 80109d2:	7bfb      	ldrb	r3, [r7, #15]
 80109d4:	f003 0301 	and.w	r3, r3, #1
 80109d8:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 80109da:	7bfb      	ldrb	r3, [r7, #15]
 80109dc:	f003 0302 	and.w	r3, r3, #2
 80109e0:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 80109e2:	7bfb      	ldrb	r3, [r7, #15]
 80109e4:	2b03      	cmp	r3, #3
 80109e6:	d102      	bne.n	80109ee <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 80109e8:	2301      	movs	r3, #1
 80109ea:	75bb      	strb	r3, [r7, #22]
 80109ec:	e01f      	b.n	8010a2e <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 80109ee:	7bbb      	ldrb	r3, [r7, #14]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d00e      	beq.n	8010a12 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 80109f8:	2b05      	cmp	r3, #5
 80109fa:	d007      	beq.n	8010a0c <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 80109fc:	693b      	ldr	r3, [r7, #16]
 80109fe:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 8010a00:	2b06      	cmp	r3, #6
 8010a02:	d003      	beq.n	8010a0c <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 8010a08:	2b08      	cmp	r3, #8
 8010a0a:	d102      	bne.n	8010a12 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 8010a0c:	2301      	movs	r3, #1
 8010a0e:	75bb      	strb	r3, [r7, #22]
 8010a10:	e00d      	b.n	8010a2e <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 8010a12:	7b7b      	ldrb	r3, [r7, #13]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d008      	beq.n	8010a2a <lwip_netconn_do_close_internal+0xe6>
 8010a18:	693b      	ldr	r3, [r7, #16]
 8010a1a:	8b5b      	ldrh	r3, [r3, #26]
 8010a1c:	f003 0310 	and.w	r3, r3, #16
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d002      	beq.n	8010a2a <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 8010a24:	2301      	movs	r3, #1
 8010a26:	75bb      	strb	r3, [r7, #22]
 8010a28:	e001      	b.n	8010a2e <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 8010a2e:	7dbb      	ldrb	r3, [r7, #22]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d003      	beq.n	8010a3c <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 8010a34:	2100      	movs	r1, #0
 8010a36:	6938      	ldr	r0, [r7, #16]
 8010a38:	f004 fa52 	bl	8014ee0 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	7d1b      	ldrb	r3, [r3, #20]
 8010a40:	2b01      	cmp	r3, #1
 8010a42:	d104      	bne.n	8010a4e <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 8010a44:	2100      	movs	r1, #0
 8010a46:	6938      	ldr	r0, [r7, #16]
 8010a48:	f004 fac2 	bl	8014fd0 <tcp_accept>
 8010a4c:	e01d      	b.n	8010a8a <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 8010a4e:	7bbb      	ldrb	r3, [r7, #14]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d007      	beq.n	8010a64 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 8010a54:	2100      	movs	r1, #0
 8010a56:	6938      	ldr	r0, [r7, #16]
 8010a58:	f004 fa54 	bl	8014f04 <tcp_recv>
      tcp_accept(tpcb, NULL);
 8010a5c:	2100      	movs	r1, #0
 8010a5e:	6938      	ldr	r0, [r7, #16]
 8010a60:	f004 fab6 	bl	8014fd0 <tcp_accept>
    }
    if (shut_tx) {
 8010a64:	7b7b      	ldrb	r3, [r7, #13]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d003      	beq.n	8010a72 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 8010a6a:	2100      	movs	r1, #0
 8010a6c:	6938      	ldr	r0, [r7, #16]
 8010a6e:	f004 fa6b 	bl	8014f48 <tcp_sent>
    }
    if (shut_close) {
 8010a72:	7dbb      	ldrb	r3, [r7, #22]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d008      	beq.n	8010a8a <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 8010a78:	2200      	movs	r2, #0
 8010a7a:	2100      	movs	r1, #0
 8010a7c:	6938      	ldr	r0, [r7, #16]
 8010a7e:	f004 fabf 	bl	8015000 <tcp_poll>
      tcp_err(tpcb, NULL);
 8010a82:	2100      	movs	r1, #0
 8010a84:	6938      	ldr	r0, [r7, #16]
 8010a86:	f004 fa81 	bl	8014f8c <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 8010a8a:	7dbb      	ldrb	r3, [r7, #22]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d005      	beq.n	8010a9c <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 8010a90:	6938      	ldr	r0, [r7, #16]
 8010a92:	f003 f851 	bl	8013b38 <tcp_close>
 8010a96:	4603      	mov	r3, r0
 8010a98:	75fb      	strb	r3, [r7, #23]
 8010a9a:	e007      	b.n	8010aac <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8010a9c:	7bbb      	ldrb	r3, [r7, #14]
 8010a9e:	7b7a      	ldrb	r2, [r7, #13]
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	6938      	ldr	r0, [r7, #16]
 8010aa4:	f003 f874 	bl	8013b90 <tcp_shutdown>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 8010aac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d102      	bne.n	8010aba <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	757b      	strb	r3, [r7, #21]
 8010ab8:	e016      	b.n	8010ae8 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 8010aba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ac2:	d10f      	bne.n	8010ae4 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	6a1b      	ldr	r3, [r3, #32]
 8010ac8:	7a5b      	ldrb	r3, [r3, #9]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d10c      	bne.n	8010ae8 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 8010ace:	2301      	movs	r3, #1
 8010ad0:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 8010ad2:	7dbb      	ldrb	r3, [r7, #22]
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d007      	beq.n	8010ae8 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 8010ad8:	6938      	ldr	r0, [r7, #16]
 8010ada:	f003 f973 	bl	8013dc4 <tcp_abort>
          err = ERR_OK;
 8010ade:	2300      	movs	r3, #0
 8010ae0:	75fb      	strb	r3, [r7, #23]
 8010ae2:	e001      	b.n	8010ae8 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 8010ae4:	2301      	movs	r3, #1
 8010ae6:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 8010ae8:	7d7b      	ldrb	r3, [r7, #21]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d044      	beq.n	8010b78 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	6a1b      	ldr	r3, [r3, #32]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	330c      	adds	r3, #12
 8010af6:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6a1b      	ldr	r3, [r3, #32]
 8010afc:	7dfa      	ldrb	r2, [r7, #23]
 8010afe:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	2200      	movs	r2, #0
 8010b04:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8010b0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d129      	bne.n	8010b68 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 8010b14:	7dbb      	ldrb	r3, [r7, #22]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d00c      	beq.n	8010b34 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d005      	beq.n	8010b34 <lwip_netconn_do_close_internal+0x1f0>
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	2104      	movs	r1, #4
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	4798      	blx	r3
      }
      if (shut_rx) {
 8010b34:	7bbb      	ldrb	r3, [r7, #14]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d009      	beq.n	8010b4e <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d005      	beq.n	8010b4e <lwip_netconn_do_close_internal+0x20a>
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b46:	2200      	movs	r2, #0
 8010b48:	2100      	movs	r1, #0
 8010b4a:	6878      	ldr	r0, [r7, #4]
 8010b4c:	4798      	blx	r3
      }
      if (shut_tx) {
 8010b4e:	7b7b      	ldrb	r3, [r7, #13]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d009      	beq.n	8010b68 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d005      	beq.n	8010b68 <lwip_netconn_do_close_internal+0x224>
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b60:	2200      	movs	r2, #0
 8010b62:	2102      	movs	r1, #2
 8010b64:	6878      	ldr	r0, [r7, #4]
 8010b66:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8010b68:	78fb      	ldrb	r3, [r7, #3]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d002      	beq.n	8010b74 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 8010b6e:	68b8      	ldr	r0, [r7, #8]
 8010b70:	f00d ff0c 	bl	801e98c <sys_sem_signal>
    }
    return ERR_OK;
 8010b74:	2300      	movs	r3, #0
 8010b76:	e02e      	b.n	8010bd6 <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 8010b78:	7d7b      	ldrb	r3, [r7, #21]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d11e      	bne.n	8010bbc <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 8010b7e:	693b      	ldr	r3, [r7, #16]
 8010b80:	7d1b      	ldrb	r3, [r3, #20]
 8010b82:	2b01      	cmp	r3, #1
 8010b84:	d106      	bne.n	8010b94 <lwip_netconn_do_close_internal+0x250>
 8010b86:	4b16      	ldr	r3, [pc, #88]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 8010b88:	f240 4241 	movw	r2, #1089	; 0x441
 8010b8c:	491b      	ldr	r1, [pc, #108]	; (8010bfc <lwip_netconn_do_close_internal+0x2b8>)
 8010b8e:	4816      	ldr	r0, [pc, #88]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 8010b90:	f00f f882 	bl	801fc98 <iprintf>
    if (shut_tx) {
 8010b94:	7b7b      	ldrb	r3, [r7, #13]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d003      	beq.n	8010ba2 <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 8010b9a:	4919      	ldr	r1, [pc, #100]	; (8010c00 <lwip_netconn_do_close_internal+0x2bc>)
 8010b9c:	6938      	ldr	r0, [r7, #16]
 8010b9e:	f004 f9d3 	bl	8014f48 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 8010ba2:	2201      	movs	r2, #1
 8010ba4:	4917      	ldr	r1, [pc, #92]	; (8010c04 <lwip_netconn_do_close_internal+0x2c0>)
 8010ba6:	6938      	ldr	r0, [r7, #16]
 8010ba8:	f004 fa2a 	bl	8015000 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 8010bac:	4916      	ldr	r1, [pc, #88]	; (8010c08 <lwip_netconn_do_close_internal+0x2c4>)
 8010bae:	6938      	ldr	r0, [r7, #16]
 8010bb0:	f004 f9ec 	bl	8014f8c <tcp_err>
    tcp_arg(tpcb, conn);
 8010bb4:	6879      	ldr	r1, [r7, #4]
 8010bb6:	6938      	ldr	r0, [r7, #16]
 8010bb8:	f004 f992 	bl	8014ee0 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 8010bbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d106      	bne.n	8010bd2 <lwip_netconn_do_close_internal+0x28e>
 8010bc4:	4b06      	ldr	r3, [pc, #24]	; (8010be0 <lwip_netconn_do_close_internal+0x29c>)
 8010bc6:	f240 424d 	movw	r2, #1101	; 0x44d
 8010bca:	4910      	ldr	r1, [pc, #64]	; (8010c0c <lwip_netconn_do_close_internal+0x2c8>)
 8010bcc:	4806      	ldr	r0, [pc, #24]	; (8010be8 <lwip_netconn_do_close_internal+0x2a4>)
 8010bce:	f00f f863 	bl	801fc98 <iprintf>
  return err;
 8010bd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3718      	adds	r7, #24
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
 8010bde:	bf00      	nop
 8010be0:	080213ec 	.word	0x080213ec
 8010be4:	080216c0 	.word	0x080216c0
 8010be8:	08021430 	.word	0x08021430
 8010bec:	080216d0 	.word	0x080216d0
 8010bf0:	080216f0 	.word	0x080216f0
 8010bf4:	08021714 	.word	0x08021714
 8010bf8:	08021554 	.word	0x08021554
 8010bfc:	08021728 	.word	0x08021728
 8010c00:	080101bd 	.word	0x080101bd
 8010c04:	080100f5 	.word	0x080100f5
 8010c08:	08010265 	.word	0x08010265
 8010c0c:	0802174c 	.word	0x0802174c

08010c10 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b084      	sub	sp, #16
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	785b      	ldrb	r3, [r3, #1]
 8010c22:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8010c24:	7afb      	ldrb	r3, [r7, #11]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00d      	beq.n	8010c46 <lwip_netconn_do_delconn+0x36>
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010c34:	2b10      	cmp	r3, #16
 8010c36:	d006      	beq.n	8010c46 <lwip_netconn_do_delconn+0x36>
 8010c38:	4b60      	ldr	r3, [pc, #384]	; (8010dbc <lwip_netconn_do_delconn+0x1ac>)
 8010c3a:	f240 425e 	movw	r2, #1118	; 0x45e
 8010c3e:	4960      	ldr	r1, [pc, #384]	; (8010dc0 <lwip_netconn_do_delconn+0x1b0>)
 8010c40:	4860      	ldr	r0, [pc, #384]	; (8010dc4 <lwip_netconn_do_delconn+0x1b4>)
 8010c42:	f00f f829 	bl	801fc98 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8010c46:	7afb      	ldrb	r3, [r7, #11]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d005      	beq.n	8010c58 <lwip_netconn_do_delconn+0x48>
 8010c4c:	7afb      	ldrb	r3, [r7, #11]
 8010c4e:	2b02      	cmp	r3, #2
 8010c50:	d002      	beq.n	8010c58 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8010c52:	7afb      	ldrb	r3, [r7, #11]
 8010c54:	2b03      	cmp	r3, #3
 8010c56:	d109      	bne.n	8010c6c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8010c58:	7afb      	ldrb	r3, [r7, #11]
 8010c5a:	2b03      	cmp	r3, #3
 8010c5c:	d10a      	bne.n	8010c74 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	7f1b      	ldrb	r3, [r3, #28]
 8010c64:	f003 0304 	and.w	r3, r3, #4
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d103      	bne.n	8010c74 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	22fb      	movs	r2, #251	; 0xfb
 8010c70:	711a      	strb	r2, [r3, #4]
 8010c72:	e097      	b.n	8010da4 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8010c74:	7afb      	ldrb	r3, [r7, #11]
 8010c76:	2b03      	cmp	r3, #3
 8010c78:	d10d      	bne.n	8010c96 <lwip_netconn_do_delconn+0x86>
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	7f1b      	ldrb	r3, [r3, #28]
 8010c80:	f003 0304 	and.w	r3, r3, #4
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d106      	bne.n	8010c96 <lwip_netconn_do_delconn+0x86>
 8010c88:	4b4c      	ldr	r3, [pc, #304]	; (8010dbc <lwip_netconn_do_delconn+0x1ac>)
 8010c8a:	f240 427a 	movw	r2, #1146	; 0x47a
 8010c8e:	494e      	ldr	r1, [pc, #312]	; (8010dc8 <lwip_netconn_do_delconn+0x1b8>)
 8010c90:	484c      	ldr	r0, [pc, #304]	; (8010dc4 <lwip_netconn_do_delconn+0x1b4>)
 8010c92:	f00f f801 	bl	801fc98 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	2200      	movs	r2, #0
 8010c9a:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f7ff fdd1 	bl	8010848 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	685b      	ldr	r3, [r3, #4]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d05f      	beq.n	8010d70 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	781b      	ldrb	r3, [r3, #0]
 8010cb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010cba:	2b10      	cmp	r3, #16
 8010cbc:	d00d      	beq.n	8010cda <lwip_netconn_do_delconn+0xca>
 8010cbe:	2b20      	cmp	r3, #32
 8010cc0:	d151      	bne.n	8010d66 <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	685b      	ldr	r3, [r3, #4]
 8010cc8:	2200      	movs	r2, #0
 8010cca:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	685b      	ldr	r3, [r3, #4]
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f009 fb4e 	bl	801a374 <udp_remove>
          break;
 8010cd8:	e046      	b.n	8010d68 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	6a1b      	ldr	r3, [r3, #32]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d006      	beq.n	8010cf2 <lwip_netconn_do_delconn+0xe2>
 8010ce4:	4b35      	ldr	r3, [pc, #212]	; (8010dbc <lwip_netconn_do_delconn+0x1ac>)
 8010ce6:	f240 4294 	movw	r2, #1172	; 0x494
 8010cea:	4938      	ldr	r1, [pc, #224]	; (8010dcc <lwip_netconn_do_delconn+0x1bc>)
 8010cec:	4835      	ldr	r0, [pc, #212]	; (8010dc4 <lwip_netconn_do_delconn+0x1b4>)
 8010cee:	f00e ffd3 	bl	801fc98 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	2204      	movs	r2, #4
 8010cf8:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	2203      	movs	r2, #3
 8010cfe:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	68fa      	ldr	r2, [r7, #12]
 8010d06:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	2100      	movs	r1, #0
 8010d0e:	4618      	mov	r0, r3
 8010d10:	f7ff fe18 	bl	8010944 <lwip_netconn_do_close_internal>
 8010d14:	4603      	mov	r3, r0
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d04b      	beq.n	8010db2 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	785b      	ldrb	r3, [r3, #1]
 8010d20:	2b04      	cmp	r3, #4
 8010d22:	d006      	beq.n	8010d32 <lwip_netconn_do_delconn+0x122>
 8010d24:	4b25      	ldr	r3, [pc, #148]	; (8010dbc <lwip_netconn_do_delconn+0x1ac>)
 8010d26:	f240 429a 	movw	r2, #1178	; 0x49a
 8010d2a:	4929      	ldr	r1, [pc, #164]	; (8010dd0 <lwip_netconn_do_delconn+0x1c0>)
 8010d2c:	4825      	ldr	r0, [pc, #148]	; (8010dc4 <lwip_netconn_do_delconn+0x1b4>)
 8010d2e:	f00e ffb3 	bl	801fc98 <iprintf>
            UNLOCK_TCPIP_CORE();
 8010d32:	4828      	ldr	r0, [pc, #160]	; (8010dd4 <lwip_netconn_do_delconn+0x1c4>)
 8010d34:	f00d fe93 	bl	801ea5e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	330c      	adds	r3, #12
 8010d3e:	2100      	movs	r1, #0
 8010d40:	4618      	mov	r0, r3
 8010d42:	f00d fdf2 	bl	801e92a <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 8010d46:	4823      	ldr	r0, [pc, #140]	; (8010dd4 <lwip_netconn_do_delconn+0x1c4>)
 8010d48:	f00d fe7a 	bl	801ea40 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	785b      	ldrb	r3, [r3, #1]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d02d      	beq.n	8010db2 <lwip_netconn_do_delconn+0x1a2>
 8010d56:	4b19      	ldr	r3, [pc, #100]	; (8010dbc <lwip_netconn_do_delconn+0x1ac>)
 8010d58:	f240 429e 	movw	r2, #1182	; 0x49e
 8010d5c:	491c      	ldr	r1, [pc, #112]	; (8010dd0 <lwip_netconn_do_delconn+0x1c0>)
 8010d5e:	4819      	ldr	r0, [pc, #100]	; (8010dc4 <lwip_netconn_do_delconn+0x1b4>)
 8010d60:	f00e ff9a 	bl	801fc98 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 8010d64:	e025      	b.n	8010db2 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 8010d66:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d007      	beq.n	8010d8a <lwip_netconn_do_delconn+0x17a>
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d80:	68fa      	ldr	r2, [r7, #12]
 8010d82:	6810      	ldr	r0, [r2, #0]
 8010d84:	2200      	movs	r2, #0
 8010d86:	2100      	movs	r1, #0
 8010d88:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d007      	beq.n	8010da4 <lwip_netconn_do_delconn+0x194>
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d9a:	68fa      	ldr	r2, [r7, #12]
 8010d9c:	6810      	ldr	r0, [r2, #0]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	2102      	movs	r1, #2
 8010da2:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	330c      	adds	r3, #12
 8010daa:	4618      	mov	r0, r3
 8010dac:	f00d fe08 	bl	801e9c0 <sys_sem_valid>
 8010db0:	e000      	b.n	8010db4 <lwip_netconn_do_delconn+0x1a4>
          return;
 8010db2:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 8010db4:	3710      	adds	r7, #16
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}
 8010dba:	bf00      	nop
 8010dbc:	080213ec 	.word	0x080213ec
 8010dc0:	0802175c 	.word	0x0802175c
 8010dc4:	08021430 	.word	0x08021430
 8010dc8:	08021770 	.word	0x08021770
 8010dcc:	08021790 	.word	0x08021790
 8010dd0:	080217ac 	.word	0x080217ac
 8010dd4:	200102bc 	.word	0x200102bc

08010dd8 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b084      	sub	sp, #16
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8010de4:	68bb      	ldr	r3, [r7, #8]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	685b      	ldr	r3, [r3, #4]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d025      	beq.n	8010e3a <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	781b      	ldrb	r3, [r3, #0]
 8010df4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010df8:	2b10      	cmp	r3, #16
 8010dfa:	d00e      	beq.n	8010e1a <lwip_netconn_do_bind+0x42>
 8010dfc:	2b20      	cmp	r3, #32
 8010dfe:	d119      	bne.n	8010e34 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010e00:	68bb      	ldr	r3, [r7, #8]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	6858      	ldr	r0, [r3, #4]
 8010e06:	68bb      	ldr	r3, [r7, #8]
 8010e08:	6899      	ldr	r1, [r3, #8]
 8010e0a:	68bb      	ldr	r3, [r7, #8]
 8010e0c:	899b      	ldrh	r3, [r3, #12]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	f009 f99a 	bl	801a148 <udp_bind>
 8010e14:	4603      	mov	r3, r0
 8010e16:	73fb      	strb	r3, [r7, #15]
        break;
 8010e18:	e011      	b.n	8010e3e <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010e1a:	68bb      	ldr	r3, [r7, #8]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	6858      	ldr	r0, [r3, #4]
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	6899      	ldr	r1, [r3, #8]
 8010e24:	68bb      	ldr	r3, [r7, #8]
 8010e26:	899b      	ldrh	r3, [r3, #12]
 8010e28:	461a      	mov	r2, r3
 8010e2a:	f002 ffd7 	bl	8013ddc <tcp_bind>
 8010e2e:	4603      	mov	r3, r0
 8010e30:	73fb      	strb	r3, [r7, #15]
        break;
 8010e32:	e004      	b.n	8010e3e <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 8010e34:	23fa      	movs	r3, #250	; 0xfa
 8010e36:	73fb      	strb	r3, [r7, #15]
        break;
 8010e38:	e001      	b.n	8010e3e <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 8010e3a:	23fa      	movs	r3, #250	; 0xfa
 8010e3c:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 8010e3e:	68bb      	ldr	r3, [r7, #8]
 8010e40:	7bfa      	ldrb	r2, [r7, #15]
 8010e42:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8010e44:	bf00      	nop
 8010e46:	3710      	adds	r7, #16
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	bd80      	pop	{r7, pc}

08010e4c <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 8010e4c:	b580      	push	{r7, lr}
 8010e4e:	b086      	sub	sp, #24
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8010e58:	697b      	ldr	r3, [r7, #20]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	685b      	ldr	r3, [r3, #4]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d07f      	beq.n	8010f62 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010e62:	697b      	ldr	r3, [r7, #20]
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	781b      	ldrb	r3, [r3, #0]
 8010e68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010e6c:	2b10      	cmp	r3, #16
 8010e6e:	d175      	bne.n	8010f5c <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 8010e70:	697b      	ldr	r3, [r7, #20]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	785b      	ldrb	r3, [r3, #1]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d165      	bne.n	8010f46 <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 8010e7a:	697b      	ldr	r3, [r7, #20]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	685b      	ldr	r3, [r3, #4]
 8010e80:	7d1b      	ldrb	r3, [r3, #20]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d002      	beq.n	8010e8c <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 8010e86:	23fa      	movs	r3, #250	; 0xfa
 8010e88:	72fb      	strb	r3, [r7, #11]
 8010e8a:	e06c      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8010e8c:	23ff      	movs	r3, #255	; 0xff
 8010e8e:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8010e90:	697b      	ldr	r3, [r7, #20]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	685b      	ldr	r3, [r3, #4]
 8010e96:	f107 020b 	add.w	r2, r7, #11
 8010e9a:	7cf9      	ldrb	r1, [r7, #19]
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	f003 f855 	bl	8013f4c <tcp_listen_with_backlog_and_err>
 8010ea2:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d05d      	beq.n	8010f66 <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	3310      	adds	r3, #16
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f00d fcf7 	bl	801e8a4 <sys_mbox_valid>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d00b      	beq.n	8010ed4 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 8010ebc:	697b      	ldr	r3, [r7, #20]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	3310      	adds	r3, #16
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f00d fc7a 	bl	801e7bc <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 8010ec8:	697b      	ldr	r3, [r7, #20]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	3310      	adds	r3, #16
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f00d fcf9 	bl	801e8c6 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	3314      	adds	r3, #20
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f00d fce0 	bl	801e8a4 <sys_mbox_valid>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d108      	bne.n	8010efc <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8010eea:	697b      	ldr	r3, [r7, #20]
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	3314      	adds	r3, #20
 8010ef0:	2106      	movs	r1, #6
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f00d fc48 	bl	801e788 <sys_mbox_new>
 8010ef8:	4603      	mov	r3, r0
 8010efa:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 8010efc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d118      	bne.n	8010f36 <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	2202      	movs	r2, #2
 8010f0a:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	68fa      	ldr	r2, [r7, #12]
 8010f12:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8010f14:	697b      	ldr	r3, [r7, #20]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	685a      	ldr	r2, [r3, #4]
 8010f1a:	697b      	ldr	r3, [r7, #20]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4619      	mov	r1, r3
 8010f20:	4610      	mov	r0, r2
 8010f22:	f003 ffdd 	bl	8014ee0 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	685b      	ldr	r3, [r3, #4]
 8010f2c:	4912      	ldr	r1, [pc, #72]	; (8010f78 <lwip_netconn_do_listen+0x12c>)
 8010f2e:	4618      	mov	r0, r3
 8010f30:	f004 f84e 	bl	8014fd0 <tcp_accept>
 8010f34:	e017      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 8010f36:	68f8      	ldr	r0, [r7, #12]
 8010f38:	f002 fdfe 	bl	8013b38 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 8010f3c:	697b      	ldr	r3, [r7, #20]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	2200      	movs	r2, #0
 8010f42:	605a      	str	r2, [r3, #4]
 8010f44:	e00f      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	785b      	ldrb	r3, [r3, #1]
 8010f4c:	2b02      	cmp	r3, #2
 8010f4e:	d102      	bne.n	8010f56 <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 8010f50:	2300      	movs	r3, #0
 8010f52:	72fb      	strb	r3, [r7, #11]
 8010f54:	e007      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 8010f56:	23f5      	movs	r3, #245	; 0xf5
 8010f58:	72fb      	strb	r3, [r7, #11]
 8010f5a:	e004      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 8010f5c:	23f0      	movs	r3, #240	; 0xf0
 8010f5e:	72fb      	strb	r3, [r7, #11]
 8010f60:	e001      	b.n	8010f66 <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 8010f62:	23f5      	movs	r3, #245	; 0xf5
 8010f64:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 8010f66:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8010f6a:	697b      	ldr	r3, [r7, #20]
 8010f6c:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8010f6e:	bf00      	nop
 8010f70:	3718      	adds	r7, #24
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	08010461 	.word	0x08010461

08010f7c <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b086      	sub	sp, #24
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8010f88:	693b      	ldr	r3, [r7, #16]
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8010f8e:	693b      	ldr	r3, [r7, #16]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	685b      	ldr	r3, [r3, #4]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d022      	beq.n	8010fde <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010f98:	693b      	ldr	r3, [r7, #16]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	781b      	ldrb	r3, [r3, #0]
 8010f9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010fa2:	2b10      	cmp	r3, #16
 8010fa4:	d11b      	bne.n	8010fde <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 8010fa6:	693b      	ldr	r3, [r7, #16]
 8010fa8:	689b      	ldr	r3, [r3, #8]
 8010faa:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010fb2:	d202      	bcs.n	8010fba <lwip_netconn_do_recv+0x3e>
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	b29b      	uxth	r3, r3
 8010fb8:	e001      	b.n	8010fbe <lwip_netconn_do_recv+0x42>
 8010fba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010fbe:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8010fc0:	693b      	ldr	r3, [r7, #16]
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	685b      	ldr	r3, [r3, #4]
 8010fc6:	89fa      	ldrh	r2, [r7, #14]
 8010fc8:	4611      	mov	r1, r2
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f003 f8c2 	bl	8014154 <tcp_recved>
        remaining -= recved;
 8010fd0:	89fb      	ldrh	r3, [r7, #14]
 8010fd2:	697a      	ldr	r2, [r7, #20]
 8010fd4:	1ad3      	subs	r3, r2, r3
 8010fd6:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d1e6      	bne.n	8010fac <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010fde:	bf00      	nop
 8010fe0:	3718      	adds	r7, #24
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}
	...

08010fe8 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b088      	sub	sp, #32
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
 8010ff0:	460b      	mov	r3, r1
 8010ff2:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d106      	bne.n	801100c <lwip_netconn_do_writemore+0x24>
 8010ffe:	4b96      	ldr	r3, [pc, #600]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011000:	f240 6273 	movw	r2, #1651	; 0x673
 8011004:	4995      	ldr	r1, [pc, #596]	; (801125c <lwip_netconn_do_writemore+0x274>)
 8011006:	4896      	ldr	r0, [pc, #600]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 8011008:	f00e fe46 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	785b      	ldrb	r3, [r3, #1]
 8011010:	2b01      	cmp	r3, #1
 8011012:	d006      	beq.n	8011022 <lwip_netconn_do_writemore+0x3a>
 8011014:	4b90      	ldr	r3, [pc, #576]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011016:	f240 6274 	movw	r2, #1652	; 0x674
 801101a:	4992      	ldr	r1, [pc, #584]	; (8011264 <lwip_netconn_do_writemore+0x27c>)
 801101c:	4890      	ldr	r0, [pc, #576]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 801101e:	f00e fe3b 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	6a1b      	ldr	r3, [r3, #32]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d106      	bne.n	8011038 <lwip_netconn_do_writemore+0x50>
 801102a:	4b8b      	ldr	r3, [pc, #556]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 801102c:	f240 6275 	movw	r2, #1653	; 0x675
 8011030:	498d      	ldr	r1, [pc, #564]	; (8011268 <lwip_netconn_do_writemore+0x280>)
 8011032:	488b      	ldr	r0, [pc, #556]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 8011034:	f00e fe30 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	685b      	ldr	r3, [r3, #4]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d106      	bne.n	801104e <lwip_netconn_do_writemore+0x66>
 8011040:	4b85      	ldr	r3, [pc, #532]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011042:	f240 6276 	movw	r2, #1654	; 0x676
 8011046:	4989      	ldr	r1, [pc, #548]	; (801126c <lwip_netconn_do_writemore+0x284>)
 8011048:	4885      	ldr	r0, [pc, #532]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 801104a:	f00e fe25 	bl	801fc98 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6a1b      	ldr	r3, [r3, #32]
 8011052:	699a      	ldr	r2, [r3, #24]
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	6a1b      	ldr	r3, [r3, #32]
 8011058:	695b      	ldr	r3, [r3, #20]
 801105a:	429a      	cmp	r2, r3
 801105c:	d306      	bcc.n	801106c <lwip_netconn_do_writemore+0x84>
 801105e:	4b7e      	ldr	r3, [pc, #504]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011060:	f240 6277 	movw	r2, #1655	; 0x677
 8011064:	4982      	ldr	r1, [pc, #520]	; (8011270 <lwip_netconn_do_writemore+0x288>)
 8011066:	487e      	ldr	r0, [pc, #504]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 8011068:	f00e fe16 	bl	801fc98 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	6a1b      	ldr	r3, [r3, #32]
 8011070:	899b      	ldrh	r3, [r3, #12]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d106      	bne.n	8011084 <lwip_netconn_do_writemore+0x9c>
 8011076:	4b78      	ldr	r3, [pc, #480]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011078:	f240 6279 	movw	r2, #1657	; 0x679
 801107c:	497d      	ldr	r1, [pc, #500]	; (8011274 <lwip_netconn_do_writemore+0x28c>)
 801107e:	4878      	ldr	r0, [pc, #480]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 8011080:	f00e fe0a 	bl	801fc98 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	6a1b      	ldr	r3, [r3, #32]
 8011088:	7f1b      	ldrb	r3, [r3, #28]
 801108a:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	7f1b      	ldrb	r3, [r3, #28]
 8011090:	f003 0302 	and.w	r3, r3, #2
 8011094:	2b00      	cmp	r3, #0
 8011096:	d104      	bne.n	80110a2 <lwip_netconn_do_writemore+0xba>
 8011098:	7ebb      	ldrb	r3, [r7, #26]
 801109a:	f003 0304 	and.w	r3, r3, #4
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d001      	beq.n	80110a6 <lwip_netconn_do_writemore+0xbe>
 80110a2:	2301      	movs	r3, #1
 80110a4:	e000      	b.n	80110a8 <lwip_netconn_do_writemore+0xc0>
 80110a6:	2300      	movs	r3, #0
 80110a8:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	6a1b      	ldr	r3, [r3, #32]
 80110ae:	689b      	ldr	r3, [r3, #8]
 80110b0:	681a      	ldr	r2, [r3, #0]
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	6a1b      	ldr	r3, [r3, #32]
 80110b6:	691b      	ldr	r3, [r3, #16]
 80110b8:	4413      	add	r3, r2
 80110ba:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	6a1b      	ldr	r3, [r3, #32]
 80110c0:	689b      	ldr	r3, [r3, #8]
 80110c2:	685a      	ldr	r2, [r3, #4]
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	6a1b      	ldr	r3, [r3, #32]
 80110c8:	691b      	ldr	r3, [r3, #16]
 80110ca:	1ad3      	subs	r3, r2, r3
 80110cc:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 80110ce:	693b      	ldr	r3, [r7, #16]
 80110d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80110d4:	d307      	bcc.n	80110e6 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 80110d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80110da:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80110dc:	7ebb      	ldrb	r3, [r7, #26]
 80110de:	f043 0302 	orr.w	r3, r3, #2
 80110e2:	76bb      	strb	r3, [r7, #26]
 80110e4:	e001      	b.n	80110ea <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 80110e6:	693b      	ldr	r3, [r7, #16]
 80110e8:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80110f2:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 80110f4:	89fa      	ldrh	r2, [r7, #14]
 80110f6:	8bbb      	ldrh	r3, [r7, #28]
 80110f8:	429a      	cmp	r2, r3
 80110fa:	d216      	bcs.n	801112a <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 80110fc:	89fb      	ldrh	r3, [r7, #14]
 80110fe:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8011100:	7e3b      	ldrb	r3, [r7, #24]
 8011102:	2b00      	cmp	r3, #0
 8011104:	d00d      	beq.n	8011122 <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 8011106:	8bbb      	ldrh	r3, [r7, #28]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d10e      	bne.n	801112a <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6a1b      	ldr	r3, [r3, #32]
 8011110:	699b      	ldr	r3, [r3, #24]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d102      	bne.n	801111c <lwip_netconn_do_writemore+0x134>
 8011116:	f06f 0306 	mvn.w	r3, #6
 801111a:	e000      	b.n	801111e <lwip_netconn_do_writemore+0x136>
 801111c:	2300      	movs	r3, #0
 801111e:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 8011120:	e07d      	b.n	801121e <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 8011122:	7ebb      	ldrb	r3, [r7, #26]
 8011124:	f043 0302 	orr.w	r3, r3, #2
 8011128:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	6a1b      	ldr	r3, [r3, #32]
 801112e:	691a      	ldr	r2, [r3, #16]
 8011130:	8bbb      	ldrh	r3, [r7, #28]
 8011132:	441a      	add	r2, r3
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	6a1b      	ldr	r3, [r3, #32]
 8011138:	689b      	ldr	r3, [r3, #8]
 801113a:	685b      	ldr	r3, [r3, #4]
 801113c:	429a      	cmp	r2, r3
 801113e:	d906      	bls.n	801114e <lwip_netconn_do_writemore+0x166>
 8011140:	4b45      	ldr	r3, [pc, #276]	; (8011258 <lwip_netconn_do_writemore+0x270>)
 8011142:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8011146:	494c      	ldr	r1, [pc, #304]	; (8011278 <lwip_netconn_do_writemore+0x290>)
 8011148:	4845      	ldr	r0, [pc, #276]	; (8011260 <lwip_netconn_do_writemore+0x278>)
 801114a:	f00e fda5 	bl	801fc98 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 801114e:	8bbb      	ldrh	r3, [r7, #28]
 8011150:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011154:	4293      	cmp	r3, r2
 8011156:	d103      	bne.n	8011160 <lwip_netconn_do_writemore+0x178>
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801115e:	d209      	bcs.n	8011174 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8011160:	693b      	ldr	r3, [r7, #16]
 8011162:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 8011164:	8bba      	ldrh	r2, [r7, #28]
 8011166:	429a      	cmp	r2, r3
 8011168:	d10b      	bne.n	8011182 <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	6a1b      	ldr	r3, [r3, #32]
 801116e:	899b      	ldrh	r3, [r3, #12]
 8011170:	2b01      	cmp	r3, #1
 8011172:	d906      	bls.n	8011182 <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 8011174:	2301      	movs	r3, #1
 8011176:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8011178:	7ebb      	ldrb	r3, [r7, #26]
 801117a:	f043 0302 	orr.w	r3, r3, #2
 801117e:	76bb      	strb	r3, [r7, #26]
 8011180:	e001      	b.n	8011186 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 8011182:	2300      	movs	r3, #0
 8011184:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6858      	ldr	r0, [r3, #4]
 801118a:	7ebb      	ldrb	r3, [r7, #26]
 801118c:	8bba      	ldrh	r2, [r7, #28]
 801118e:	6979      	ldr	r1, [r7, #20]
 8011190:	f006 fde4 	bl	8017d5c <tcp_write>
 8011194:	4603      	mov	r3, r0
 8011196:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 8011198:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801119c:	2b00      	cmp	r3, #0
 801119e:	d12c      	bne.n	80111fa <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6a1b      	ldr	r3, [r3, #32]
 80111a4:	6999      	ldr	r1, [r3, #24]
 80111a6:	8bba      	ldrh	r2, [r7, #28]
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	6a1b      	ldr	r3, [r3, #32]
 80111ac:	440a      	add	r2, r1
 80111ae:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6a1b      	ldr	r3, [r3, #32]
 80111b4:	6919      	ldr	r1, [r3, #16]
 80111b6:	8bba      	ldrh	r2, [r7, #28]
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6a1b      	ldr	r3, [r3, #32]
 80111bc:	440a      	add	r2, r1
 80111be:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6a1b      	ldr	r3, [r3, #32]
 80111c4:	691a      	ldr	r2, [r3, #16]
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	6a1b      	ldr	r3, [r3, #32]
 80111ca:	689b      	ldr	r3, [r3, #8]
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	d113      	bne.n	80111fa <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	6a1b      	ldr	r3, [r3, #32]
 80111d6:	899a      	ldrh	r2, [r3, #12]
 80111d8:	3a01      	subs	r2, #1
 80111da:	b292      	uxth	r2, r2
 80111dc:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	6a1b      	ldr	r3, [r3, #32]
 80111e2:	899b      	ldrh	r3, [r3, #12]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d008      	beq.n	80111fa <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6a1b      	ldr	r3, [r3, #32]
 80111ec:	689a      	ldr	r2, [r3, #8]
 80111ee:	3208      	adds	r2, #8
 80111f0:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6a1b      	ldr	r3, [r3, #32]
 80111f6:	2200      	movs	r2, #0
 80111f8:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 80111fa:	7e7b      	ldrb	r3, [r7, #25]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d004      	beq.n	801120a <lwip_netconn_do_writemore+0x222>
 8011200:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011204:	2b00      	cmp	r3, #0
 8011206:	f43f af50 	beq.w	80110aa <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 801120a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d004      	beq.n	801121c <lwip_netconn_do_writemore+0x234>
 8011212:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011216:	f1b3 3fff 	cmp.w	r3, #4294967295
 801121a:	d146      	bne.n	80112aa <lwip_netconn_do_writemore+0x2c2>
err_mem:
 801121c:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 801121e:	7e3b      	ldrb	r3, [r7, #24]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d02b      	beq.n	801127c <lwip_netconn_do_writemore+0x294>
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	6a1b      	ldr	r3, [r3, #32]
 8011228:	699a      	ldr	r2, [r3, #24]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6a1b      	ldr	r3, [r3, #32]
 801122e:	695b      	ldr	r3, [r3, #20]
 8011230:	429a      	cmp	r2, r3
 8011232:	d223      	bcs.n	801127c <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011238:	2b00      	cmp	r3, #0
 801123a:	d005      	beq.n	8011248 <lwip_netconn_do_writemore+0x260>
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011240:	2200      	movs	r2, #0
 8011242:	2103      	movs	r1, #3
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	7f1b      	ldrb	r3, [r3, #28]
 801124c:	f043 0310 	orr.w	r3, r3, #16
 8011250:	b2da      	uxtb	r2, r3
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	771a      	strb	r2, [r3, #28]
 8011256:	e028      	b.n	80112aa <lwip_netconn_do_writemore+0x2c2>
 8011258:	080213ec 	.word	0x080213ec
 801125c:	08021544 	.word	0x08021544
 8011260:	08021430 	.word	0x08021430
 8011264:	0802184c 	.word	0x0802184c
 8011268:	08021554 	.word	0x08021554
 801126c:	0802186c 	.word	0x0802186c
 8011270:	08021884 	.word	0x08021884
 8011274:	080218c4 	.word	0x080218c4
 8011278:	080218ec 	.word	0x080218ec
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	685b      	ldr	r3, [r3, #4]
 8011280:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8011284:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8011288:	d305      	bcc.n	8011296 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	685b      	ldr	r3, [r3, #4]
 801128e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8011292:	2b04      	cmp	r3, #4
 8011294:	d909      	bls.n	80112aa <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801129a:	2b00      	cmp	r3, #0
 801129c:	d005      	beq.n	80112aa <lwip_netconn_do_writemore+0x2c2>
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112a2:	2200      	movs	r2, #0
 80112a4:	2103      	movs	r1, #3
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 80112aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d11d      	bne.n	80112ee <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	6a1b      	ldr	r3, [r3, #32]
 80112b6:	699a      	ldr	r2, [r3, #24]
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	6a1b      	ldr	r3, [r3, #32]
 80112bc:	695b      	ldr	r3, [r3, #20]
 80112be:	429a      	cmp	r2, r3
 80112c0:	d002      	beq.n	80112c8 <lwip_netconn_do_writemore+0x2e0>
 80112c2:	7e3b      	ldrb	r3, [r7, #24]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d001      	beq.n	80112cc <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 80112c8:	2301      	movs	r3, #1
 80112ca:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	685b      	ldr	r3, [r3, #4]
 80112d0:	4618      	mov	r0, r3
 80112d2:	f007 fb2d 	bl	8018930 <tcp_output>
 80112d6:	4603      	mov	r3, r0
 80112d8:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 80112da:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80112de:	f113 0f04 	cmn.w	r3, #4
 80112e2:	d12c      	bne.n	801133e <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 80112e4:	7b3b      	ldrb	r3, [r7, #12]
 80112e6:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 80112e8:	2301      	movs	r3, #1
 80112ea:	76fb      	strb	r3, [r7, #27]
 80112ec:	e027      	b.n	801133e <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 80112ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80112f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112f6:	d120      	bne.n	801133a <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	685b      	ldr	r3, [r3, #4]
 80112fc:	4618      	mov	r0, r3
 80112fe:	f007 fb17 	bl	8018930 <tcp_output>
 8011302:	4603      	mov	r3, r0
 8011304:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8011306:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801130a:	f113 0f04 	cmn.w	r3, #4
 801130e:	d104      	bne.n	801131a <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8011310:	7b7b      	ldrb	r3, [r7, #13]
 8011312:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8011314:	2301      	movs	r3, #1
 8011316:	76fb      	strb	r3, [r7, #27]
 8011318:	e011      	b.n	801133e <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 801131a:	7e3b      	ldrb	r3, [r7, #24]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d00e      	beq.n	801133e <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6a1b      	ldr	r3, [r3, #32]
 8011324:	699b      	ldr	r3, [r3, #24]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d102      	bne.n	8011330 <lwip_netconn_do_writemore+0x348>
 801132a:	f06f 0306 	mvn.w	r3, #6
 801132e:	e000      	b.n	8011332 <lwip_netconn_do_writemore+0x34a>
 8011330:	2300      	movs	r3, #0
 8011332:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8011334:	2301      	movs	r3, #1
 8011336:	76fb      	strb	r3, [r7, #27]
 8011338:	e001      	b.n	801133e <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 801133a:	2301      	movs	r3, #1
 801133c:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 801133e:	7efb      	ldrb	r3, [r7, #27]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d015      	beq.n	8011370 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	6a1b      	ldr	r3, [r3, #32]
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	330c      	adds	r3, #12
 801134c:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	6a1b      	ldr	r3, [r3, #32]
 8011352:	7ffa      	ldrb	r2, [r7, #31]
 8011354:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	2200      	movs	r2, #0
 801135a:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	2200      	movs	r2, #0
 8011360:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8011362:	78fb      	ldrb	r3, [r7, #3]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d006      	beq.n	8011376 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8011368:	68b8      	ldr	r0, [r7, #8]
 801136a:	f00d fb0f 	bl	801e98c <sys_sem_signal>
 801136e:	e002      	b.n	8011376 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8011370:	f04f 33ff 	mov.w	r3, #4294967295
 8011374:	e000      	b.n	8011378 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 8011376:	2300      	movs	r3, #0
}
 8011378:	4618      	mov	r0, r3
 801137a:	3720      	adds	r7, #32
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}

08011380 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b084      	sub	sp, #16
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 801138c:	68bb      	ldr	r3, [r7, #8]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4618      	mov	r0, r3
 8011392:	f7fe fd20 	bl	800fdd6 <netconn_err>
 8011396:	4603      	mov	r3, r0
 8011398:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801139a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d166      	bne.n	8011470 <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80113a2:	68bb      	ldr	r3, [r7, #8]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	781b      	ldrb	r3, [r3, #0]
 80113a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80113ac:	2b10      	cmp	r3, #16
 80113ae:	d15d      	bne.n	801146c <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 80113b0:	68bb      	ldr	r3, [r7, #8]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	785b      	ldrb	r3, [r3, #1]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d002      	beq.n	80113c0 <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 80113ba:	23fb      	movs	r3, #251	; 0xfb
 80113bc:	73fb      	strb	r3, [r7, #15]
 80113be:	e057      	b.n	8011470 <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	685b      	ldr	r3, [r3, #4]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d04d      	beq.n	8011466 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 80113ca:	68bb      	ldr	r3, [r7, #8]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	2201      	movs	r2, #1
 80113d0:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	6a1b      	ldr	r3, [r3, #32]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d006      	beq.n	80113ea <lwip_netconn_do_write+0x6a>
 80113dc:	4b28      	ldr	r3, [pc, #160]	; (8011480 <lwip_netconn_do_write+0x100>)
 80113de:	f240 7223 	movw	r2, #1827	; 0x723
 80113e2:	4928      	ldr	r1, [pc, #160]	; (8011484 <lwip_netconn_do_write+0x104>)
 80113e4:	4828      	ldr	r0, [pc, #160]	; (8011488 <lwip_netconn_do_write+0x108>)
 80113e6:	f00e fc57 	bl	801fc98 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 80113ea:	68bb      	ldr	r3, [r7, #8]
 80113ec:	695b      	ldr	r3, [r3, #20]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d106      	bne.n	8011400 <lwip_netconn_do_write+0x80>
 80113f2:	4b23      	ldr	r3, [pc, #140]	; (8011480 <lwip_netconn_do_write+0x100>)
 80113f4:	f240 7224 	movw	r2, #1828	; 0x724
 80113f8:	4924      	ldr	r1, [pc, #144]	; (801148c <lwip_netconn_do_write+0x10c>)
 80113fa:	4823      	ldr	r0, [pc, #140]	; (8011488 <lwip_netconn_do_write+0x108>)
 80113fc:	f00e fc4c 	bl	801fc98 <iprintf>
        msg->conn->current_msg = msg;
 8011400:	68bb      	ldr	r3, [r7, #8]
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	68ba      	ldr	r2, [r7, #8]
 8011406:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	2100      	movs	r1, #0
 801140e:	4618      	mov	r0, r3
 8011410:	f7ff fdea 	bl	8010fe8 <lwip_netconn_do_writemore>
 8011414:	4603      	mov	r3, r0
 8011416:	2b00      	cmp	r3, #0
 8011418:	d02e      	beq.n	8011478 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 801141a:	68bb      	ldr	r3, [r7, #8]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	785b      	ldrb	r3, [r3, #1]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d006      	beq.n	8011432 <lwip_netconn_do_write+0xb2>
 8011424:	4b16      	ldr	r3, [pc, #88]	; (8011480 <lwip_netconn_do_write+0x100>)
 8011426:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 801142a:	4919      	ldr	r1, [pc, #100]	; (8011490 <lwip_netconn_do_write+0x110>)
 801142c:	4816      	ldr	r0, [pc, #88]	; (8011488 <lwip_netconn_do_write+0x108>)
 801142e:	f00e fc33 	bl	801fc98 <iprintf>
          UNLOCK_TCPIP_CORE();
 8011432:	4818      	ldr	r0, [pc, #96]	; (8011494 <lwip_netconn_do_write+0x114>)
 8011434:	f00d fb13 	bl	801ea5e <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8011438:	68bb      	ldr	r3, [r7, #8]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	330c      	adds	r3, #12
 801143e:	2100      	movs	r1, #0
 8011440:	4618      	mov	r0, r3
 8011442:	f00d fa72 	bl	801e92a <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8011446:	4813      	ldr	r0, [pc, #76]	; (8011494 <lwip_netconn_do_write+0x114>)
 8011448:	f00d fafa 	bl	801ea40 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	785b      	ldrb	r3, [r3, #1]
 8011452:	2b01      	cmp	r3, #1
 8011454:	d110      	bne.n	8011478 <lwip_netconn_do_write+0xf8>
 8011456:	4b0a      	ldr	r3, [pc, #40]	; (8011480 <lwip_netconn_do_write+0x100>)
 8011458:	f240 722c 	movw	r2, #1836	; 0x72c
 801145c:	490c      	ldr	r1, [pc, #48]	; (8011490 <lwip_netconn_do_write+0x110>)
 801145e:	480a      	ldr	r0, [pc, #40]	; (8011488 <lwip_netconn_do_write+0x108>)
 8011460:	f00e fc1a 	bl	801fc98 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8011464:	e008      	b.n	8011478 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8011466:	23f5      	movs	r3, #245	; 0xf5
 8011468:	73fb      	strb	r3, [r7, #15]
 801146a:	e001      	b.n	8011470 <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 801146c:	23fa      	movs	r3, #250	; 0xfa
 801146e:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 8011470:	68bb      	ldr	r3, [r7, #8]
 8011472:	7bfa      	ldrb	r2, [r7, #15]
 8011474:	711a      	strb	r2, [r3, #4]
 8011476:	e000      	b.n	801147a <lwip_netconn_do_write+0xfa>
        return;
 8011478:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 801147a:	3710      	adds	r7, #16
 801147c:	46bd      	mov	sp, r7
 801147e:	bd80      	pop	{r7, pc}
 8011480:	080213ec 	.word	0x080213ec
 8011484:	08021790 	.word	0x08021790
 8011488:	08021430 	.word	0x08021430
 801148c:	08021918 	.word	0x08021918
 8011490:	080217ac 	.word	0x080217ac
 8011494:	200102bc 	.word	0x200102bc

08011498 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b084      	sub	sp, #16
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	785b      	ldrb	r3, [r3, #1]
 80114aa:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	685b      	ldr	r3, [r3, #4]
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d069      	beq.n	801158a <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	781b      	ldrb	r3, [r3, #0]
 80114bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 80114c0:	2b10      	cmp	r3, #16
 80114c2:	d162      	bne.n	801158a <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80114c8:	2b03      	cmp	r3, #3
 80114ca:	d002      	beq.n	80114d2 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80114cc:	7afb      	ldrb	r3, [r7, #11]
 80114ce:	2b02      	cmp	r3, #2
 80114d0:	d05b      	beq.n	801158a <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 80114d2:	7afb      	ldrb	r3, [r7, #11]
 80114d4:	2b03      	cmp	r3, #3
 80114d6:	d103      	bne.n	80114e0 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	22f5      	movs	r2, #245	; 0xf5
 80114dc:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80114de:	e059      	b.n	8011594 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 80114e0:	7afb      	ldrb	r3, [r7, #11]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d103      	bne.n	80114ee <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	22fb      	movs	r2, #251	; 0xfb
 80114ea:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80114ec:	e052      	b.n	8011594 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	7a1b      	ldrb	r3, [r3, #8]
 80114f2:	f003 0301 	and.w	r3, r3, #1
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d004      	beq.n	8011504 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	4618      	mov	r0, r3
 8011500:	f7ff f9a2 	bl	8010848 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	6a1b      	ldr	r3, [r3, #32]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d006      	beq.n	801151c <lwip_netconn_do_close+0x84>
 801150e:	4b23      	ldr	r3, [pc, #140]	; (801159c <lwip_netconn_do_close+0x104>)
 8011510:	f240 72bd 	movw	r2, #1981	; 0x7bd
 8011514:	4922      	ldr	r1, [pc, #136]	; (80115a0 <lwip_netconn_do_close+0x108>)
 8011516:	4823      	ldr	r0, [pc, #140]	; (80115a4 <lwip_netconn_do_close+0x10c>)
 8011518:	f00e fbbe 	bl	801fc98 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	2204      	movs	r2, #4
 8011522:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	68fa      	ldr	r2, [r7, #12]
 801152a:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	2100      	movs	r1, #0
 8011532:	4618      	mov	r0, r3
 8011534:	f7ff fa06 	bl	8010944 <lwip_netconn_do_close_internal>
 8011538:	4603      	mov	r3, r0
 801153a:	2b00      	cmp	r3, #0
 801153c:	d029      	beq.n	8011592 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	785b      	ldrb	r3, [r3, #1]
 8011544:	2b04      	cmp	r3, #4
 8011546:	d006      	beq.n	8011556 <lwip_netconn_do_close+0xbe>
 8011548:	4b14      	ldr	r3, [pc, #80]	; (801159c <lwip_netconn_do_close+0x104>)
 801154a:	f240 72c2 	movw	r2, #1986	; 0x7c2
 801154e:	4916      	ldr	r1, [pc, #88]	; (80115a8 <lwip_netconn_do_close+0x110>)
 8011550:	4814      	ldr	r0, [pc, #80]	; (80115a4 <lwip_netconn_do_close+0x10c>)
 8011552:	f00e fba1 	bl	801fc98 <iprintf>
        UNLOCK_TCPIP_CORE();
 8011556:	4815      	ldr	r0, [pc, #84]	; (80115ac <lwip_netconn_do_close+0x114>)
 8011558:	f00d fa81 	bl	801ea5e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	330c      	adds	r3, #12
 8011562:	2100      	movs	r1, #0
 8011564:	4618      	mov	r0, r3
 8011566:	f00d f9e0 	bl	801e92a <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 801156a:	4810      	ldr	r0, [pc, #64]	; (80115ac <lwip_netconn_do_close+0x114>)
 801156c:	f00d fa68 	bl	801ea40 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	785b      	ldrb	r3, [r3, #1]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d00b      	beq.n	8011592 <lwip_netconn_do_close+0xfa>
 801157a:	4b08      	ldr	r3, [pc, #32]	; (801159c <lwip_netconn_do_close+0x104>)
 801157c:	f240 72c6 	movw	r2, #1990	; 0x7c6
 8011580:	4909      	ldr	r1, [pc, #36]	; (80115a8 <lwip_netconn_do_close+0x110>)
 8011582:	4808      	ldr	r0, [pc, #32]	; (80115a4 <lwip_netconn_do_close+0x10c>)
 8011584:	f00e fb88 	bl	801fc98 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8011588:	e003      	b.n	8011592 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	22f5      	movs	r2, #245	; 0xf5
 801158e:	711a      	strb	r2, [r3, #4]
 8011590:	e000      	b.n	8011594 <lwip_netconn_do_close+0xfc>
      return;
 8011592:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8011594:	3710      	adds	r7, #16
 8011596:	46bd      	mov	sp, r7
 8011598:	bd80      	pop	{r7, pc}
 801159a:	bf00      	nop
 801159c:	080213ec 	.word	0x080213ec
 80115a0:	08021790 	.word	0x08021790
 80115a4:	08021430 	.word	0x08021430
 80115a8:	080217ac 	.word	0x080217ac
 80115ac:	200102bc 	.word	0x200102bc

080115b0 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b082      	sub	sp, #8
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d013      	beq.n	80115e6 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d00b      	beq.n	80115de <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	4618      	mov	r0, r3
 80115cc:	f001 fdfa 	bl	80131c4 <pbuf_free>
      buf->p = buf->ptr = NULL;
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	2200      	movs	r2, #0
 80115d4:	605a      	str	r2, [r3, #4]
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	685a      	ldr	r2, [r3, #4]
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 80115de:	6879      	ldr	r1, [r7, #4]
 80115e0:	2006      	movs	r0, #6
 80115e2:	f000 ff3f 	bl	8012464 <memp_free>
  }
}
 80115e6:	bf00      	nop
 80115e8:	3708      	adds	r7, #8
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}
	...

080115f0 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 80115f0:	b580      	push	{r7, lr}
 80115f2:	b084      	sub	sp, #16
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	60f8      	str	r0, [r7, #12]
 80115f8:	60b9      	str	r1, [r7, #8]
 80115fa:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d108      	bne.n	8011614 <netbuf_data+0x24>
 8011602:	4b1b      	ldr	r3, [pc, #108]	; (8011670 <netbuf_data+0x80>)
 8011604:	22c6      	movs	r2, #198	; 0xc6
 8011606:	491b      	ldr	r1, [pc, #108]	; (8011674 <netbuf_data+0x84>)
 8011608:	481b      	ldr	r0, [pc, #108]	; (8011678 <netbuf_data+0x88>)
 801160a:	f00e fb45 	bl	801fc98 <iprintf>
 801160e:	f06f 030f 	mvn.w	r3, #15
 8011612:	e029      	b.n	8011668 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8011614:	68bb      	ldr	r3, [r7, #8]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d108      	bne.n	801162c <netbuf_data+0x3c>
 801161a:	4b15      	ldr	r3, [pc, #84]	; (8011670 <netbuf_data+0x80>)
 801161c:	22c7      	movs	r2, #199	; 0xc7
 801161e:	4917      	ldr	r1, [pc, #92]	; (801167c <netbuf_data+0x8c>)
 8011620:	4815      	ldr	r0, [pc, #84]	; (8011678 <netbuf_data+0x88>)
 8011622:	f00e fb39 	bl	801fc98 <iprintf>
 8011626:	f06f 030f 	mvn.w	r3, #15
 801162a:	e01d      	b.n	8011668 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d108      	bne.n	8011644 <netbuf_data+0x54>
 8011632:	4b0f      	ldr	r3, [pc, #60]	; (8011670 <netbuf_data+0x80>)
 8011634:	22c8      	movs	r2, #200	; 0xc8
 8011636:	4912      	ldr	r1, [pc, #72]	; (8011680 <netbuf_data+0x90>)
 8011638:	480f      	ldr	r0, [pc, #60]	; (8011678 <netbuf_data+0x88>)
 801163a:	f00e fb2d 	bl	801fc98 <iprintf>
 801163e:	f06f 030f 	mvn.w	r3, #15
 8011642:	e011      	b.n	8011668 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	685b      	ldr	r3, [r3, #4]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d102      	bne.n	8011652 <netbuf_data+0x62>
    return ERR_BUF;
 801164c:	f06f 0301 	mvn.w	r3, #1
 8011650:	e00a      	b.n	8011668 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	685b      	ldr	r3, [r3, #4]
 8011656:	685a      	ldr	r2, [r3, #4]
 8011658:	68bb      	ldr	r3, [r7, #8]
 801165a:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	685b      	ldr	r3, [r3, #4]
 8011660:	895a      	ldrh	r2, [r3, #10]
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8011666:	2300      	movs	r3, #0
}
 8011668:	4618      	mov	r0, r3
 801166a:	3710      	adds	r7, #16
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}
 8011670:	08021944 	.word	0x08021944
 8011674:	08021a4c 	.word	0x08021a4c
 8011678:	08021994 	.word	0x08021994
 801167c:	08021a68 	.word	0x08021a68
 8011680:	08021a88 	.word	0x08021a88

08011684 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b082      	sub	sp, #8
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d108      	bne.n	80116a4 <netbuf_next+0x20>
 8011692:	4b11      	ldr	r3, [pc, #68]	; (80116d8 <netbuf_next+0x54>)
 8011694:	22e0      	movs	r2, #224	; 0xe0
 8011696:	4911      	ldr	r1, [pc, #68]	; (80116dc <netbuf_next+0x58>)
 8011698:	4811      	ldr	r0, [pc, #68]	; (80116e0 <netbuf_next+0x5c>)
 801169a:	f00e fafd 	bl	801fc98 <iprintf>
 801169e:	f04f 33ff 	mov.w	r3, #4294967295
 80116a2:	e014      	b.n	80116ce <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	685b      	ldr	r3, [r3, #4]
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d102      	bne.n	80116b4 <netbuf_next+0x30>
    return -1;
 80116ae:	f04f 33ff 	mov.w	r3, #4294967295
 80116b2:	e00c      	b.n	80116ce <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	685b      	ldr	r3, [r3, #4]
 80116b8:	681a      	ldr	r2, [r3, #0]
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	685b      	ldr	r3, [r3, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d101      	bne.n	80116cc <netbuf_next+0x48>
    return 1;
 80116c8:	2301      	movs	r3, #1
 80116ca:	e000      	b.n	80116ce <netbuf_next+0x4a>
  }
  return 0;
 80116cc:	2300      	movs	r3, #0
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	3708      	adds	r7, #8
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	08021944 	.word	0x08021944
 80116dc:	08021aa4 	.word	0x08021aa4
 80116e0:	08021994 	.word	0x08021994

080116e4 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b084      	sub	sp, #16
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	6078      	str	r0, [r7, #4]
 80116ec:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80116ee:	f008 f9d7 	bl	8019aa0 <sys_timeouts_sleeptime>
 80116f2:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116fa:	d10b      	bne.n	8011714 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80116fc:	4813      	ldr	r0, [pc, #76]	; (801174c <tcpip_timeouts_mbox_fetch+0x68>)
 80116fe:	f00d f9ae 	bl	801ea5e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8011702:	2200      	movs	r2, #0
 8011704:	6839      	ldr	r1, [r7, #0]
 8011706:	6878      	ldr	r0, [r7, #4]
 8011708:	f00d f884 	bl	801e814 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801170c:	480f      	ldr	r0, [pc, #60]	; (801174c <tcpip_timeouts_mbox_fetch+0x68>)
 801170e:	f00d f997 	bl	801ea40 <sys_mutex_lock>
    return;
 8011712:	e018      	b.n	8011746 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	2b00      	cmp	r3, #0
 8011718:	d102      	bne.n	8011720 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801171a:	f008 f987 	bl	8019a2c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801171e:	e7e6      	b.n	80116ee <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8011720:	480a      	ldr	r0, [pc, #40]	; (801174c <tcpip_timeouts_mbox_fetch+0x68>)
 8011722:	f00d f99c 	bl	801ea5e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8011726:	68fa      	ldr	r2, [r7, #12]
 8011728:	6839      	ldr	r1, [r7, #0]
 801172a:	6878      	ldr	r0, [r7, #4]
 801172c:	f00d f872 	bl	801e814 <sys_arch_mbox_fetch>
 8011730:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8011732:	4806      	ldr	r0, [pc, #24]	; (801174c <tcpip_timeouts_mbox_fetch+0x68>)
 8011734:	f00d f984 	bl	801ea40 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801173e:	d102      	bne.n	8011746 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8011740:	f008 f974 	bl	8019a2c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8011744:	e7d3      	b.n	80116ee <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8011746:	3710      	adds	r7, #16
 8011748:	46bd      	mov	sp, r7
 801174a:	bd80      	pop	{r7, pc}
 801174c:	200102bc 	.word	0x200102bc

08011750 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b084      	sub	sp, #16
 8011754:	af00      	add	r7, sp, #0
 8011756:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8011758:	4810      	ldr	r0, [pc, #64]	; (801179c <tcpip_thread+0x4c>)
 801175a:	f00d f971 	bl	801ea40 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801175e:	4b10      	ldr	r3, [pc, #64]	; (80117a0 <tcpip_thread+0x50>)
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d005      	beq.n	8011772 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8011766:	4b0e      	ldr	r3, [pc, #56]	; (80117a0 <tcpip_thread+0x50>)
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	4a0e      	ldr	r2, [pc, #56]	; (80117a4 <tcpip_thread+0x54>)
 801176c:	6812      	ldr	r2, [r2, #0]
 801176e:	4610      	mov	r0, r2
 8011770:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8011772:	f107 030c 	add.w	r3, r7, #12
 8011776:	4619      	mov	r1, r3
 8011778:	480b      	ldr	r0, [pc, #44]	; (80117a8 <tcpip_thread+0x58>)
 801177a:	f7ff ffb3 	bl	80116e4 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d106      	bne.n	8011792 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011784:	4b09      	ldr	r3, [pc, #36]	; (80117ac <tcpip_thread+0x5c>)
 8011786:	2291      	movs	r2, #145	; 0x91
 8011788:	4909      	ldr	r1, [pc, #36]	; (80117b0 <tcpip_thread+0x60>)
 801178a:	480a      	ldr	r0, [pc, #40]	; (80117b4 <tcpip_thread+0x64>)
 801178c:	f00e fa84 	bl	801fc98 <iprintf>
      continue;
 8011790:	e003      	b.n	801179a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	4618      	mov	r0, r3
 8011796:	f000 f80f 	bl	80117b8 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801179a:	e7ea      	b.n	8011772 <tcpip_thread+0x22>
 801179c:	200102bc 	.word	0x200102bc
 80117a0:	2000af58 	.word	0x2000af58
 80117a4:	2000af5c 	.word	0x2000af5c
 80117a8:	2000af60 	.word	0x2000af60
 80117ac:	08021adc 	.word	0x08021adc
 80117b0:	08021b0c 	.word	0x08021b0c
 80117b4:	08021b2c 	.word	0x08021b2c

080117b8 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 80117b8:	b580      	push	{r7, lr}
 80117ba:	b082      	sub	sp, #8
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	781b      	ldrb	r3, [r3, #0]
 80117c4:	2b02      	cmp	r3, #2
 80117c6:	d026      	beq.n	8011816 <tcpip_thread_handle_msg+0x5e>
 80117c8:	2b02      	cmp	r3, #2
 80117ca:	dc2b      	bgt.n	8011824 <tcpip_thread_handle_msg+0x6c>
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d002      	beq.n	80117d6 <tcpip_thread_handle_msg+0x1e>
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d015      	beq.n	8011800 <tcpip_thread_handle_msg+0x48>
 80117d4:	e026      	b.n	8011824 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	68db      	ldr	r3, [r3, #12]
 80117da:	687a      	ldr	r2, [r7, #4]
 80117dc:	6850      	ldr	r0, [r2, #4]
 80117de:	687a      	ldr	r2, [r7, #4]
 80117e0:	6892      	ldr	r2, [r2, #8]
 80117e2:	4611      	mov	r1, r2
 80117e4:	4798      	blx	r3
 80117e6:	4603      	mov	r3, r0
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d004      	beq.n	80117f6 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	685b      	ldr	r3, [r3, #4]
 80117f0:	4618      	mov	r0, r3
 80117f2:	f001 fce7 	bl	80131c4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80117f6:	6879      	ldr	r1, [r7, #4]
 80117f8:	2009      	movs	r0, #9
 80117fa:	f000 fe33 	bl	8012464 <memp_free>
      break;
 80117fe:	e018      	b.n	8011832 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	685b      	ldr	r3, [r3, #4]
 8011804:	687a      	ldr	r2, [r7, #4]
 8011806:	6892      	ldr	r2, [r2, #8]
 8011808:	4610      	mov	r0, r2
 801180a:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801180c:	6879      	ldr	r1, [r7, #4]
 801180e:	2008      	movs	r0, #8
 8011810:	f000 fe28 	bl	8012464 <memp_free>
      break;
 8011814:	e00d      	b.n	8011832 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	687a      	ldr	r2, [r7, #4]
 801181c:	6892      	ldr	r2, [r2, #8]
 801181e:	4610      	mov	r0, r2
 8011820:	4798      	blx	r3
      break;
 8011822:	e006      	b.n	8011832 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011824:	4b05      	ldr	r3, [pc, #20]	; (801183c <tcpip_thread_handle_msg+0x84>)
 8011826:	22cf      	movs	r2, #207	; 0xcf
 8011828:	4905      	ldr	r1, [pc, #20]	; (8011840 <tcpip_thread_handle_msg+0x88>)
 801182a:	4806      	ldr	r0, [pc, #24]	; (8011844 <tcpip_thread_handle_msg+0x8c>)
 801182c:	f00e fa34 	bl	801fc98 <iprintf>
      break;
 8011830:	bf00      	nop
  }
}
 8011832:	bf00      	nop
 8011834:	3708      	adds	r7, #8
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}
 801183a:	bf00      	nop
 801183c:	08021adc 	.word	0x08021adc
 8011840:	08021b0c 	.word	0x08021b0c
 8011844:	08021b2c 	.word	0x08021b2c

08011848 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b086      	sub	sp, #24
 801184c:	af00      	add	r7, sp, #0
 801184e:	60f8      	str	r0, [r7, #12]
 8011850:	60b9      	str	r1, [r7, #8]
 8011852:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8011854:	481a      	ldr	r0, [pc, #104]	; (80118c0 <tcpip_inpkt+0x78>)
 8011856:	f00d f825 	bl	801e8a4 <sys_mbox_valid>
 801185a:	4603      	mov	r3, r0
 801185c:	2b00      	cmp	r3, #0
 801185e:	d105      	bne.n	801186c <tcpip_inpkt+0x24>
 8011860:	4b18      	ldr	r3, [pc, #96]	; (80118c4 <tcpip_inpkt+0x7c>)
 8011862:	22fc      	movs	r2, #252	; 0xfc
 8011864:	4918      	ldr	r1, [pc, #96]	; (80118c8 <tcpip_inpkt+0x80>)
 8011866:	4819      	ldr	r0, [pc, #100]	; (80118cc <tcpip_inpkt+0x84>)
 8011868:	f00e fa16 	bl	801fc98 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801186c:	2009      	movs	r0, #9
 801186e:	f000 fda7 	bl	80123c0 <memp_malloc>
 8011872:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8011874:	697b      	ldr	r3, [r7, #20]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d102      	bne.n	8011880 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801187a:	f04f 33ff 	mov.w	r3, #4294967295
 801187e:	e01a      	b.n	80118b6 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	2200      	movs	r2, #0
 8011884:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8011886:	697b      	ldr	r3, [r7, #20]
 8011888:	68fa      	ldr	r2, [r7, #12]
 801188a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801188c:	697b      	ldr	r3, [r7, #20]
 801188e:	68ba      	ldr	r2, [r7, #8]
 8011890:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	687a      	ldr	r2, [r7, #4]
 8011896:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8011898:	6979      	ldr	r1, [r7, #20]
 801189a:	4809      	ldr	r0, [pc, #36]	; (80118c0 <tcpip_inpkt+0x78>)
 801189c:	f00c ffa0 	bl	801e7e0 <sys_mbox_trypost>
 80118a0:	4603      	mov	r3, r0
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d006      	beq.n	80118b4 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80118a6:	6979      	ldr	r1, [r7, #20]
 80118a8:	2009      	movs	r0, #9
 80118aa:	f000 fddb 	bl	8012464 <memp_free>
    return ERR_MEM;
 80118ae:	f04f 33ff 	mov.w	r3, #4294967295
 80118b2:	e000      	b.n	80118b6 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 80118b4:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 80118b6:	4618      	mov	r0, r3
 80118b8:	3718      	adds	r7, #24
 80118ba:	46bd      	mov	sp, r7
 80118bc:	bd80      	pop	{r7, pc}
 80118be:	bf00      	nop
 80118c0:	2000af60 	.word	0x2000af60
 80118c4:	08021adc 	.word	0x08021adc
 80118c8:	08021b54 	.word	0x08021b54
 80118cc:	08021b2c 	.word	0x08021b2c

080118d0 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80118d0:	b580      	push	{r7, lr}
 80118d2:	b082      	sub	sp, #8
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	6078      	str	r0, [r7, #4]
 80118d8:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80118e0:	f003 0318 	and.w	r3, r3, #24
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d006      	beq.n	80118f6 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80118e8:	4a08      	ldr	r2, [pc, #32]	; (801190c <tcpip_input+0x3c>)
 80118ea:	6839      	ldr	r1, [r7, #0]
 80118ec:	6878      	ldr	r0, [r7, #4]
 80118ee:	f7ff ffab 	bl	8011848 <tcpip_inpkt>
 80118f2:	4603      	mov	r3, r0
 80118f4:	e005      	b.n	8011902 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80118f6:	4a06      	ldr	r2, [pc, #24]	; (8011910 <tcpip_input+0x40>)
 80118f8:	6839      	ldr	r1, [r7, #0]
 80118fa:	6878      	ldr	r0, [r7, #4]
 80118fc:	f7ff ffa4 	bl	8011848 <tcpip_inpkt>
 8011900:	4603      	mov	r3, r0
}
 8011902:	4618      	mov	r0, r3
 8011904:	3708      	adds	r7, #8
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}
 801190a:	bf00      	nop
 801190c:	0801e5dd 	.word	0x0801e5dd
 8011910:	0801d4b5 	.word	0x0801d4b5

08011914 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b084      	sub	sp, #16
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
 801191c:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801191e:	4819      	ldr	r0, [pc, #100]	; (8011984 <tcpip_try_callback+0x70>)
 8011920:	f00c ffc0 	bl	801e8a4 <sys_mbox_valid>
 8011924:	4603      	mov	r3, r0
 8011926:	2b00      	cmp	r3, #0
 8011928:	d106      	bne.n	8011938 <tcpip_try_callback+0x24>
 801192a:	4b17      	ldr	r3, [pc, #92]	; (8011988 <tcpip_try_callback+0x74>)
 801192c:	f240 125d 	movw	r2, #349	; 0x15d
 8011930:	4916      	ldr	r1, [pc, #88]	; (801198c <tcpip_try_callback+0x78>)
 8011932:	4817      	ldr	r0, [pc, #92]	; (8011990 <tcpip_try_callback+0x7c>)
 8011934:	f00e f9b0 	bl	801fc98 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8011938:	2008      	movs	r0, #8
 801193a:	f000 fd41 	bl	80123c0 <memp_malloc>
 801193e:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d102      	bne.n	801194c <tcpip_try_callback+0x38>
    return ERR_MEM;
 8011946:	f04f 33ff 	mov.w	r3, #4294967295
 801194a:	e017      	b.n	801197c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	2201      	movs	r2, #1
 8011950:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	687a      	ldr	r2, [r7, #4]
 8011956:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	683a      	ldr	r2, [r7, #0]
 801195c:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801195e:	68f9      	ldr	r1, [r7, #12]
 8011960:	4808      	ldr	r0, [pc, #32]	; (8011984 <tcpip_try_callback+0x70>)
 8011962:	f00c ff3d 	bl	801e7e0 <sys_mbox_trypost>
 8011966:	4603      	mov	r3, r0
 8011968:	2b00      	cmp	r3, #0
 801196a:	d006      	beq.n	801197a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801196c:	68f9      	ldr	r1, [r7, #12]
 801196e:	2008      	movs	r0, #8
 8011970:	f000 fd78 	bl	8012464 <memp_free>
    return ERR_MEM;
 8011974:	f04f 33ff 	mov.w	r3, #4294967295
 8011978:	e000      	b.n	801197c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801197a:	2300      	movs	r3, #0
}
 801197c:	4618      	mov	r0, r3
 801197e:	3710      	adds	r7, #16
 8011980:	46bd      	mov	sp, r7
 8011982:	bd80      	pop	{r7, pc}
 8011984:	2000af60 	.word	0x2000af60
 8011988:	08021adc 	.word	0x08021adc
 801198c:	08021b54 	.word	0x08021b54
 8011990:	08021b2c 	.word	0x08021b2c

08011994 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b084      	sub	sp, #16
 8011998:	af00      	add	r7, sp, #0
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	60b9      	str	r1, [r7, #8]
 801199e:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80119a0:	4806      	ldr	r0, [pc, #24]	; (80119bc <tcpip_send_msg_wait_sem+0x28>)
 80119a2:	f00d f84d 	bl	801ea40 <sys_mutex_lock>
  fn(apimsg);
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	68b8      	ldr	r0, [r7, #8]
 80119aa:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80119ac:	4803      	ldr	r0, [pc, #12]	; (80119bc <tcpip_send_msg_wait_sem+0x28>)
 80119ae:	f00d f856 	bl	801ea5e <sys_mutex_unlock>
  return ERR_OK;
 80119b2:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 80119b4:	4618      	mov	r0, r3
 80119b6:	3710      	adds	r7, #16
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd80      	pop	{r7, pc}
 80119bc:	200102bc 	.word	0x200102bc

080119c0 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b084      	sub	sp, #16
 80119c4:	af02      	add	r7, sp, #8
 80119c6:	6078      	str	r0, [r7, #4]
 80119c8:	6039      	str	r1, [r7, #0]
  lwip_init();
 80119ca:	f000 f871 	bl	8011ab0 <lwip_init>

  tcpip_init_done = initfunc;
 80119ce:	4a17      	ldr	r2, [pc, #92]	; (8011a2c <tcpip_init+0x6c>)
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80119d4:	4a16      	ldr	r2, [pc, #88]	; (8011a30 <tcpip_init+0x70>)
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80119da:	2106      	movs	r1, #6
 80119dc:	4815      	ldr	r0, [pc, #84]	; (8011a34 <tcpip_init+0x74>)
 80119de:	f00c fed3 	bl	801e788 <sys_mbox_new>
 80119e2:	4603      	mov	r3, r0
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d006      	beq.n	80119f6 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80119e8:	4b13      	ldr	r3, [pc, #76]	; (8011a38 <tcpip_init+0x78>)
 80119ea:	f240 2261 	movw	r2, #609	; 0x261
 80119ee:	4913      	ldr	r1, [pc, #76]	; (8011a3c <tcpip_init+0x7c>)
 80119f0:	4813      	ldr	r0, [pc, #76]	; (8011a40 <tcpip_init+0x80>)
 80119f2:	f00e f951 	bl	801fc98 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80119f6:	4813      	ldr	r0, [pc, #76]	; (8011a44 <tcpip_init+0x84>)
 80119f8:	f00d f80c 	bl	801ea14 <sys_mutex_new>
 80119fc:	4603      	mov	r3, r0
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d006      	beq.n	8011a10 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8011a02:	4b0d      	ldr	r3, [pc, #52]	; (8011a38 <tcpip_init+0x78>)
 8011a04:	f240 2265 	movw	r2, #613	; 0x265
 8011a08:	490f      	ldr	r1, [pc, #60]	; (8011a48 <tcpip_init+0x88>)
 8011a0a:	480d      	ldr	r0, [pc, #52]	; (8011a40 <tcpip_init+0x80>)
 8011a0c:	f00e f944 	bl	801fc98 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8011a10:	2318      	movs	r3, #24
 8011a12:	9300      	str	r3, [sp, #0]
 8011a14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a18:	2200      	movs	r2, #0
 8011a1a:	490c      	ldr	r1, [pc, #48]	; (8011a4c <tcpip_init+0x8c>)
 8011a1c:	480c      	ldr	r0, [pc, #48]	; (8011a50 <tcpip_init+0x90>)
 8011a1e:	f00d f82b 	bl	801ea78 <sys_thread_new>
}
 8011a22:	bf00      	nop
 8011a24:	3708      	adds	r7, #8
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	2000af58 	.word	0x2000af58
 8011a30:	2000af5c 	.word	0x2000af5c
 8011a34:	2000af60 	.word	0x2000af60
 8011a38:	08021adc 	.word	0x08021adc
 8011a3c:	08021b64 	.word	0x08021b64
 8011a40:	08021b2c 	.word	0x08021b2c
 8011a44:	200102bc 	.word	0x200102bc
 8011a48:	08021b88 	.word	0x08021b88
 8011a4c:	08011751 	.word	0x08011751
 8011a50:	08021bac 	.word	0x08021bac

08011a54 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011a54:	b480      	push	{r7}
 8011a56:	b083      	sub	sp, #12
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8011a5e:	88fb      	ldrh	r3, [r7, #6]
 8011a60:	021b      	lsls	r3, r3, #8
 8011a62:	b21a      	sxth	r2, r3
 8011a64:	88fb      	ldrh	r3, [r7, #6]
 8011a66:	0a1b      	lsrs	r3, r3, #8
 8011a68:	b29b      	uxth	r3, r3
 8011a6a:	b21b      	sxth	r3, r3
 8011a6c:	4313      	orrs	r3, r2
 8011a6e:	b21b      	sxth	r3, r3
 8011a70:	b29b      	uxth	r3, r3
}
 8011a72:	4618      	mov	r0, r3
 8011a74:	370c      	adds	r7, #12
 8011a76:	46bd      	mov	sp, r7
 8011a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a7c:	4770      	bx	lr

08011a7e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8011a7e:	b480      	push	{r7}
 8011a80:	b083      	sub	sp, #12
 8011a82:	af00      	add	r7, sp, #0
 8011a84:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	061a      	lsls	r2, r3, #24
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	021b      	lsls	r3, r3, #8
 8011a8e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011a92:	431a      	orrs	r2, r3
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	0a1b      	lsrs	r3, r3, #8
 8011a98:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011a9c:	431a      	orrs	r2, r3
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	0e1b      	lsrs	r3, r3, #24
 8011aa2:	4313      	orrs	r3, r2
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	370c      	adds	r7, #12
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aae:	4770      	bx	lr

08011ab0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8011aba:	f00c ff9f 	bl	801e9fc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8011abe:	f000 f8d5 	bl	8011c6c <mem_init>
  memp_init();
 8011ac2:	f000 fc31 	bl	8012328 <memp_init>
  pbuf_init();
  netif_init();
 8011ac6:	f000 fcf7 	bl	80124b8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011aca:	f008 f821 	bl	8019b10 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011ace:	f001 fe23 	bl	8013718 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011ad2:	f007 ff63 	bl	801999c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011ad6:	bf00      	nop
 8011ad8:	3708      	adds	r7, #8
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}
	...

08011ae0 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011ae0:	b480      	push	{r7}
 8011ae2:	b083      	sub	sp, #12
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8011aea:	4b05      	ldr	r3, [pc, #20]	; (8011b00 <ptr_to_mem+0x20>)
 8011aec:	681a      	ldr	r2, [r3, #0]
 8011aee:	88fb      	ldrh	r3, [r7, #6]
 8011af0:	4413      	add	r3, r2
}
 8011af2:	4618      	mov	r0, r3
 8011af4:	370c      	adds	r7, #12
 8011af6:	46bd      	mov	sp, r7
 8011af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afc:	4770      	bx	lr
 8011afe:	bf00      	nop
 8011b00:	2000af64 	.word	0x2000af64

08011b04 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011b04:	b480      	push	{r7}
 8011b06:	b083      	sub	sp, #12
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011b0c:	4b05      	ldr	r3, [pc, #20]	; (8011b24 <mem_to_ptr+0x20>)
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	687a      	ldr	r2, [r7, #4]
 8011b12:	1ad3      	subs	r3, r2, r3
 8011b14:	b29b      	uxth	r3, r3
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	370c      	adds	r7, #12
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b20:	4770      	bx	lr
 8011b22:	bf00      	nop
 8011b24:	2000af64 	.word	0x2000af64

08011b28 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011b28:	b590      	push	{r4, r7, lr}
 8011b2a:	b085      	sub	sp, #20
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011b30:	4b45      	ldr	r3, [pc, #276]	; (8011c48 <plug_holes+0x120>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	687a      	ldr	r2, [r7, #4]
 8011b36:	429a      	cmp	r2, r3
 8011b38:	d206      	bcs.n	8011b48 <plug_holes+0x20>
 8011b3a:	4b44      	ldr	r3, [pc, #272]	; (8011c4c <plug_holes+0x124>)
 8011b3c:	f240 12df 	movw	r2, #479	; 0x1df
 8011b40:	4943      	ldr	r1, [pc, #268]	; (8011c50 <plug_holes+0x128>)
 8011b42:	4844      	ldr	r0, [pc, #272]	; (8011c54 <plug_holes+0x12c>)
 8011b44:	f00e f8a8 	bl	801fc98 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011b48:	4b43      	ldr	r3, [pc, #268]	; (8011c58 <plug_holes+0x130>)
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	687a      	ldr	r2, [r7, #4]
 8011b4e:	429a      	cmp	r2, r3
 8011b50:	d306      	bcc.n	8011b60 <plug_holes+0x38>
 8011b52:	4b3e      	ldr	r3, [pc, #248]	; (8011c4c <plug_holes+0x124>)
 8011b54:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011b58:	4940      	ldr	r1, [pc, #256]	; (8011c5c <plug_holes+0x134>)
 8011b5a:	483e      	ldr	r0, [pc, #248]	; (8011c54 <plug_holes+0x12c>)
 8011b5c:	f00e f89c 	bl	801fc98 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	791b      	ldrb	r3, [r3, #4]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d006      	beq.n	8011b76 <plug_holes+0x4e>
 8011b68:	4b38      	ldr	r3, [pc, #224]	; (8011c4c <plug_holes+0x124>)
 8011b6a:	f240 12e1 	movw	r2, #481	; 0x1e1
 8011b6e:	493c      	ldr	r1, [pc, #240]	; (8011c60 <plug_holes+0x138>)
 8011b70:	4838      	ldr	r0, [pc, #224]	; (8011c54 <plug_holes+0x12c>)
 8011b72:	f00e f891 	bl	801fc98 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	881b      	ldrh	r3, [r3, #0]
 8011b7a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011b7e:	d906      	bls.n	8011b8e <plug_holes+0x66>
 8011b80:	4b32      	ldr	r3, [pc, #200]	; (8011c4c <plug_holes+0x124>)
 8011b82:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8011b86:	4937      	ldr	r1, [pc, #220]	; (8011c64 <plug_holes+0x13c>)
 8011b88:	4832      	ldr	r0, [pc, #200]	; (8011c54 <plug_holes+0x12c>)
 8011b8a:	f00e f885 	bl	801fc98 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	881b      	ldrh	r3, [r3, #0]
 8011b92:	4618      	mov	r0, r3
 8011b94:	f7ff ffa4 	bl	8011ae0 <ptr_to_mem>
 8011b98:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011b9a:	687a      	ldr	r2, [r7, #4]
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	429a      	cmp	r2, r3
 8011ba0:	d024      	beq.n	8011bec <plug_holes+0xc4>
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	791b      	ldrb	r3, [r3, #4]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d120      	bne.n	8011bec <plug_holes+0xc4>
 8011baa:	4b2b      	ldr	r3, [pc, #172]	; (8011c58 <plug_holes+0x130>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	68fa      	ldr	r2, [r7, #12]
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	d01b      	beq.n	8011bec <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011bb4:	4b2c      	ldr	r3, [pc, #176]	; (8011c68 <plug_holes+0x140>)
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	68fa      	ldr	r2, [r7, #12]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d102      	bne.n	8011bc4 <plug_holes+0x9c>
      lfree = mem;
 8011bbe:	4a2a      	ldr	r2, [pc, #168]	; (8011c68 <plug_holes+0x140>)
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	881a      	ldrh	r2, [r3, #0]
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	881b      	ldrh	r3, [r3, #0]
 8011bd0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011bd4:	d00a      	beq.n	8011bec <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	881b      	ldrh	r3, [r3, #0]
 8011bda:	4618      	mov	r0, r3
 8011bdc:	f7ff ff80 	bl	8011ae0 <ptr_to_mem>
 8011be0:	4604      	mov	r4, r0
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	f7ff ff8e 	bl	8011b04 <mem_to_ptr>
 8011be8:	4603      	mov	r3, r0
 8011bea:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	885b      	ldrh	r3, [r3, #2]
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	f7ff ff75 	bl	8011ae0 <ptr_to_mem>
 8011bf6:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011bf8:	68ba      	ldr	r2, [r7, #8]
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	429a      	cmp	r2, r3
 8011bfe:	d01f      	beq.n	8011c40 <plug_holes+0x118>
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	791b      	ldrb	r3, [r3, #4]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d11b      	bne.n	8011c40 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011c08:	4b17      	ldr	r3, [pc, #92]	; (8011c68 <plug_holes+0x140>)
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	687a      	ldr	r2, [r7, #4]
 8011c0e:	429a      	cmp	r2, r3
 8011c10:	d102      	bne.n	8011c18 <plug_holes+0xf0>
      lfree = pmem;
 8011c12:	4a15      	ldr	r2, [pc, #84]	; (8011c68 <plug_holes+0x140>)
 8011c14:	68bb      	ldr	r3, [r7, #8]
 8011c16:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	881a      	ldrh	r2, [r3, #0]
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	881b      	ldrh	r3, [r3, #0]
 8011c24:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011c28:	d00a      	beq.n	8011c40 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	881b      	ldrh	r3, [r3, #0]
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f7ff ff56 	bl	8011ae0 <ptr_to_mem>
 8011c34:	4604      	mov	r4, r0
 8011c36:	68b8      	ldr	r0, [r7, #8]
 8011c38:	f7ff ff64 	bl	8011b04 <mem_to_ptr>
 8011c3c:	4603      	mov	r3, r0
 8011c3e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011c40:	bf00      	nop
 8011c42:	3714      	adds	r7, #20
 8011c44:	46bd      	mov	sp, r7
 8011c46:	bd90      	pop	{r4, r7, pc}
 8011c48:	2000af64 	.word	0x2000af64
 8011c4c:	08021bbc 	.word	0x08021bbc
 8011c50:	08021bec 	.word	0x08021bec
 8011c54:	08021c04 	.word	0x08021c04
 8011c58:	2000af68 	.word	0x2000af68
 8011c5c:	08021c2c 	.word	0x08021c2c
 8011c60:	08021c48 	.word	0x08021c48
 8011c64:	08021c64 	.word	0x08021c64
 8011c68:	2000af70 	.word	0x2000af70

08011c6c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b082      	sub	sp, #8
 8011c70:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011c72:	4b1f      	ldr	r3, [pc, #124]	; (8011cf0 <mem_init+0x84>)
 8011c74:	3303      	adds	r3, #3
 8011c76:	f023 0303 	bic.w	r3, r3, #3
 8011c7a:	461a      	mov	r2, r3
 8011c7c:	4b1d      	ldr	r3, [pc, #116]	; (8011cf4 <mem_init+0x88>)
 8011c7e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011c80:	4b1c      	ldr	r3, [pc, #112]	; (8011cf4 <mem_init+0x88>)
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8011c8c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	2200      	movs	r2, #0
 8011c92:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2200      	movs	r2, #0
 8011c98:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8011c9a:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8011c9e:	f7ff ff1f 	bl	8011ae0 <ptr_to_mem>
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	4a14      	ldr	r2, [pc, #80]	; (8011cf8 <mem_init+0x8c>)
 8011ca6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8011ca8:	4b13      	ldr	r3, [pc, #76]	; (8011cf8 <mem_init+0x8c>)
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	2201      	movs	r2, #1
 8011cae:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8011cb0:	4b11      	ldr	r3, [pc, #68]	; (8011cf8 <mem_init+0x8c>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8011cb8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8011cba:	4b0f      	ldr	r3, [pc, #60]	; (8011cf8 <mem_init+0x8c>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8011cc2:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011cc4:	4b0b      	ldr	r3, [pc, #44]	; (8011cf4 <mem_init+0x88>)
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	4a0c      	ldr	r2, [pc, #48]	; (8011cfc <mem_init+0x90>)
 8011cca:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8011ccc:	480c      	ldr	r0, [pc, #48]	; (8011d00 <mem_init+0x94>)
 8011cce:	f00c fea1 	bl	801ea14 <sys_mutex_new>
 8011cd2:	4603      	mov	r3, r0
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d006      	beq.n	8011ce6 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8011cd8:	4b0a      	ldr	r3, [pc, #40]	; (8011d04 <mem_init+0x98>)
 8011cda:	f240 221f 	movw	r2, #543	; 0x21f
 8011cde:	490a      	ldr	r1, [pc, #40]	; (8011d08 <mem_init+0x9c>)
 8011ce0:	480a      	ldr	r0, [pc, #40]	; (8011d0c <mem_init+0xa0>)
 8011ce2:	f00d ffd9 	bl	801fc98 <iprintf>
  }
}
 8011ce6:	bf00      	nop
 8011ce8:	3708      	adds	r7, #8
 8011cea:	46bd      	mov	sp, r7
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	200102d8 	.word	0x200102d8
 8011cf4:	2000af64 	.word	0x2000af64
 8011cf8:	2000af68 	.word	0x2000af68
 8011cfc:	2000af70 	.word	0x2000af70
 8011d00:	2000af6c 	.word	0x2000af6c
 8011d04:	08021bbc 	.word	0x08021bbc
 8011d08:	08021c90 	.word	0x08021c90
 8011d0c:	08021c04 	.word	0x08021c04

08011d10 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b086      	sub	sp, #24
 8011d14:	af00      	add	r7, sp, #0
 8011d16:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011d18:	6878      	ldr	r0, [r7, #4]
 8011d1a:	f7ff fef3 	bl	8011b04 <mem_to_ptr>
 8011d1e:	4603      	mov	r3, r0
 8011d20:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	881b      	ldrh	r3, [r3, #0]
 8011d26:	4618      	mov	r0, r3
 8011d28:	f7ff feda 	bl	8011ae0 <ptr_to_mem>
 8011d2c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	885b      	ldrh	r3, [r3, #2]
 8011d32:	4618      	mov	r0, r3
 8011d34:	f7ff fed4 	bl	8011ae0 <ptr_to_mem>
 8011d38:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	881b      	ldrh	r3, [r3, #0]
 8011d3e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011d42:	d818      	bhi.n	8011d76 <mem_link_valid+0x66>
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	885b      	ldrh	r3, [r3, #2]
 8011d48:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011d4c:	d813      	bhi.n	8011d76 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011d52:	8afa      	ldrh	r2, [r7, #22]
 8011d54:	429a      	cmp	r2, r3
 8011d56:	d004      	beq.n	8011d62 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011d58:	68fb      	ldr	r3, [r7, #12]
 8011d5a:	881b      	ldrh	r3, [r3, #0]
 8011d5c:	8afa      	ldrh	r2, [r7, #22]
 8011d5e:	429a      	cmp	r2, r3
 8011d60:	d109      	bne.n	8011d76 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011d62:	4b08      	ldr	r3, [pc, #32]	; (8011d84 <mem_link_valid+0x74>)
 8011d64:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011d66:	693a      	ldr	r2, [r7, #16]
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	d006      	beq.n	8011d7a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011d6c:	693b      	ldr	r3, [r7, #16]
 8011d6e:	885b      	ldrh	r3, [r3, #2]
 8011d70:	8afa      	ldrh	r2, [r7, #22]
 8011d72:	429a      	cmp	r2, r3
 8011d74:	d001      	beq.n	8011d7a <mem_link_valid+0x6a>
    return 0;
 8011d76:	2300      	movs	r3, #0
 8011d78:	e000      	b.n	8011d7c <mem_link_valid+0x6c>
  }
  return 1;
 8011d7a:	2301      	movs	r3, #1
}
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	3718      	adds	r7, #24
 8011d80:	46bd      	mov	sp, r7
 8011d82:	bd80      	pop	{r7, pc}
 8011d84:	2000af68 	.word	0x2000af68

08011d88 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b088      	sub	sp, #32
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d070      	beq.n	8011e78 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	f003 0303 	and.w	r3, r3, #3
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d00d      	beq.n	8011dbc <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011da0:	4b37      	ldr	r3, [pc, #220]	; (8011e80 <mem_free+0xf8>)
 8011da2:	f240 2273 	movw	r2, #627	; 0x273
 8011da6:	4937      	ldr	r1, [pc, #220]	; (8011e84 <mem_free+0xfc>)
 8011da8:	4837      	ldr	r0, [pc, #220]	; (8011e88 <mem_free+0x100>)
 8011daa:	f00d ff75 	bl	801fc98 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011dae:	f00c fe83 	bl	801eab8 <sys_arch_protect>
 8011db2:	60f8      	str	r0, [r7, #12]
 8011db4:	68f8      	ldr	r0, [r7, #12]
 8011db6:	f00c fe8d 	bl	801ead4 <sys_arch_unprotect>
    return;
 8011dba:	e05e      	b.n	8011e7a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	3b08      	subs	r3, #8
 8011dc0:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011dc2:	4b32      	ldr	r3, [pc, #200]	; (8011e8c <mem_free+0x104>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	69fa      	ldr	r2, [r7, #28]
 8011dc8:	429a      	cmp	r2, r3
 8011dca:	d306      	bcc.n	8011dda <mem_free+0x52>
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	f103 020c 	add.w	r2, r3, #12
 8011dd2:	4b2f      	ldr	r3, [pc, #188]	; (8011e90 <mem_free+0x108>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	429a      	cmp	r2, r3
 8011dd8:	d90d      	bls.n	8011df6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011dda:	4b29      	ldr	r3, [pc, #164]	; (8011e80 <mem_free+0xf8>)
 8011ddc:	f240 227f 	movw	r2, #639	; 0x27f
 8011de0:	492c      	ldr	r1, [pc, #176]	; (8011e94 <mem_free+0x10c>)
 8011de2:	4829      	ldr	r0, [pc, #164]	; (8011e88 <mem_free+0x100>)
 8011de4:	f00d ff58 	bl	801fc98 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011de8:	f00c fe66 	bl	801eab8 <sys_arch_protect>
 8011dec:	6138      	str	r0, [r7, #16]
 8011dee:	6938      	ldr	r0, [r7, #16]
 8011df0:	f00c fe70 	bl	801ead4 <sys_arch_unprotect>
    return;
 8011df4:	e041      	b.n	8011e7a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011df6:	4828      	ldr	r0, [pc, #160]	; (8011e98 <mem_free+0x110>)
 8011df8:	f00c fe22 	bl	801ea40 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011dfc:	69fb      	ldr	r3, [r7, #28]
 8011dfe:	791b      	ldrb	r3, [r3, #4]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d110      	bne.n	8011e26 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011e04:	4b1e      	ldr	r3, [pc, #120]	; (8011e80 <mem_free+0xf8>)
 8011e06:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8011e0a:	4924      	ldr	r1, [pc, #144]	; (8011e9c <mem_free+0x114>)
 8011e0c:	481e      	ldr	r0, [pc, #120]	; (8011e88 <mem_free+0x100>)
 8011e0e:	f00d ff43 	bl	801fc98 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011e12:	4821      	ldr	r0, [pc, #132]	; (8011e98 <mem_free+0x110>)
 8011e14:	f00c fe23 	bl	801ea5e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011e18:	f00c fe4e 	bl	801eab8 <sys_arch_protect>
 8011e1c:	6178      	str	r0, [r7, #20]
 8011e1e:	6978      	ldr	r0, [r7, #20]
 8011e20:	f00c fe58 	bl	801ead4 <sys_arch_unprotect>
    return;
 8011e24:	e029      	b.n	8011e7a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011e26:	69f8      	ldr	r0, [r7, #28]
 8011e28:	f7ff ff72 	bl	8011d10 <mem_link_valid>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d110      	bne.n	8011e54 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011e32:	4b13      	ldr	r3, [pc, #76]	; (8011e80 <mem_free+0xf8>)
 8011e34:	f240 2295 	movw	r2, #661	; 0x295
 8011e38:	4919      	ldr	r1, [pc, #100]	; (8011ea0 <mem_free+0x118>)
 8011e3a:	4813      	ldr	r0, [pc, #76]	; (8011e88 <mem_free+0x100>)
 8011e3c:	f00d ff2c 	bl	801fc98 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011e40:	4815      	ldr	r0, [pc, #84]	; (8011e98 <mem_free+0x110>)
 8011e42:	f00c fe0c 	bl	801ea5e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011e46:	f00c fe37 	bl	801eab8 <sys_arch_protect>
 8011e4a:	61b8      	str	r0, [r7, #24]
 8011e4c:	69b8      	ldr	r0, [r7, #24]
 8011e4e:	f00c fe41 	bl	801ead4 <sys_arch_unprotect>
    return;
 8011e52:	e012      	b.n	8011e7a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011e54:	69fb      	ldr	r3, [r7, #28]
 8011e56:	2200      	movs	r2, #0
 8011e58:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011e5a:	4b12      	ldr	r3, [pc, #72]	; (8011ea4 <mem_free+0x11c>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	69fa      	ldr	r2, [r7, #28]
 8011e60:	429a      	cmp	r2, r3
 8011e62:	d202      	bcs.n	8011e6a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011e64:	4a0f      	ldr	r2, [pc, #60]	; (8011ea4 <mem_free+0x11c>)
 8011e66:	69fb      	ldr	r3, [r7, #28]
 8011e68:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011e6a:	69f8      	ldr	r0, [r7, #28]
 8011e6c:	f7ff fe5c 	bl	8011b28 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011e70:	4809      	ldr	r0, [pc, #36]	; (8011e98 <mem_free+0x110>)
 8011e72:	f00c fdf4 	bl	801ea5e <sys_mutex_unlock>
 8011e76:	e000      	b.n	8011e7a <mem_free+0xf2>
    return;
 8011e78:	bf00      	nop
}
 8011e7a:	3720      	adds	r7, #32
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}
 8011e80:	08021bbc 	.word	0x08021bbc
 8011e84:	08021cac 	.word	0x08021cac
 8011e88:	08021c04 	.word	0x08021c04
 8011e8c:	2000af64 	.word	0x2000af64
 8011e90:	2000af68 	.word	0x2000af68
 8011e94:	08021cd0 	.word	0x08021cd0
 8011e98:	2000af6c 	.word	0x2000af6c
 8011e9c:	08021cec 	.word	0x08021cec
 8011ea0:	08021d14 	.word	0x08021d14
 8011ea4:	2000af70 	.word	0x2000af70

08011ea8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b088      	sub	sp, #32
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
 8011eb0:	460b      	mov	r3, r1
 8011eb2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011eb4:	887b      	ldrh	r3, [r7, #2]
 8011eb6:	3303      	adds	r3, #3
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	f023 0303 	bic.w	r3, r3, #3
 8011ebe:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011ec0:	8bfb      	ldrh	r3, [r7, #30]
 8011ec2:	2b0b      	cmp	r3, #11
 8011ec4:	d801      	bhi.n	8011eca <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011ec6:	230c      	movs	r3, #12
 8011ec8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011eca:	8bfb      	ldrh	r3, [r7, #30]
 8011ecc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011ed0:	d803      	bhi.n	8011eda <mem_trim+0x32>
 8011ed2:	8bfa      	ldrh	r2, [r7, #30]
 8011ed4:	887b      	ldrh	r3, [r7, #2]
 8011ed6:	429a      	cmp	r2, r3
 8011ed8:	d201      	bcs.n	8011ede <mem_trim+0x36>
    return NULL;
 8011eda:	2300      	movs	r3, #0
 8011edc:	e0d8      	b.n	8012090 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011ede:	4b6e      	ldr	r3, [pc, #440]	; (8012098 <mem_trim+0x1f0>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	687a      	ldr	r2, [r7, #4]
 8011ee4:	429a      	cmp	r2, r3
 8011ee6:	d304      	bcc.n	8011ef2 <mem_trim+0x4a>
 8011ee8:	4b6c      	ldr	r3, [pc, #432]	; (801209c <mem_trim+0x1f4>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	687a      	ldr	r2, [r7, #4]
 8011eee:	429a      	cmp	r2, r3
 8011ef0:	d306      	bcc.n	8011f00 <mem_trim+0x58>
 8011ef2:	4b6b      	ldr	r3, [pc, #428]	; (80120a0 <mem_trim+0x1f8>)
 8011ef4:	f240 22d1 	movw	r2, #721	; 0x2d1
 8011ef8:	496a      	ldr	r1, [pc, #424]	; (80120a4 <mem_trim+0x1fc>)
 8011efa:	486b      	ldr	r0, [pc, #428]	; (80120a8 <mem_trim+0x200>)
 8011efc:	f00d fecc 	bl	801fc98 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8011f00:	4b65      	ldr	r3, [pc, #404]	; (8012098 <mem_trim+0x1f0>)
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	687a      	ldr	r2, [r7, #4]
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d304      	bcc.n	8011f14 <mem_trim+0x6c>
 8011f0a:	4b64      	ldr	r3, [pc, #400]	; (801209c <mem_trim+0x1f4>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	687a      	ldr	r2, [r7, #4]
 8011f10:	429a      	cmp	r2, r3
 8011f12:	d307      	bcc.n	8011f24 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011f14:	f00c fdd0 	bl	801eab8 <sys_arch_protect>
 8011f18:	60b8      	str	r0, [r7, #8]
 8011f1a:	68b8      	ldr	r0, [r7, #8]
 8011f1c:	f00c fdda 	bl	801ead4 <sys_arch_unprotect>
    return rmem;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	e0b5      	b.n	8012090 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	3b08      	subs	r3, #8
 8011f28:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011f2a:	69b8      	ldr	r0, [r7, #24]
 8011f2c:	f7ff fdea 	bl	8011b04 <mem_to_ptr>
 8011f30:	4603      	mov	r3, r0
 8011f32:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011f34:	69bb      	ldr	r3, [r7, #24]
 8011f36:	881a      	ldrh	r2, [r3, #0]
 8011f38:	8afb      	ldrh	r3, [r7, #22]
 8011f3a:	1ad3      	subs	r3, r2, r3
 8011f3c:	b29b      	uxth	r3, r3
 8011f3e:	3b08      	subs	r3, #8
 8011f40:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8011f42:	8bfa      	ldrh	r2, [r7, #30]
 8011f44:	8abb      	ldrh	r3, [r7, #20]
 8011f46:	429a      	cmp	r2, r3
 8011f48:	d906      	bls.n	8011f58 <mem_trim+0xb0>
 8011f4a:	4b55      	ldr	r3, [pc, #340]	; (80120a0 <mem_trim+0x1f8>)
 8011f4c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8011f50:	4956      	ldr	r1, [pc, #344]	; (80120ac <mem_trim+0x204>)
 8011f52:	4855      	ldr	r0, [pc, #340]	; (80120a8 <mem_trim+0x200>)
 8011f54:	f00d fea0 	bl	801fc98 <iprintf>
  if (newsize > size) {
 8011f58:	8bfa      	ldrh	r2, [r7, #30]
 8011f5a:	8abb      	ldrh	r3, [r7, #20]
 8011f5c:	429a      	cmp	r2, r3
 8011f5e:	d901      	bls.n	8011f64 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8011f60:	2300      	movs	r3, #0
 8011f62:	e095      	b.n	8012090 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8011f64:	8bfa      	ldrh	r2, [r7, #30]
 8011f66:	8abb      	ldrh	r3, [r7, #20]
 8011f68:	429a      	cmp	r2, r3
 8011f6a:	d101      	bne.n	8011f70 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	e08f      	b.n	8012090 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011f70:	484f      	ldr	r0, [pc, #316]	; (80120b0 <mem_trim+0x208>)
 8011f72:	f00c fd65 	bl	801ea40 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8011f76:	69bb      	ldr	r3, [r7, #24]
 8011f78:	881b      	ldrh	r3, [r3, #0]
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f7ff fdb0 	bl	8011ae0 <ptr_to_mem>
 8011f80:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8011f82:	693b      	ldr	r3, [r7, #16]
 8011f84:	791b      	ldrb	r3, [r3, #4]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d13f      	bne.n	801200a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011f8a:	69bb      	ldr	r3, [r7, #24]
 8011f8c:	881b      	ldrh	r3, [r3, #0]
 8011f8e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011f92:	d106      	bne.n	8011fa2 <mem_trim+0xfa>
 8011f94:	4b42      	ldr	r3, [pc, #264]	; (80120a0 <mem_trim+0x1f8>)
 8011f96:	f240 22f5 	movw	r2, #757	; 0x2f5
 8011f9a:	4946      	ldr	r1, [pc, #280]	; (80120b4 <mem_trim+0x20c>)
 8011f9c:	4842      	ldr	r0, [pc, #264]	; (80120a8 <mem_trim+0x200>)
 8011f9e:	f00d fe7b 	bl	801fc98 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8011fa2:	693b      	ldr	r3, [r7, #16]
 8011fa4:	881b      	ldrh	r3, [r3, #0]
 8011fa6:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011fa8:	8afa      	ldrh	r2, [r7, #22]
 8011faa:	8bfb      	ldrh	r3, [r7, #30]
 8011fac:	4413      	add	r3, r2
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	3308      	adds	r3, #8
 8011fb2:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011fb4:	4b40      	ldr	r3, [pc, #256]	; (80120b8 <mem_trim+0x210>)
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	693a      	ldr	r2, [r7, #16]
 8011fba:	429a      	cmp	r2, r3
 8011fbc:	d106      	bne.n	8011fcc <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8011fbe:	89fb      	ldrh	r3, [r7, #14]
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f7ff fd8d 	bl	8011ae0 <ptr_to_mem>
 8011fc6:	4603      	mov	r3, r0
 8011fc8:	4a3b      	ldr	r2, [pc, #236]	; (80120b8 <mem_trim+0x210>)
 8011fca:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011fcc:	89fb      	ldrh	r3, [r7, #14]
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f7ff fd86 	bl	8011ae0 <ptr_to_mem>
 8011fd4:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	2200      	movs	r2, #0
 8011fda:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011fdc:	693b      	ldr	r3, [r7, #16]
 8011fde:	89ba      	ldrh	r2, [r7, #12]
 8011fe0:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8011fe2:	693b      	ldr	r3, [r7, #16]
 8011fe4:	8afa      	ldrh	r2, [r7, #22]
 8011fe6:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011fe8:	69bb      	ldr	r3, [r7, #24]
 8011fea:	89fa      	ldrh	r2, [r7, #14]
 8011fec:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011fee:	693b      	ldr	r3, [r7, #16]
 8011ff0:	881b      	ldrh	r3, [r3, #0]
 8011ff2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8011ff6:	d047      	beq.n	8012088 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011ff8:	693b      	ldr	r3, [r7, #16]
 8011ffa:	881b      	ldrh	r3, [r3, #0]
 8011ffc:	4618      	mov	r0, r3
 8011ffe:	f7ff fd6f 	bl	8011ae0 <ptr_to_mem>
 8012002:	4602      	mov	r2, r0
 8012004:	89fb      	ldrh	r3, [r7, #14]
 8012006:	8053      	strh	r3, [r2, #2]
 8012008:	e03e      	b.n	8012088 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801200a:	8bfb      	ldrh	r3, [r7, #30]
 801200c:	f103 0214 	add.w	r2, r3, #20
 8012010:	8abb      	ldrh	r3, [r7, #20]
 8012012:	429a      	cmp	r2, r3
 8012014:	d838      	bhi.n	8012088 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012016:	8afa      	ldrh	r2, [r7, #22]
 8012018:	8bfb      	ldrh	r3, [r7, #30]
 801201a:	4413      	add	r3, r2
 801201c:	b29b      	uxth	r3, r3
 801201e:	3308      	adds	r3, #8
 8012020:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012022:	69bb      	ldr	r3, [r7, #24]
 8012024:	881b      	ldrh	r3, [r3, #0]
 8012026:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801202a:	d106      	bne.n	801203a <mem_trim+0x192>
 801202c:	4b1c      	ldr	r3, [pc, #112]	; (80120a0 <mem_trim+0x1f8>)
 801202e:	f240 3216 	movw	r2, #790	; 0x316
 8012032:	4920      	ldr	r1, [pc, #128]	; (80120b4 <mem_trim+0x20c>)
 8012034:	481c      	ldr	r0, [pc, #112]	; (80120a8 <mem_trim+0x200>)
 8012036:	f00d fe2f 	bl	801fc98 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801203a:	89fb      	ldrh	r3, [r7, #14]
 801203c:	4618      	mov	r0, r3
 801203e:	f7ff fd4f 	bl	8011ae0 <ptr_to_mem>
 8012042:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8012044:	4b1c      	ldr	r3, [pc, #112]	; (80120b8 <mem_trim+0x210>)
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	693a      	ldr	r2, [r7, #16]
 801204a:	429a      	cmp	r2, r3
 801204c:	d202      	bcs.n	8012054 <mem_trim+0x1ac>
      lfree = mem2;
 801204e:	4a1a      	ldr	r2, [pc, #104]	; (80120b8 <mem_trim+0x210>)
 8012050:	693b      	ldr	r3, [r7, #16]
 8012052:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012054:	693b      	ldr	r3, [r7, #16]
 8012056:	2200      	movs	r2, #0
 8012058:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801205a:	69bb      	ldr	r3, [r7, #24]
 801205c:	881a      	ldrh	r2, [r3, #0]
 801205e:	693b      	ldr	r3, [r7, #16]
 8012060:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012062:	693b      	ldr	r3, [r7, #16]
 8012064:	8afa      	ldrh	r2, [r7, #22]
 8012066:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012068:	69bb      	ldr	r3, [r7, #24]
 801206a:	89fa      	ldrh	r2, [r7, #14]
 801206c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	881b      	ldrh	r3, [r3, #0]
 8012072:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012076:	d007      	beq.n	8012088 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	881b      	ldrh	r3, [r3, #0]
 801207c:	4618      	mov	r0, r3
 801207e:	f7ff fd2f 	bl	8011ae0 <ptr_to_mem>
 8012082:	4602      	mov	r2, r0
 8012084:	89fb      	ldrh	r3, [r7, #14]
 8012086:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012088:	4809      	ldr	r0, [pc, #36]	; (80120b0 <mem_trim+0x208>)
 801208a:	f00c fce8 	bl	801ea5e <sys_mutex_unlock>
  return rmem;
 801208e:	687b      	ldr	r3, [r7, #4]
}
 8012090:	4618      	mov	r0, r3
 8012092:	3720      	adds	r7, #32
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}
 8012098:	2000af64 	.word	0x2000af64
 801209c:	2000af68 	.word	0x2000af68
 80120a0:	08021bbc 	.word	0x08021bbc
 80120a4:	08021d48 	.word	0x08021d48
 80120a8:	08021c04 	.word	0x08021c04
 80120ac:	08021d60 	.word	0x08021d60
 80120b0:	2000af6c 	.word	0x2000af6c
 80120b4:	08021d80 	.word	0x08021d80
 80120b8:	2000af70 	.word	0x2000af70

080120bc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b088      	sub	sp, #32
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	4603      	mov	r3, r0
 80120c4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80120c6:	88fb      	ldrh	r3, [r7, #6]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d101      	bne.n	80120d0 <mem_malloc+0x14>
    return NULL;
 80120cc:	2300      	movs	r3, #0
 80120ce:	e0e2      	b.n	8012296 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80120d0:	88fb      	ldrh	r3, [r7, #6]
 80120d2:	3303      	adds	r3, #3
 80120d4:	b29b      	uxth	r3, r3
 80120d6:	f023 0303 	bic.w	r3, r3, #3
 80120da:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80120dc:	8bbb      	ldrh	r3, [r7, #28]
 80120de:	2b0b      	cmp	r3, #11
 80120e0:	d801      	bhi.n	80120e6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80120e2:	230c      	movs	r3, #12
 80120e4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80120e6:	8bbb      	ldrh	r3, [r7, #28]
 80120e8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80120ec:	d803      	bhi.n	80120f6 <mem_malloc+0x3a>
 80120ee:	8bba      	ldrh	r2, [r7, #28]
 80120f0:	88fb      	ldrh	r3, [r7, #6]
 80120f2:	429a      	cmp	r2, r3
 80120f4:	d201      	bcs.n	80120fa <mem_malloc+0x3e>
    return NULL;
 80120f6:	2300      	movs	r3, #0
 80120f8:	e0cd      	b.n	8012296 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80120fa:	4869      	ldr	r0, [pc, #420]	; (80122a0 <mem_malloc+0x1e4>)
 80120fc:	f00c fca0 	bl	801ea40 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012100:	4b68      	ldr	r3, [pc, #416]	; (80122a4 <mem_malloc+0x1e8>)
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	4618      	mov	r0, r3
 8012106:	f7ff fcfd 	bl	8011b04 <mem_to_ptr>
 801210a:	4603      	mov	r3, r0
 801210c:	83fb      	strh	r3, [r7, #30]
 801210e:	e0b7      	b.n	8012280 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8012110:	8bfb      	ldrh	r3, [r7, #30]
 8012112:	4618      	mov	r0, r3
 8012114:	f7ff fce4 	bl	8011ae0 <ptr_to_mem>
 8012118:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	791b      	ldrb	r3, [r3, #4]
 801211e:	2b00      	cmp	r3, #0
 8012120:	f040 80a7 	bne.w	8012272 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012124:	697b      	ldr	r3, [r7, #20]
 8012126:	881b      	ldrh	r3, [r3, #0]
 8012128:	461a      	mov	r2, r3
 801212a:	8bfb      	ldrh	r3, [r7, #30]
 801212c:	1ad3      	subs	r3, r2, r3
 801212e:	f1a3 0208 	sub.w	r2, r3, #8
 8012132:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012134:	429a      	cmp	r2, r3
 8012136:	f0c0 809c 	bcc.w	8012272 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801213a:	697b      	ldr	r3, [r7, #20]
 801213c:	881b      	ldrh	r3, [r3, #0]
 801213e:	461a      	mov	r2, r3
 8012140:	8bfb      	ldrh	r3, [r7, #30]
 8012142:	1ad3      	subs	r3, r2, r3
 8012144:	f1a3 0208 	sub.w	r2, r3, #8
 8012148:	8bbb      	ldrh	r3, [r7, #28]
 801214a:	3314      	adds	r3, #20
 801214c:	429a      	cmp	r2, r3
 801214e:	d333      	bcc.n	80121b8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8012150:	8bfa      	ldrh	r2, [r7, #30]
 8012152:	8bbb      	ldrh	r3, [r7, #28]
 8012154:	4413      	add	r3, r2
 8012156:	b29b      	uxth	r3, r3
 8012158:	3308      	adds	r3, #8
 801215a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801215c:	8a7b      	ldrh	r3, [r7, #18]
 801215e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012162:	d106      	bne.n	8012172 <mem_malloc+0xb6>
 8012164:	4b50      	ldr	r3, [pc, #320]	; (80122a8 <mem_malloc+0x1ec>)
 8012166:	f240 3287 	movw	r2, #903	; 0x387
 801216a:	4950      	ldr	r1, [pc, #320]	; (80122ac <mem_malloc+0x1f0>)
 801216c:	4850      	ldr	r0, [pc, #320]	; (80122b0 <mem_malloc+0x1f4>)
 801216e:	f00d fd93 	bl	801fc98 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012172:	8a7b      	ldrh	r3, [r7, #18]
 8012174:	4618      	mov	r0, r3
 8012176:	f7ff fcb3 	bl	8011ae0 <ptr_to_mem>
 801217a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	2200      	movs	r2, #0
 8012180:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	881a      	ldrh	r2, [r3, #0]
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	8bfa      	ldrh	r2, [r7, #30]
 801218e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8012190:	697b      	ldr	r3, [r7, #20]
 8012192:	8a7a      	ldrh	r2, [r7, #18]
 8012194:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	2201      	movs	r2, #1
 801219a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	881b      	ldrh	r3, [r3, #0]
 80121a0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80121a4:	d00b      	beq.n	80121be <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	881b      	ldrh	r3, [r3, #0]
 80121aa:	4618      	mov	r0, r3
 80121ac:	f7ff fc98 	bl	8011ae0 <ptr_to_mem>
 80121b0:	4602      	mov	r2, r0
 80121b2:	8a7b      	ldrh	r3, [r7, #18]
 80121b4:	8053      	strh	r3, [r2, #2]
 80121b6:	e002      	b.n	80121be <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80121b8:	697b      	ldr	r3, [r7, #20]
 80121ba:	2201      	movs	r2, #1
 80121bc:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80121be:	4b39      	ldr	r3, [pc, #228]	; (80122a4 <mem_malloc+0x1e8>)
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	697a      	ldr	r2, [r7, #20]
 80121c4:	429a      	cmp	r2, r3
 80121c6:	d127      	bne.n	8012218 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80121c8:	4b36      	ldr	r3, [pc, #216]	; (80122a4 <mem_malloc+0x1e8>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80121ce:	e005      	b.n	80121dc <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80121d0:	69bb      	ldr	r3, [r7, #24]
 80121d2:	881b      	ldrh	r3, [r3, #0]
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7ff fc83 	bl	8011ae0 <ptr_to_mem>
 80121da:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80121dc:	69bb      	ldr	r3, [r7, #24]
 80121de:	791b      	ldrb	r3, [r3, #4]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d004      	beq.n	80121ee <mem_malloc+0x132>
 80121e4:	4b33      	ldr	r3, [pc, #204]	; (80122b4 <mem_malloc+0x1f8>)
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	69ba      	ldr	r2, [r7, #24]
 80121ea:	429a      	cmp	r2, r3
 80121ec:	d1f0      	bne.n	80121d0 <mem_malloc+0x114>
          }
          lfree = cur;
 80121ee:	4a2d      	ldr	r2, [pc, #180]	; (80122a4 <mem_malloc+0x1e8>)
 80121f0:	69bb      	ldr	r3, [r7, #24]
 80121f2:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80121f4:	4b2b      	ldr	r3, [pc, #172]	; (80122a4 <mem_malloc+0x1e8>)
 80121f6:	681a      	ldr	r2, [r3, #0]
 80121f8:	4b2e      	ldr	r3, [pc, #184]	; (80122b4 <mem_malloc+0x1f8>)
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	429a      	cmp	r2, r3
 80121fe:	d00b      	beq.n	8012218 <mem_malloc+0x15c>
 8012200:	4b28      	ldr	r3, [pc, #160]	; (80122a4 <mem_malloc+0x1e8>)
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	791b      	ldrb	r3, [r3, #4]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d006      	beq.n	8012218 <mem_malloc+0x15c>
 801220a:	4b27      	ldr	r3, [pc, #156]	; (80122a8 <mem_malloc+0x1ec>)
 801220c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8012210:	4929      	ldr	r1, [pc, #164]	; (80122b8 <mem_malloc+0x1fc>)
 8012212:	4827      	ldr	r0, [pc, #156]	; (80122b0 <mem_malloc+0x1f4>)
 8012214:	f00d fd40 	bl	801fc98 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012218:	4821      	ldr	r0, [pc, #132]	; (80122a0 <mem_malloc+0x1e4>)
 801221a:	f00c fc20 	bl	801ea5e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801221e:	8bba      	ldrh	r2, [r7, #28]
 8012220:	697b      	ldr	r3, [r7, #20]
 8012222:	4413      	add	r3, r2
 8012224:	3308      	adds	r3, #8
 8012226:	4a23      	ldr	r2, [pc, #140]	; (80122b4 <mem_malloc+0x1f8>)
 8012228:	6812      	ldr	r2, [r2, #0]
 801222a:	4293      	cmp	r3, r2
 801222c:	d906      	bls.n	801223c <mem_malloc+0x180>
 801222e:	4b1e      	ldr	r3, [pc, #120]	; (80122a8 <mem_malloc+0x1ec>)
 8012230:	f240 32b9 	movw	r2, #953	; 0x3b9
 8012234:	4921      	ldr	r1, [pc, #132]	; (80122bc <mem_malloc+0x200>)
 8012236:	481e      	ldr	r0, [pc, #120]	; (80122b0 <mem_malloc+0x1f4>)
 8012238:	f00d fd2e 	bl	801fc98 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801223c:	697b      	ldr	r3, [r7, #20]
 801223e:	f003 0303 	and.w	r3, r3, #3
 8012242:	2b00      	cmp	r3, #0
 8012244:	d006      	beq.n	8012254 <mem_malloc+0x198>
 8012246:	4b18      	ldr	r3, [pc, #96]	; (80122a8 <mem_malloc+0x1ec>)
 8012248:	f240 32bb 	movw	r2, #955	; 0x3bb
 801224c:	491c      	ldr	r1, [pc, #112]	; (80122c0 <mem_malloc+0x204>)
 801224e:	4818      	ldr	r0, [pc, #96]	; (80122b0 <mem_malloc+0x1f4>)
 8012250:	f00d fd22 	bl	801fc98 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012254:	697b      	ldr	r3, [r7, #20]
 8012256:	f003 0303 	and.w	r3, r3, #3
 801225a:	2b00      	cmp	r3, #0
 801225c:	d006      	beq.n	801226c <mem_malloc+0x1b0>
 801225e:	4b12      	ldr	r3, [pc, #72]	; (80122a8 <mem_malloc+0x1ec>)
 8012260:	f240 32bd 	movw	r2, #957	; 0x3bd
 8012264:	4917      	ldr	r1, [pc, #92]	; (80122c4 <mem_malloc+0x208>)
 8012266:	4812      	ldr	r0, [pc, #72]	; (80122b0 <mem_malloc+0x1f4>)
 8012268:	f00d fd16 	bl	801fc98 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801226c:	697b      	ldr	r3, [r7, #20]
 801226e:	3308      	adds	r3, #8
 8012270:	e011      	b.n	8012296 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8012272:	8bfb      	ldrh	r3, [r7, #30]
 8012274:	4618      	mov	r0, r3
 8012276:	f7ff fc33 	bl	8011ae0 <ptr_to_mem>
 801227a:	4603      	mov	r3, r0
 801227c:	881b      	ldrh	r3, [r3, #0]
 801227e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012280:	8bfa      	ldrh	r2, [r7, #30]
 8012282:	8bbb      	ldrh	r3, [r7, #28]
 8012284:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8012288:	429a      	cmp	r2, r3
 801228a:	f4ff af41 	bcc.w	8012110 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801228e:	4804      	ldr	r0, [pc, #16]	; (80122a0 <mem_malloc+0x1e4>)
 8012290:	f00c fbe5 	bl	801ea5e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012294:	2300      	movs	r3, #0
}
 8012296:	4618      	mov	r0, r3
 8012298:	3720      	adds	r7, #32
 801229a:	46bd      	mov	sp, r7
 801229c:	bd80      	pop	{r7, pc}
 801229e:	bf00      	nop
 80122a0:	2000af6c 	.word	0x2000af6c
 80122a4:	2000af70 	.word	0x2000af70
 80122a8:	08021bbc 	.word	0x08021bbc
 80122ac:	08021d80 	.word	0x08021d80
 80122b0:	08021c04 	.word	0x08021c04
 80122b4:	2000af68 	.word	0x2000af68
 80122b8:	08021d94 	.word	0x08021d94
 80122bc:	08021db0 	.word	0x08021db0
 80122c0:	08021de0 	.word	0x08021de0
 80122c4:	08021e10 	.word	0x08021e10

080122c8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80122c8:	b480      	push	{r7}
 80122ca:	b085      	sub	sp, #20
 80122cc:	af00      	add	r7, sp, #0
 80122ce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	689b      	ldr	r3, [r3, #8]
 80122d4:	2200      	movs	r2, #0
 80122d6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	685b      	ldr	r3, [r3, #4]
 80122dc:	3303      	adds	r3, #3
 80122de:	f023 0303 	bic.w	r3, r3, #3
 80122e2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80122e4:	2300      	movs	r3, #0
 80122e6:	60fb      	str	r3, [r7, #12]
 80122e8:	e011      	b.n	801230e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	689b      	ldr	r3, [r3, #8]
 80122ee:	681a      	ldr	r2, [r3, #0]
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	689b      	ldr	r3, [r3, #8]
 80122f8:	68ba      	ldr	r2, [r7, #8]
 80122fa:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	881b      	ldrh	r3, [r3, #0]
 8012300:	461a      	mov	r2, r3
 8012302:	68bb      	ldr	r3, [r7, #8]
 8012304:	4413      	add	r3, r2
 8012306:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	3301      	adds	r3, #1
 801230c:	60fb      	str	r3, [r7, #12]
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	885b      	ldrh	r3, [r3, #2]
 8012312:	461a      	mov	r2, r3
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	4293      	cmp	r3, r2
 8012318:	dbe7      	blt.n	80122ea <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801231a:	bf00      	nop
 801231c:	bf00      	nop
 801231e:	3714      	adds	r7, #20
 8012320:	46bd      	mov	sp, r7
 8012322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012326:	4770      	bx	lr

08012328 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b082      	sub	sp, #8
 801232c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801232e:	2300      	movs	r3, #0
 8012330:	80fb      	strh	r3, [r7, #6]
 8012332:	e009      	b.n	8012348 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012334:	88fb      	ldrh	r3, [r7, #6]
 8012336:	4a08      	ldr	r2, [pc, #32]	; (8012358 <memp_init+0x30>)
 8012338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801233c:	4618      	mov	r0, r3
 801233e:	f7ff ffc3 	bl	80122c8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012342:	88fb      	ldrh	r3, [r7, #6]
 8012344:	3301      	adds	r3, #1
 8012346:	80fb      	strh	r3, [r7, #6]
 8012348:	88fb      	ldrh	r3, [r7, #6]
 801234a:	2b0c      	cmp	r3, #12
 801234c:	d9f2      	bls.n	8012334 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801234e:	bf00      	nop
 8012350:	bf00      	nop
 8012352:	3708      	adds	r7, #8
 8012354:	46bd      	mov	sp, r7
 8012356:	bd80      	pop	{r7, pc}
 8012358:	08024b08 	.word	0x08024b08

0801235c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b084      	sub	sp, #16
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012364:	f00c fba8 	bl	801eab8 <sys_arch_protect>
 8012368:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	689b      	ldr	r3, [r3, #8]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012372:	68bb      	ldr	r3, [r7, #8]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d015      	beq.n	80123a4 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	689b      	ldr	r3, [r3, #8]
 801237c:	68ba      	ldr	r2, [r7, #8]
 801237e:	6812      	ldr	r2, [r2, #0]
 8012380:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012382:	68bb      	ldr	r3, [r7, #8]
 8012384:	f003 0303 	and.w	r3, r3, #3
 8012388:	2b00      	cmp	r3, #0
 801238a:	d006      	beq.n	801239a <do_memp_malloc_pool+0x3e>
 801238c:	4b09      	ldr	r3, [pc, #36]	; (80123b4 <do_memp_malloc_pool+0x58>)
 801238e:	f44f 728c 	mov.w	r2, #280	; 0x118
 8012392:	4909      	ldr	r1, [pc, #36]	; (80123b8 <do_memp_malloc_pool+0x5c>)
 8012394:	4809      	ldr	r0, [pc, #36]	; (80123bc <do_memp_malloc_pool+0x60>)
 8012396:	f00d fc7f 	bl	801fc98 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801239a:	68f8      	ldr	r0, [r7, #12]
 801239c:	f00c fb9a 	bl	801ead4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	e003      	b.n	80123ac <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80123a4:	68f8      	ldr	r0, [r7, #12]
 80123a6:	f00c fb95 	bl	801ead4 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80123aa:	2300      	movs	r3, #0
}
 80123ac:	4618      	mov	r0, r3
 80123ae:	3710      	adds	r7, #16
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}
 80123b4:	08021e34 	.word	0x08021e34
 80123b8:	08021e64 	.word	0x08021e64
 80123bc:	08021e88 	.word	0x08021e88

080123c0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b084      	sub	sp, #16
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	4603      	mov	r3, r0
 80123c8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80123ca:	79fb      	ldrb	r3, [r7, #7]
 80123cc:	2b0c      	cmp	r3, #12
 80123ce:	d908      	bls.n	80123e2 <memp_malloc+0x22>
 80123d0:	4b0a      	ldr	r3, [pc, #40]	; (80123fc <memp_malloc+0x3c>)
 80123d2:	f240 1257 	movw	r2, #343	; 0x157
 80123d6:	490a      	ldr	r1, [pc, #40]	; (8012400 <memp_malloc+0x40>)
 80123d8:	480a      	ldr	r0, [pc, #40]	; (8012404 <memp_malloc+0x44>)
 80123da:	f00d fc5d 	bl	801fc98 <iprintf>
 80123de:	2300      	movs	r3, #0
 80123e0:	e008      	b.n	80123f4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80123e2:	79fb      	ldrb	r3, [r7, #7]
 80123e4:	4a08      	ldr	r2, [pc, #32]	; (8012408 <memp_malloc+0x48>)
 80123e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80123ea:	4618      	mov	r0, r3
 80123ec:	f7ff ffb6 	bl	801235c <do_memp_malloc_pool>
 80123f0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80123f2:	68fb      	ldr	r3, [r7, #12]
}
 80123f4:	4618      	mov	r0, r3
 80123f6:	3710      	adds	r7, #16
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bd80      	pop	{r7, pc}
 80123fc:	08021e34 	.word	0x08021e34
 8012400:	08021ec4 	.word	0x08021ec4
 8012404:	08021e88 	.word	0x08021e88
 8012408:	08024b08 	.word	0x08024b08

0801240c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b084      	sub	sp, #16
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
 8012414:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012416:	683b      	ldr	r3, [r7, #0]
 8012418:	f003 0303 	and.w	r3, r3, #3
 801241c:	2b00      	cmp	r3, #0
 801241e:	d006      	beq.n	801242e <do_memp_free_pool+0x22>
 8012420:	4b0d      	ldr	r3, [pc, #52]	; (8012458 <do_memp_free_pool+0x4c>)
 8012422:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8012426:	490d      	ldr	r1, [pc, #52]	; (801245c <do_memp_free_pool+0x50>)
 8012428:	480d      	ldr	r0, [pc, #52]	; (8012460 <do_memp_free_pool+0x54>)
 801242a:	f00d fc35 	bl	801fc98 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801242e:	683b      	ldr	r3, [r7, #0]
 8012430:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012432:	f00c fb41 	bl	801eab8 <sys_arch_protect>
 8012436:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	689b      	ldr	r3, [r3, #8]
 801243c:	681a      	ldr	r2, [r3, #0]
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	689b      	ldr	r3, [r3, #8]
 8012446:	68fa      	ldr	r2, [r7, #12]
 8012448:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801244a:	68b8      	ldr	r0, [r7, #8]
 801244c:	f00c fb42 	bl	801ead4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012450:	bf00      	nop
 8012452:	3710      	adds	r7, #16
 8012454:	46bd      	mov	sp, r7
 8012456:	bd80      	pop	{r7, pc}
 8012458:	08021e34 	.word	0x08021e34
 801245c:	08021ee4 	.word	0x08021ee4
 8012460:	08021e88 	.word	0x08021e88

08012464 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b082      	sub	sp, #8
 8012468:	af00      	add	r7, sp, #0
 801246a:	4603      	mov	r3, r0
 801246c:	6039      	str	r1, [r7, #0]
 801246e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012470:	79fb      	ldrb	r3, [r7, #7]
 8012472:	2b0c      	cmp	r3, #12
 8012474:	d907      	bls.n	8012486 <memp_free+0x22>
 8012476:	4b0c      	ldr	r3, [pc, #48]	; (80124a8 <memp_free+0x44>)
 8012478:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 801247c:	490b      	ldr	r1, [pc, #44]	; (80124ac <memp_free+0x48>)
 801247e:	480c      	ldr	r0, [pc, #48]	; (80124b0 <memp_free+0x4c>)
 8012480:	f00d fc0a 	bl	801fc98 <iprintf>
 8012484:	e00c      	b.n	80124a0 <memp_free+0x3c>

  if (mem == NULL) {
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d008      	beq.n	801249e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801248c:	79fb      	ldrb	r3, [r7, #7]
 801248e:	4a09      	ldr	r2, [pc, #36]	; (80124b4 <memp_free+0x50>)
 8012490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012494:	6839      	ldr	r1, [r7, #0]
 8012496:	4618      	mov	r0, r3
 8012498:	f7ff ffb8 	bl	801240c <do_memp_free_pool>
 801249c:	e000      	b.n	80124a0 <memp_free+0x3c>
    return;
 801249e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80124a0:	3708      	adds	r7, #8
 80124a2:	46bd      	mov	sp, r7
 80124a4:	bd80      	pop	{r7, pc}
 80124a6:	bf00      	nop
 80124a8:	08021e34 	.word	0x08021e34
 80124ac:	08021f04 	.word	0x08021f04
 80124b0:	08021e88 	.word	0x08021e88
 80124b4:	08024b08 	.word	0x08024b08

080124b8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80124b8:	b480      	push	{r7}
 80124ba:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80124bc:	bf00      	nop
 80124be:	46bd      	mov	sp, r7
 80124c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c4:	4770      	bx	lr
	...

080124c8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b086      	sub	sp, #24
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	60f8      	str	r0, [r7, #12]
 80124d0:	60b9      	str	r1, [r7, #8]
 80124d2:	607a      	str	r2, [r7, #4]
 80124d4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d108      	bne.n	80124ee <netif_add+0x26>
 80124dc:	4b5b      	ldr	r3, [pc, #364]	; (801264c <netif_add+0x184>)
 80124de:	f240 1227 	movw	r2, #295	; 0x127
 80124e2:	495b      	ldr	r1, [pc, #364]	; (8012650 <netif_add+0x188>)
 80124e4:	485b      	ldr	r0, [pc, #364]	; (8012654 <netif_add+0x18c>)
 80124e6:	f00d fbd7 	bl	801fc98 <iprintf>
 80124ea:	2300      	movs	r3, #0
 80124ec:	e0a9      	b.n	8012642 <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80124ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d108      	bne.n	8012506 <netif_add+0x3e>
 80124f4:	4b55      	ldr	r3, [pc, #340]	; (801264c <netif_add+0x184>)
 80124f6:	f44f 7294 	mov.w	r2, #296	; 0x128
 80124fa:	4957      	ldr	r1, [pc, #348]	; (8012658 <netif_add+0x190>)
 80124fc:	4855      	ldr	r0, [pc, #340]	; (8012654 <netif_add+0x18c>)
 80124fe:	f00d fbcb 	bl	801fc98 <iprintf>
 8012502:	2300      	movs	r3, #0
 8012504:	e09d      	b.n	8012642 <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012506:	68bb      	ldr	r3, [r7, #8]
 8012508:	2b00      	cmp	r3, #0
 801250a:	d101      	bne.n	8012510 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801250c:	4b53      	ldr	r3, [pc, #332]	; (801265c <netif_add+0x194>)
 801250e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d101      	bne.n	801251a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012516:	4b51      	ldr	r3, [pc, #324]	; (801265c <netif_add+0x194>)
 8012518:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801251a:	683b      	ldr	r3, [r7, #0]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d101      	bne.n	8012524 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012520:	4b4e      	ldr	r3, [pc, #312]	; (801265c <netif_add+0x194>)
 8012522:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	2200      	movs	r2, #0
 8012528:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	2200      	movs	r2, #0
 801252e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	2200      	movs	r2, #0
 8012534:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	4a49      	ldr	r2, [pc, #292]	; (8012660 <netif_add+0x198>)
 801253a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	2200      	movs	r2, #0
 8012540:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	2200      	movs	r2, #0
 8012546:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	3324      	adds	r3, #36	; 0x24
 801254e:	2204      	movs	r2, #4
 8012550:	2100      	movs	r1, #0
 8012552:	4618      	mov	r0, r3
 8012554:	f00d fb3d 	bl	801fbd2 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	2200      	movs	r2, #0
 801255c:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	6a3a      	ldr	r2, [r7, #32]
 8012562:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012564:	4b3f      	ldr	r3, [pc, #252]	; (8012664 <netif_add+0x19c>)
 8012566:	781a      	ldrb	r2, [r3, #0]
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012572:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012574:	683b      	ldr	r3, [r7, #0]
 8012576:	687a      	ldr	r2, [r7, #4]
 8012578:	68b9      	ldr	r1, [r7, #8]
 801257a:	68f8      	ldr	r0, [r7, #12]
 801257c:	f000 f914 	bl	80127a8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012582:	68f8      	ldr	r0, [r7, #12]
 8012584:	4798      	blx	r3
 8012586:	4603      	mov	r3, r0
 8012588:	2b00      	cmp	r3, #0
 801258a:	d001      	beq.n	8012590 <netif_add+0xc8>
    return NULL;
 801258c:	2300      	movs	r3, #0
 801258e:	e058      	b.n	8012642 <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012596:	2bff      	cmp	r3, #255	; 0xff
 8012598:	d103      	bne.n	80125a2 <netif_add+0xda>
        netif->num = 0;
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	2200      	movs	r2, #0
 801259e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 80125a2:	2300      	movs	r3, #0
 80125a4:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80125a6:	4b30      	ldr	r3, [pc, #192]	; (8012668 <netif_add+0x1a0>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	617b      	str	r3, [r7, #20]
 80125ac:	e02b      	b.n	8012606 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80125ae:	697a      	ldr	r2, [r7, #20]
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	429a      	cmp	r2, r3
 80125b4:	d106      	bne.n	80125c4 <netif_add+0xfc>
 80125b6:	4b25      	ldr	r3, [pc, #148]	; (801264c <netif_add+0x184>)
 80125b8:	f240 128b 	movw	r2, #395	; 0x18b
 80125bc:	492b      	ldr	r1, [pc, #172]	; (801266c <netif_add+0x1a4>)
 80125be:	4825      	ldr	r0, [pc, #148]	; (8012654 <netif_add+0x18c>)
 80125c0:	f00d fb6a 	bl	801fc98 <iprintf>
        num_netifs++;
 80125c4:	693b      	ldr	r3, [r7, #16]
 80125c6:	3301      	adds	r3, #1
 80125c8:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80125ca:	693b      	ldr	r3, [r7, #16]
 80125cc:	2bff      	cmp	r3, #255	; 0xff
 80125ce:	dd06      	ble.n	80125de <netif_add+0x116>
 80125d0:	4b1e      	ldr	r3, [pc, #120]	; (801264c <netif_add+0x184>)
 80125d2:	f240 128d 	movw	r2, #397	; 0x18d
 80125d6:	4926      	ldr	r1, [pc, #152]	; (8012670 <netif_add+0x1a8>)
 80125d8:	481e      	ldr	r0, [pc, #120]	; (8012654 <netif_add+0x18c>)
 80125da:	f00d fb5d 	bl	801fc98 <iprintf>
        if (netif2->num == netif->num) {
 80125de:	697b      	ldr	r3, [r7, #20]
 80125e0:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80125ea:	429a      	cmp	r2, r3
 80125ec:	d108      	bne.n	8012600 <netif_add+0x138>
          netif->num++;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80125f4:	3301      	adds	r3, #1
 80125f6:	b2da      	uxtb	r2, r3
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 80125fe:	e005      	b.n	801260c <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012600:	697b      	ldr	r3, [r7, #20]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	617b      	str	r3, [r7, #20]
 8012606:	697b      	ldr	r3, [r7, #20]
 8012608:	2b00      	cmp	r3, #0
 801260a:	d1d0      	bne.n	80125ae <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 801260c:	697b      	ldr	r3, [r7, #20]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d1be      	bne.n	8012590 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012618:	2bfe      	cmp	r3, #254	; 0xfe
 801261a:	d103      	bne.n	8012624 <netif_add+0x15c>
    netif_num = 0;
 801261c:	4b11      	ldr	r3, [pc, #68]	; (8012664 <netif_add+0x19c>)
 801261e:	2200      	movs	r2, #0
 8012620:	701a      	strb	r2, [r3, #0]
 8012622:	e006      	b.n	8012632 <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801262a:	3301      	adds	r3, #1
 801262c:	b2da      	uxtb	r2, r3
 801262e:	4b0d      	ldr	r3, [pc, #52]	; (8012664 <netif_add+0x19c>)
 8012630:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012632:	4b0d      	ldr	r3, [pc, #52]	; (8012668 <netif_add+0x1a0>)
 8012634:	681a      	ldr	r2, [r3, #0]
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801263a:	4a0b      	ldr	r2, [pc, #44]	; (8012668 <netif_add+0x1a0>)
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012640:	68fb      	ldr	r3, [r7, #12]
}
 8012642:	4618      	mov	r0, r3
 8012644:	3718      	adds	r7, #24
 8012646:	46bd      	mov	sp, r7
 8012648:	bd80      	pop	{r7, pc}
 801264a:	bf00      	nop
 801264c:	08021f20 	.word	0x08021f20
 8012650:	08021fb4 	.word	0x08021fb4
 8012654:	08021f70 	.word	0x08021f70
 8012658:	08021fd0 	.word	0x08021fd0
 801265c:	08024b8c 	.word	0x08024b8c
 8012660:	08012a8b 	.word	0x08012a8b
 8012664:	2000afa8 	.word	0x2000afa8
 8012668:	200139e4 	.word	0x200139e4
 801266c:	08021ff4 	.word	0x08021ff4
 8012670:	08022008 	.word	0x08022008

08012674 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b082      	sub	sp, #8
 8012678:	af00      	add	r7, sp, #0
 801267a:	6078      	str	r0, [r7, #4]
 801267c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801267e:	6839      	ldr	r1, [r7, #0]
 8012680:	6878      	ldr	r0, [r7, #4]
 8012682:	f002 fe63 	bl	801534c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012686:	6839      	ldr	r1, [r7, #0]
 8012688:	6878      	ldr	r0, [r7, #4]
 801268a:	f007 fed9 	bl	801a440 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801268e:	bf00      	nop
 8012690:	3708      	adds	r7, #8
 8012692:	46bd      	mov	sp, r7
 8012694:	bd80      	pop	{r7, pc}
	...

08012698 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012698:	b580      	push	{r7, lr}
 801269a:	b086      	sub	sp, #24
 801269c:	af00      	add	r7, sp, #0
 801269e:	60f8      	str	r0, [r7, #12]
 80126a0:	60b9      	str	r1, [r7, #8]
 80126a2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d106      	bne.n	80126b8 <netif_do_set_ipaddr+0x20>
 80126aa:	4b1d      	ldr	r3, [pc, #116]	; (8012720 <netif_do_set_ipaddr+0x88>)
 80126ac:	f240 12cb 	movw	r2, #459	; 0x1cb
 80126b0:	491c      	ldr	r1, [pc, #112]	; (8012724 <netif_do_set_ipaddr+0x8c>)
 80126b2:	481d      	ldr	r0, [pc, #116]	; (8012728 <netif_do_set_ipaddr+0x90>)
 80126b4:	f00d faf0 	bl	801fc98 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d106      	bne.n	80126cc <netif_do_set_ipaddr+0x34>
 80126be:	4b18      	ldr	r3, [pc, #96]	; (8012720 <netif_do_set_ipaddr+0x88>)
 80126c0:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80126c4:	4917      	ldr	r1, [pc, #92]	; (8012724 <netif_do_set_ipaddr+0x8c>)
 80126c6:	4818      	ldr	r0, [pc, #96]	; (8012728 <netif_do_set_ipaddr+0x90>)
 80126c8:	f00d fae6 	bl	801fc98 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80126cc:	68bb      	ldr	r3, [r7, #8]
 80126ce:	681a      	ldr	r2, [r3, #0]
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	3304      	adds	r3, #4
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	429a      	cmp	r2, r3
 80126d8:	d01c      	beq.n	8012714 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	3304      	adds	r3, #4
 80126e4:	681a      	ldr	r2, [r3, #0]
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80126ea:	f107 0314 	add.w	r3, r7, #20
 80126ee:	4619      	mov	r1, r3
 80126f0:	6878      	ldr	r0, [r7, #4]
 80126f2:	f7ff ffbf 	bl	8012674 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80126f6:	68bb      	ldr	r3, [r7, #8]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d002      	beq.n	8012702 <netif_do_set_ipaddr+0x6a>
 80126fc:	68bb      	ldr	r3, [r7, #8]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	e000      	b.n	8012704 <netif_do_set_ipaddr+0x6c>
 8012702:	2300      	movs	r3, #0
 8012704:	68fa      	ldr	r2, [r7, #12]
 8012706:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012708:	2101      	movs	r1, #1
 801270a:	68f8      	ldr	r0, [r7, #12]
 801270c:	f000 f8d2 	bl	80128b4 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012710:	2301      	movs	r3, #1
 8012712:	e000      	b.n	8012716 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012714:	2300      	movs	r3, #0
}
 8012716:	4618      	mov	r0, r3
 8012718:	3718      	adds	r7, #24
 801271a:	46bd      	mov	sp, r7
 801271c:	bd80      	pop	{r7, pc}
 801271e:	bf00      	nop
 8012720:	08021f20 	.word	0x08021f20
 8012724:	08022038 	.word	0x08022038
 8012728:	08021f70 	.word	0x08021f70

0801272c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 801272c:	b480      	push	{r7}
 801272e:	b085      	sub	sp, #20
 8012730:	af00      	add	r7, sp, #0
 8012732:	60f8      	str	r0, [r7, #12]
 8012734:	60b9      	str	r1, [r7, #8]
 8012736:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	681a      	ldr	r2, [r3, #0]
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	3308      	adds	r3, #8
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	429a      	cmp	r2, r3
 8012744:	d00a      	beq.n	801275c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012746:	68bb      	ldr	r3, [r7, #8]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d002      	beq.n	8012752 <netif_do_set_netmask+0x26>
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	e000      	b.n	8012754 <netif_do_set_netmask+0x28>
 8012752:	2300      	movs	r3, #0
 8012754:	68fa      	ldr	r2, [r7, #12]
 8012756:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012758:	2301      	movs	r3, #1
 801275a:	e000      	b.n	801275e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 801275c:	2300      	movs	r3, #0
}
 801275e:	4618      	mov	r0, r3
 8012760:	3714      	adds	r7, #20
 8012762:	46bd      	mov	sp, r7
 8012764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012768:	4770      	bx	lr

0801276a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801276a:	b480      	push	{r7}
 801276c:	b085      	sub	sp, #20
 801276e:	af00      	add	r7, sp, #0
 8012770:	60f8      	str	r0, [r7, #12]
 8012772:	60b9      	str	r1, [r7, #8]
 8012774:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012776:	68bb      	ldr	r3, [r7, #8]
 8012778:	681a      	ldr	r2, [r3, #0]
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	330c      	adds	r3, #12
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	429a      	cmp	r2, r3
 8012782:	d00a      	beq.n	801279a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012784:	68bb      	ldr	r3, [r7, #8]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d002      	beq.n	8012790 <netif_do_set_gw+0x26>
 801278a:	68bb      	ldr	r3, [r7, #8]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	e000      	b.n	8012792 <netif_do_set_gw+0x28>
 8012790:	2300      	movs	r3, #0
 8012792:	68fa      	ldr	r2, [r7, #12]
 8012794:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8012796:	2301      	movs	r3, #1
 8012798:	e000      	b.n	801279c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801279a:	2300      	movs	r3, #0
}
 801279c:	4618      	mov	r0, r3
 801279e:	3714      	adds	r7, #20
 80127a0:	46bd      	mov	sp, r7
 80127a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a6:	4770      	bx	lr

080127a8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80127a8:	b580      	push	{r7, lr}
 80127aa:	b088      	sub	sp, #32
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	60f8      	str	r0, [r7, #12]
 80127b0:	60b9      	str	r1, [r7, #8]
 80127b2:	607a      	str	r2, [r7, #4]
 80127b4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80127b6:	2300      	movs	r3, #0
 80127b8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80127ba:	2300      	movs	r3, #0
 80127bc:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80127be:	68bb      	ldr	r3, [r7, #8]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d101      	bne.n	80127c8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80127c4:	4b1c      	ldr	r3, [pc, #112]	; (8012838 <netif_set_addr+0x90>)
 80127c6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d101      	bne.n	80127d2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80127ce:	4b1a      	ldr	r3, [pc, #104]	; (8012838 <netif_set_addr+0x90>)
 80127d0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80127d2:	683b      	ldr	r3, [r7, #0]
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d101      	bne.n	80127dc <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80127d8:	4b17      	ldr	r3, [pc, #92]	; (8012838 <netif_set_addr+0x90>)
 80127da:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80127dc:	68bb      	ldr	r3, [r7, #8]
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d003      	beq.n	80127ea <netif_set_addr+0x42>
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d101      	bne.n	80127ee <netif_set_addr+0x46>
 80127ea:	2301      	movs	r3, #1
 80127ec:	e000      	b.n	80127f0 <netif_set_addr+0x48>
 80127ee:	2300      	movs	r3, #0
 80127f0:	617b      	str	r3, [r7, #20]
  if (remove) {
 80127f2:	697b      	ldr	r3, [r7, #20]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d006      	beq.n	8012806 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80127f8:	f107 0310 	add.w	r3, r7, #16
 80127fc:	461a      	mov	r2, r3
 80127fe:	68b9      	ldr	r1, [r7, #8]
 8012800:	68f8      	ldr	r0, [r7, #12]
 8012802:	f7ff ff49 	bl	8012698 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8012806:	69fa      	ldr	r2, [r7, #28]
 8012808:	6879      	ldr	r1, [r7, #4]
 801280a:	68f8      	ldr	r0, [r7, #12]
 801280c:	f7ff ff8e 	bl	801272c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8012810:	69ba      	ldr	r2, [r7, #24]
 8012812:	6839      	ldr	r1, [r7, #0]
 8012814:	68f8      	ldr	r0, [r7, #12]
 8012816:	f7ff ffa8 	bl	801276a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801281a:	697b      	ldr	r3, [r7, #20]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d106      	bne.n	801282e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012820:	f107 0310 	add.w	r3, r7, #16
 8012824:	461a      	mov	r2, r3
 8012826:	68b9      	ldr	r1, [r7, #8]
 8012828:	68f8      	ldr	r0, [r7, #12]
 801282a:	f7ff ff35 	bl	8012698 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801282e:	bf00      	nop
 8012830:	3720      	adds	r7, #32
 8012832:	46bd      	mov	sp, r7
 8012834:	bd80      	pop	{r7, pc}
 8012836:	bf00      	nop
 8012838:	08024b8c 	.word	0x08024b8c

0801283c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801283c:	b480      	push	{r7}
 801283e:	b083      	sub	sp, #12
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8012844:	4a04      	ldr	r2, [pc, #16]	; (8012858 <netif_set_default+0x1c>)
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801284a:	bf00      	nop
 801284c:	370c      	adds	r7, #12
 801284e:	46bd      	mov	sp, r7
 8012850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012854:	4770      	bx	lr
 8012856:	bf00      	nop
 8012858:	200139e8 	.word	0x200139e8

0801285c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b082      	sub	sp, #8
 8012860:	af00      	add	r7, sp, #0
 8012862:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2b00      	cmp	r3, #0
 8012868:	d107      	bne.n	801287a <netif_set_up+0x1e>
 801286a:	4b0f      	ldr	r3, [pc, #60]	; (80128a8 <netif_set_up+0x4c>)
 801286c:	f44f 7254 	mov.w	r2, #848	; 0x350
 8012870:	490e      	ldr	r1, [pc, #56]	; (80128ac <netif_set_up+0x50>)
 8012872:	480f      	ldr	r0, [pc, #60]	; (80128b0 <netif_set_up+0x54>)
 8012874:	f00d fa10 	bl	801fc98 <iprintf>
 8012878:	e013      	b.n	80128a2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012880:	f003 0301 	and.w	r3, r3, #1
 8012884:	2b00      	cmp	r3, #0
 8012886:	d10c      	bne.n	80128a2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801288e:	f043 0301 	orr.w	r3, r3, #1
 8012892:	b2da      	uxtb	r2, r3
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801289a:	2103      	movs	r1, #3
 801289c:	6878      	ldr	r0, [r7, #4]
 801289e:	f000 f809 	bl	80128b4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80128a2:	3708      	adds	r7, #8
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}
 80128a8:	08021f20 	.word	0x08021f20
 80128ac:	080220a8 	.word	0x080220a8
 80128b0:	08021f70 	.word	0x08021f70

080128b4 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b082      	sub	sp, #8
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	6078      	str	r0, [r7, #4]
 80128bc:	460b      	mov	r3, r1
 80128be:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d106      	bne.n	80128d4 <netif_issue_reports+0x20>
 80128c6:	4b18      	ldr	r3, [pc, #96]	; (8012928 <netif_issue_reports+0x74>)
 80128c8:	f240 326d 	movw	r2, #877	; 0x36d
 80128cc:	4917      	ldr	r1, [pc, #92]	; (801292c <netif_issue_reports+0x78>)
 80128ce:	4818      	ldr	r0, [pc, #96]	; (8012930 <netif_issue_reports+0x7c>)
 80128d0:	f00d f9e2 	bl	801fc98 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80128da:	f003 0304 	and.w	r3, r3, #4
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d01e      	beq.n	8012920 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80128e8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d017      	beq.n	8012920 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80128f0:	78fb      	ldrb	r3, [r7, #3]
 80128f2:	f003 0301 	and.w	r3, r3, #1
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d013      	beq.n	8012922 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	3304      	adds	r3, #4
 80128fe:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012900:	2b00      	cmp	r3, #0
 8012902:	d00e      	beq.n	8012922 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801290a:	f003 0308 	and.w	r3, r3, #8
 801290e:	2b00      	cmp	r3, #0
 8012910:	d007      	beq.n	8012922 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	3304      	adds	r3, #4
 8012916:	4619      	mov	r1, r3
 8012918:	6878      	ldr	r0, [r7, #4]
 801291a:	f00a fb91 	bl	801d040 <etharp_request>
 801291e:	e000      	b.n	8012922 <netif_issue_reports+0x6e>
    return;
 8012920:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8012922:	3708      	adds	r7, #8
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}
 8012928:	08021f20 	.word	0x08021f20
 801292c:	080220c4 	.word	0x080220c4
 8012930:	08021f70 	.word	0x08021f70

08012934 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8012934:	b580      	push	{r7, lr}
 8012936:	b082      	sub	sp, #8
 8012938:	af00      	add	r7, sp, #0
 801293a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d107      	bne.n	8012952 <netif_set_down+0x1e>
 8012942:	4b12      	ldr	r3, [pc, #72]	; (801298c <netif_set_down+0x58>)
 8012944:	f240 329b 	movw	r2, #923	; 0x39b
 8012948:	4911      	ldr	r1, [pc, #68]	; (8012990 <netif_set_down+0x5c>)
 801294a:	4812      	ldr	r0, [pc, #72]	; (8012994 <netif_set_down+0x60>)
 801294c:	f00d f9a4 	bl	801fc98 <iprintf>
 8012950:	e019      	b.n	8012986 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012958:	f003 0301 	and.w	r3, r3, #1
 801295c:	2b00      	cmp	r3, #0
 801295e:	d012      	beq.n	8012986 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012966:	f023 0301 	bic.w	r3, r3, #1
 801296a:	b2da      	uxtb	r2, r3
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012978:	f003 0308 	and.w	r3, r3, #8
 801297c:	2b00      	cmp	r3, #0
 801297e:	d002      	beq.n	8012986 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f009 ff17 	bl	801c7b4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8012986:	3708      	adds	r7, #8
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}
 801298c:	08021f20 	.word	0x08021f20
 8012990:	080220e8 	.word	0x080220e8
 8012994:	08021f70 	.word	0x08021f70

08012998 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b082      	sub	sp, #8
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d107      	bne.n	80129b6 <netif_set_link_up+0x1e>
 80129a6:	4b15      	ldr	r3, [pc, #84]	; (80129fc <netif_set_link_up+0x64>)
 80129a8:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80129ac:	4914      	ldr	r1, [pc, #80]	; (8012a00 <netif_set_link_up+0x68>)
 80129ae:	4815      	ldr	r0, [pc, #84]	; (8012a04 <netif_set_link_up+0x6c>)
 80129b0:	f00d f972 	bl	801fc98 <iprintf>
 80129b4:	e01e      	b.n	80129f4 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80129bc:	f003 0304 	and.w	r3, r3, #4
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d117      	bne.n	80129f4 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80129ca:	f043 0304 	orr.w	r3, r3, #4
 80129ce:	b2da      	uxtb	r2, r3
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 80129d6:	6878      	ldr	r0, [r7, #4]
 80129d8:	f008 f95c 	bl	801ac94 <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80129dc:	2103      	movs	r1, #3
 80129de:	6878      	ldr	r0, [r7, #4]
 80129e0:	f7ff ff68 	bl	80128b4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	69db      	ldr	r3, [r3, #28]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d003      	beq.n	80129f4 <netif_set_link_up+0x5c>
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	69db      	ldr	r3, [r3, #28]
 80129f0:	6878      	ldr	r0, [r7, #4]
 80129f2:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80129f4:	3708      	adds	r7, #8
 80129f6:	46bd      	mov	sp, r7
 80129f8:	bd80      	pop	{r7, pc}
 80129fa:	bf00      	nop
 80129fc:	08021f20 	.word	0x08021f20
 8012a00:	08022108 	.word	0x08022108
 8012a04:	08021f70 	.word	0x08021f70

08012a08 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b082      	sub	sp, #8
 8012a0c:	af00      	add	r7, sp, #0
 8012a0e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d107      	bne.n	8012a26 <netif_set_link_down+0x1e>
 8012a16:	4b11      	ldr	r3, [pc, #68]	; (8012a5c <netif_set_link_down+0x54>)
 8012a18:	f240 4206 	movw	r2, #1030	; 0x406
 8012a1c:	4910      	ldr	r1, [pc, #64]	; (8012a60 <netif_set_link_down+0x58>)
 8012a1e:	4811      	ldr	r0, [pc, #68]	; (8012a64 <netif_set_link_down+0x5c>)
 8012a20:	f00d f93a 	bl	801fc98 <iprintf>
 8012a24:	e017      	b.n	8012a56 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a2c:	f003 0304 	and.w	r3, r3, #4
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d010      	beq.n	8012a56 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a3a:	f023 0304 	bic.w	r3, r3, #4
 8012a3e:	b2da      	uxtb	r2, r3
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	69db      	ldr	r3, [r3, #28]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d003      	beq.n	8012a56 <netif_set_link_down+0x4e>
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	69db      	ldr	r3, [r3, #28]
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012a56:	3708      	adds	r7, #8
 8012a58:	46bd      	mov	sp, r7
 8012a5a:	bd80      	pop	{r7, pc}
 8012a5c:	08021f20 	.word	0x08021f20
 8012a60:	0802212c 	.word	0x0802212c
 8012a64:	08021f70 	.word	0x08021f70

08012a68 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012a68:	b480      	push	{r7}
 8012a6a:	b083      	sub	sp, #12
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	6078      	str	r0, [r7, #4]
 8012a70:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d002      	beq.n	8012a7e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	683a      	ldr	r2, [r7, #0]
 8012a7c:	61da      	str	r2, [r3, #28]
  }
}
 8012a7e:	bf00      	nop
 8012a80:	370c      	adds	r7, #12
 8012a82:	46bd      	mov	sp, r7
 8012a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a88:	4770      	bx	lr

08012a8a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012a8a:	b480      	push	{r7}
 8012a8c:	b085      	sub	sp, #20
 8012a8e:	af00      	add	r7, sp, #0
 8012a90:	60f8      	str	r0, [r7, #12]
 8012a92:	60b9      	str	r1, [r7, #8]
 8012a94:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012a96:	f06f 030b 	mvn.w	r3, #11
}
 8012a9a:	4618      	mov	r0, r3
 8012a9c:	3714      	adds	r7, #20
 8012a9e:	46bd      	mov	sp, r7
 8012aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa4:	4770      	bx	lr
	...

08012aa8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012aa8:	b480      	push	{r7}
 8012aaa:	b085      	sub	sp, #20
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	4603      	mov	r3, r0
 8012ab0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012ab2:	79fb      	ldrb	r3, [r7, #7]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d013      	beq.n	8012ae0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012ab8:	4b0d      	ldr	r3, [pc, #52]	; (8012af0 <netif_get_by_index+0x48>)
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	60fb      	str	r3, [r7, #12]
 8012abe:	e00c      	b.n	8012ada <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	b2db      	uxtb	r3, r3
 8012aca:	79fa      	ldrb	r2, [r7, #7]
 8012acc:	429a      	cmp	r2, r3
 8012ace:	d101      	bne.n	8012ad4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	e006      	b.n	8012ae2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	60fb      	str	r3, [r7, #12]
 8012ada:	68fb      	ldr	r3, [r7, #12]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d1ef      	bne.n	8012ac0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012ae0:	2300      	movs	r3, #0
}
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	3714      	adds	r7, #20
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aec:	4770      	bx	lr
 8012aee:	bf00      	nop
 8012af0:	200139e4 	.word	0x200139e4

08012af4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012af4:	b580      	push	{r7, lr}
 8012af6:	b082      	sub	sp, #8
 8012af8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012afa:	f00b ffdd 	bl	801eab8 <sys_arch_protect>
 8012afe:	6038      	str	r0, [r7, #0]
 8012b00:	4b0d      	ldr	r3, [pc, #52]	; (8012b38 <pbuf_free_ooseq+0x44>)
 8012b02:	2200      	movs	r2, #0
 8012b04:	701a      	strb	r2, [r3, #0]
 8012b06:	6838      	ldr	r0, [r7, #0]
 8012b08:	f00b ffe4 	bl	801ead4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012b0c:	4b0b      	ldr	r3, [pc, #44]	; (8012b3c <pbuf_free_ooseq+0x48>)
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	607b      	str	r3, [r7, #4]
 8012b12:	e00a      	b.n	8012b2a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d003      	beq.n	8012b24 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012b1c:	6878      	ldr	r0, [r7, #4]
 8012b1e:	f002 fc53 	bl	80153c8 <tcp_free_ooseq>
      return;
 8012b22:	e005      	b.n	8012b30 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	68db      	ldr	r3, [r3, #12]
 8012b28:	607b      	str	r3, [r7, #4]
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d1f1      	bne.n	8012b14 <pbuf_free_ooseq+0x20>
    }
  }
}
 8012b30:	3708      	adds	r7, #8
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bd80      	pop	{r7, pc}
 8012b36:	bf00      	nop
 8012b38:	200139ec 	.word	0x200139ec
 8012b3c:	200139f4 	.word	0x200139f4

08012b40 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b082      	sub	sp, #8
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8012b48:	f7ff ffd4 	bl	8012af4 <pbuf_free_ooseq>
}
 8012b4c:	bf00      	nop
 8012b4e:	3708      	adds	r7, #8
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}

08012b54 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b082      	sub	sp, #8
 8012b58:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8012b5a:	f00b ffad 	bl	801eab8 <sys_arch_protect>
 8012b5e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012b60:	4b0f      	ldr	r3, [pc, #60]	; (8012ba0 <pbuf_pool_is_empty+0x4c>)
 8012b62:	781b      	ldrb	r3, [r3, #0]
 8012b64:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8012b66:	4b0e      	ldr	r3, [pc, #56]	; (8012ba0 <pbuf_pool_is_empty+0x4c>)
 8012b68:	2201      	movs	r2, #1
 8012b6a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012b6c:	6878      	ldr	r0, [r7, #4]
 8012b6e:	f00b ffb1 	bl	801ead4 <sys_arch_unprotect>

  if (!queued) {
 8012b72:	78fb      	ldrb	r3, [r7, #3]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d10f      	bne.n	8012b98 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8012b78:	2100      	movs	r1, #0
 8012b7a:	480a      	ldr	r0, [pc, #40]	; (8012ba4 <pbuf_pool_is_empty+0x50>)
 8012b7c:	f7fe feca 	bl	8011914 <tcpip_try_callback>
 8012b80:	4603      	mov	r3, r0
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d008      	beq.n	8012b98 <pbuf_pool_is_empty+0x44>
 8012b86:	f00b ff97 	bl	801eab8 <sys_arch_protect>
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	4b04      	ldr	r3, [pc, #16]	; (8012ba0 <pbuf_pool_is_empty+0x4c>)
 8012b8e:	2200      	movs	r2, #0
 8012b90:	701a      	strb	r2, [r3, #0]
 8012b92:	6878      	ldr	r0, [r7, #4]
 8012b94:	f00b ff9e 	bl	801ead4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012b98:	bf00      	nop
 8012b9a:	3708      	adds	r7, #8
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	bd80      	pop	{r7, pc}
 8012ba0:	200139ec 	.word	0x200139ec
 8012ba4:	08012b41 	.word	0x08012b41

08012ba8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012ba8:	b480      	push	{r7}
 8012baa:	b085      	sub	sp, #20
 8012bac:	af00      	add	r7, sp, #0
 8012bae:	60f8      	str	r0, [r7, #12]
 8012bb0:	60b9      	str	r1, [r7, #8]
 8012bb2:	4611      	mov	r1, r2
 8012bb4:	461a      	mov	r2, r3
 8012bb6:	460b      	mov	r3, r1
 8012bb8:	80fb      	strh	r3, [r7, #6]
 8012bba:	4613      	mov	r3, r2
 8012bbc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	68ba      	ldr	r2, [r7, #8]
 8012bc8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	88fa      	ldrh	r2, [r7, #6]
 8012bce:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	88ba      	ldrh	r2, [r7, #4]
 8012bd4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012bd6:	8b3b      	ldrh	r3, [r7, #24]
 8012bd8:	b2da      	uxtb	r2, r3
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	7f3a      	ldrb	r2, [r7, #28]
 8012be2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	2201      	movs	r2, #1
 8012be8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	2200      	movs	r2, #0
 8012bee:	73da      	strb	r2, [r3, #15]
}
 8012bf0:	bf00      	nop
 8012bf2:	3714      	adds	r7, #20
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bfa:	4770      	bx	lr

08012bfc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b08c      	sub	sp, #48	; 0x30
 8012c00:	af02      	add	r7, sp, #8
 8012c02:	4603      	mov	r3, r0
 8012c04:	71fb      	strb	r3, [r7, #7]
 8012c06:	460b      	mov	r3, r1
 8012c08:	80bb      	strh	r3, [r7, #4]
 8012c0a:	4613      	mov	r3, r2
 8012c0c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8012c0e:	79fb      	ldrb	r3, [r7, #7]
 8012c10:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8012c12:	887b      	ldrh	r3, [r7, #2]
 8012c14:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8012c18:	d07f      	beq.n	8012d1a <pbuf_alloc+0x11e>
 8012c1a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8012c1e:	f300 80c8 	bgt.w	8012db2 <pbuf_alloc+0x1b6>
 8012c22:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8012c26:	d010      	beq.n	8012c4a <pbuf_alloc+0x4e>
 8012c28:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8012c2c:	f300 80c1 	bgt.w	8012db2 <pbuf_alloc+0x1b6>
 8012c30:	2b01      	cmp	r3, #1
 8012c32:	d002      	beq.n	8012c3a <pbuf_alloc+0x3e>
 8012c34:	2b41      	cmp	r3, #65	; 0x41
 8012c36:	f040 80bc 	bne.w	8012db2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8012c3a:	887a      	ldrh	r2, [r7, #2]
 8012c3c:	88bb      	ldrh	r3, [r7, #4]
 8012c3e:	4619      	mov	r1, r3
 8012c40:	2000      	movs	r0, #0
 8012c42:	f000 f8d1 	bl	8012de8 <pbuf_alloc_reference>
 8012c46:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8012c48:	e0bd      	b.n	8012dc6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8012c4e:	2300      	movs	r3, #0
 8012c50:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012c52:	88bb      	ldrh	r3, [r7, #4]
 8012c54:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012c56:	200c      	movs	r0, #12
 8012c58:	f7ff fbb2 	bl	80123c0 <memp_malloc>
 8012c5c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012c5e:	693b      	ldr	r3, [r7, #16]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d109      	bne.n	8012c78 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8012c64:	f7ff ff76 	bl	8012b54 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d002      	beq.n	8012c74 <pbuf_alloc+0x78>
            pbuf_free(p);
 8012c6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012c70:	f000 faa8 	bl	80131c4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012c74:	2300      	movs	r3, #0
 8012c76:	e0a7      	b.n	8012dc8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012c78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012c7a:	3303      	adds	r3, #3
 8012c7c:	b29b      	uxth	r3, r3
 8012c7e:	f023 0303 	bic.w	r3, r3, #3
 8012c82:	b29b      	uxth	r3, r3
 8012c84:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8012c88:	b29b      	uxth	r3, r3
 8012c8a:	8b7a      	ldrh	r2, [r7, #26]
 8012c8c:	4293      	cmp	r3, r2
 8012c8e:	bf28      	it	cs
 8012c90:	4613      	movcs	r3, r2
 8012c92:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012c94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012c96:	3310      	adds	r3, #16
 8012c98:	693a      	ldr	r2, [r7, #16]
 8012c9a:	4413      	add	r3, r2
 8012c9c:	3303      	adds	r3, #3
 8012c9e:	f023 0303 	bic.w	r3, r3, #3
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	89f9      	ldrh	r1, [r7, #14]
 8012ca6:	8b7a      	ldrh	r2, [r7, #26]
 8012ca8:	2300      	movs	r3, #0
 8012caa:	9301      	str	r3, [sp, #4]
 8012cac:	887b      	ldrh	r3, [r7, #2]
 8012cae:	9300      	str	r3, [sp, #0]
 8012cb0:	460b      	mov	r3, r1
 8012cb2:	4601      	mov	r1, r0
 8012cb4:	6938      	ldr	r0, [r7, #16]
 8012cb6:	f7ff ff77 	bl	8012ba8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012cba:	693b      	ldr	r3, [r7, #16]
 8012cbc:	685b      	ldr	r3, [r3, #4]
 8012cbe:	f003 0303 	and.w	r3, r3, #3
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d006      	beq.n	8012cd4 <pbuf_alloc+0xd8>
 8012cc6:	4b42      	ldr	r3, [pc, #264]	; (8012dd0 <pbuf_alloc+0x1d4>)
 8012cc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012ccc:	4941      	ldr	r1, [pc, #260]	; (8012dd4 <pbuf_alloc+0x1d8>)
 8012cce:	4842      	ldr	r0, [pc, #264]	; (8012dd8 <pbuf_alloc+0x1dc>)
 8012cd0:	f00c ffe2 	bl	801fc98 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012cd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012cd6:	3303      	adds	r3, #3
 8012cd8:	f023 0303 	bic.w	r3, r3, #3
 8012cdc:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8012ce0:	d106      	bne.n	8012cf0 <pbuf_alloc+0xf4>
 8012ce2:	4b3b      	ldr	r3, [pc, #236]	; (8012dd0 <pbuf_alloc+0x1d4>)
 8012ce4:	f44f 7281 	mov.w	r2, #258	; 0x102
 8012ce8:	493c      	ldr	r1, [pc, #240]	; (8012ddc <pbuf_alloc+0x1e0>)
 8012cea:	483b      	ldr	r0, [pc, #236]	; (8012dd8 <pbuf_alloc+0x1dc>)
 8012cec:	f00c ffd4 	bl	801fc98 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d102      	bne.n	8012cfc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012cf6:	693b      	ldr	r3, [r7, #16]
 8012cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8012cfa:	e002      	b.n	8012d02 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012cfc:	69fb      	ldr	r3, [r7, #28]
 8012cfe:	693a      	ldr	r2, [r7, #16]
 8012d00:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012d02:	693b      	ldr	r3, [r7, #16]
 8012d04:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012d06:	8b7a      	ldrh	r2, [r7, #26]
 8012d08:	89fb      	ldrh	r3, [r7, #14]
 8012d0a:	1ad3      	subs	r3, r2, r3
 8012d0c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012d0e:	2300      	movs	r3, #0
 8012d10:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8012d12:	8b7b      	ldrh	r3, [r7, #26]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d19e      	bne.n	8012c56 <pbuf_alloc+0x5a>
      break;
 8012d18:	e055      	b.n	8012dc6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012d1a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012d1c:	3303      	adds	r3, #3
 8012d1e:	b29b      	uxth	r3, r3
 8012d20:	f023 0303 	bic.w	r3, r3, #3
 8012d24:	b29a      	uxth	r2, r3
 8012d26:	88bb      	ldrh	r3, [r7, #4]
 8012d28:	3303      	adds	r3, #3
 8012d2a:	b29b      	uxth	r3, r3
 8012d2c:	f023 0303 	bic.w	r3, r3, #3
 8012d30:	b29b      	uxth	r3, r3
 8012d32:	4413      	add	r3, r2
 8012d34:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012d36:	8b3b      	ldrh	r3, [r7, #24]
 8012d38:	3310      	adds	r3, #16
 8012d3a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012d3c:	8b3a      	ldrh	r2, [r7, #24]
 8012d3e:	88bb      	ldrh	r3, [r7, #4]
 8012d40:	3303      	adds	r3, #3
 8012d42:	f023 0303 	bic.w	r3, r3, #3
 8012d46:	429a      	cmp	r2, r3
 8012d48:	d306      	bcc.n	8012d58 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012d4a:	8afa      	ldrh	r2, [r7, #22]
 8012d4c:	88bb      	ldrh	r3, [r7, #4]
 8012d4e:	3303      	adds	r3, #3
 8012d50:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012d54:	429a      	cmp	r2, r3
 8012d56:	d201      	bcs.n	8012d5c <pbuf_alloc+0x160>
        return NULL;
 8012d58:	2300      	movs	r3, #0
 8012d5a:	e035      	b.n	8012dc8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012d5c:	8afb      	ldrh	r3, [r7, #22]
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f7ff f9ac 	bl	80120bc <mem_malloc>
 8012d64:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8012d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d101      	bne.n	8012d70 <pbuf_alloc+0x174>
        return NULL;
 8012d6c:	2300      	movs	r3, #0
 8012d6e:	e02b      	b.n	8012dc8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012d70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012d72:	3310      	adds	r3, #16
 8012d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012d76:	4413      	add	r3, r2
 8012d78:	3303      	adds	r3, #3
 8012d7a:	f023 0303 	bic.w	r3, r3, #3
 8012d7e:	4618      	mov	r0, r3
 8012d80:	88b9      	ldrh	r1, [r7, #4]
 8012d82:	88ba      	ldrh	r2, [r7, #4]
 8012d84:	2300      	movs	r3, #0
 8012d86:	9301      	str	r3, [sp, #4]
 8012d88:	887b      	ldrh	r3, [r7, #2]
 8012d8a:	9300      	str	r3, [sp, #0]
 8012d8c:	460b      	mov	r3, r1
 8012d8e:	4601      	mov	r1, r0
 8012d90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012d92:	f7ff ff09 	bl	8012ba8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d98:	685b      	ldr	r3, [r3, #4]
 8012d9a:	f003 0303 	and.w	r3, r3, #3
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d010      	beq.n	8012dc4 <pbuf_alloc+0x1c8>
 8012da2:	4b0b      	ldr	r3, [pc, #44]	; (8012dd0 <pbuf_alloc+0x1d4>)
 8012da4:	f44f 7291 	mov.w	r2, #290	; 0x122
 8012da8:	490d      	ldr	r1, [pc, #52]	; (8012de0 <pbuf_alloc+0x1e4>)
 8012daa:	480b      	ldr	r0, [pc, #44]	; (8012dd8 <pbuf_alloc+0x1dc>)
 8012dac:	f00c ff74 	bl	801fc98 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012db0:	e008      	b.n	8012dc4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012db2:	4b07      	ldr	r3, [pc, #28]	; (8012dd0 <pbuf_alloc+0x1d4>)
 8012db4:	f240 1227 	movw	r2, #295	; 0x127
 8012db8:	490a      	ldr	r1, [pc, #40]	; (8012de4 <pbuf_alloc+0x1e8>)
 8012dba:	4807      	ldr	r0, [pc, #28]	; (8012dd8 <pbuf_alloc+0x1dc>)
 8012dbc:	f00c ff6c 	bl	801fc98 <iprintf>
      return NULL;
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	e001      	b.n	8012dc8 <pbuf_alloc+0x1cc>
      break;
 8012dc4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012dc8:	4618      	mov	r0, r3
 8012dca:	3728      	adds	r7, #40	; 0x28
 8012dcc:	46bd      	mov	sp, r7
 8012dce:	bd80      	pop	{r7, pc}
 8012dd0:	08022150 	.word	0x08022150
 8012dd4:	08022180 	.word	0x08022180
 8012dd8:	080221b0 	.word	0x080221b0
 8012ddc:	080221d8 	.word	0x080221d8
 8012de0:	0802220c 	.word	0x0802220c
 8012de4:	08022238 	.word	0x08022238

08012de8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b086      	sub	sp, #24
 8012dec:	af02      	add	r7, sp, #8
 8012dee:	6078      	str	r0, [r7, #4]
 8012df0:	460b      	mov	r3, r1
 8012df2:	807b      	strh	r3, [r7, #2]
 8012df4:	4613      	mov	r3, r2
 8012df6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012df8:	883b      	ldrh	r3, [r7, #0]
 8012dfa:	2b41      	cmp	r3, #65	; 0x41
 8012dfc:	d009      	beq.n	8012e12 <pbuf_alloc_reference+0x2a>
 8012dfe:	883b      	ldrh	r3, [r7, #0]
 8012e00:	2b01      	cmp	r3, #1
 8012e02:	d006      	beq.n	8012e12 <pbuf_alloc_reference+0x2a>
 8012e04:	4b0f      	ldr	r3, [pc, #60]	; (8012e44 <pbuf_alloc_reference+0x5c>)
 8012e06:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8012e0a:	490f      	ldr	r1, [pc, #60]	; (8012e48 <pbuf_alloc_reference+0x60>)
 8012e0c:	480f      	ldr	r0, [pc, #60]	; (8012e4c <pbuf_alloc_reference+0x64>)
 8012e0e:	f00c ff43 	bl	801fc98 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012e12:	200b      	movs	r0, #11
 8012e14:	f7ff fad4 	bl	80123c0 <memp_malloc>
 8012e18:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d101      	bne.n	8012e24 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012e20:	2300      	movs	r3, #0
 8012e22:	e00b      	b.n	8012e3c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012e24:	8879      	ldrh	r1, [r7, #2]
 8012e26:	887a      	ldrh	r2, [r7, #2]
 8012e28:	2300      	movs	r3, #0
 8012e2a:	9301      	str	r3, [sp, #4]
 8012e2c:	883b      	ldrh	r3, [r7, #0]
 8012e2e:	9300      	str	r3, [sp, #0]
 8012e30:	460b      	mov	r3, r1
 8012e32:	6879      	ldr	r1, [r7, #4]
 8012e34:	68f8      	ldr	r0, [r7, #12]
 8012e36:	f7ff feb7 	bl	8012ba8 <pbuf_init_alloced_pbuf>
  return p;
 8012e3a:	68fb      	ldr	r3, [r7, #12]
}
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	3710      	adds	r7, #16
 8012e40:	46bd      	mov	sp, r7
 8012e42:	bd80      	pop	{r7, pc}
 8012e44:	08022150 	.word	0x08022150
 8012e48:	08022254 	.word	0x08022254
 8012e4c:	080221b0 	.word	0x080221b0

08012e50 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b088      	sub	sp, #32
 8012e54:	af02      	add	r7, sp, #8
 8012e56:	607b      	str	r3, [r7, #4]
 8012e58:	4603      	mov	r3, r0
 8012e5a:	73fb      	strb	r3, [r7, #15]
 8012e5c:	460b      	mov	r3, r1
 8012e5e:	81bb      	strh	r3, [r7, #12]
 8012e60:	4613      	mov	r3, r2
 8012e62:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012e64:	7bfb      	ldrb	r3, [r7, #15]
 8012e66:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012e68:	8a7b      	ldrh	r3, [r7, #18]
 8012e6a:	3303      	adds	r3, #3
 8012e6c:	f023 0203 	bic.w	r2, r3, #3
 8012e70:	89bb      	ldrh	r3, [r7, #12]
 8012e72:	441a      	add	r2, r3
 8012e74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012e76:	429a      	cmp	r2, r3
 8012e78:	d901      	bls.n	8012e7e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	e018      	b.n	8012eb0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012e7e:	6a3b      	ldr	r3, [r7, #32]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d007      	beq.n	8012e94 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012e84:	8a7b      	ldrh	r3, [r7, #18]
 8012e86:	3303      	adds	r3, #3
 8012e88:	f023 0303 	bic.w	r3, r3, #3
 8012e8c:	6a3a      	ldr	r2, [r7, #32]
 8012e8e:	4413      	add	r3, r2
 8012e90:	617b      	str	r3, [r7, #20]
 8012e92:	e001      	b.n	8012e98 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012e94:	2300      	movs	r3, #0
 8012e96:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012e98:	6878      	ldr	r0, [r7, #4]
 8012e9a:	89b9      	ldrh	r1, [r7, #12]
 8012e9c:	89ba      	ldrh	r2, [r7, #12]
 8012e9e:	2302      	movs	r3, #2
 8012ea0:	9301      	str	r3, [sp, #4]
 8012ea2:	897b      	ldrh	r3, [r7, #10]
 8012ea4:	9300      	str	r3, [sp, #0]
 8012ea6:	460b      	mov	r3, r1
 8012ea8:	6979      	ldr	r1, [r7, #20]
 8012eaa:	f7ff fe7d 	bl	8012ba8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012eae:	687b      	ldr	r3, [r7, #4]
}
 8012eb0:	4618      	mov	r0, r3
 8012eb2:	3718      	adds	r7, #24
 8012eb4:	46bd      	mov	sp, r7
 8012eb6:	bd80      	pop	{r7, pc}

08012eb8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b084      	sub	sp, #16
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d106      	bne.n	8012ed8 <pbuf_realloc+0x20>
 8012eca:	4b3a      	ldr	r3, [pc, #232]	; (8012fb4 <pbuf_realloc+0xfc>)
 8012ecc:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8012ed0:	4939      	ldr	r1, [pc, #228]	; (8012fb8 <pbuf_realloc+0x100>)
 8012ed2:	483a      	ldr	r0, [pc, #232]	; (8012fbc <pbuf_realloc+0x104>)
 8012ed4:	f00c fee0 	bl	801fc98 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	891b      	ldrh	r3, [r3, #8]
 8012edc:	887a      	ldrh	r2, [r7, #2]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d263      	bcs.n	8012faa <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	891a      	ldrh	r2, [r3, #8]
 8012ee6:	887b      	ldrh	r3, [r7, #2]
 8012ee8:	1ad3      	subs	r3, r2, r3
 8012eea:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012eec:	887b      	ldrh	r3, [r7, #2]
 8012eee:	817b      	strh	r3, [r7, #10]
  q = p;
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012ef4:	e018      	b.n	8012f28 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	895b      	ldrh	r3, [r3, #10]
 8012efa:	897a      	ldrh	r2, [r7, #10]
 8012efc:	1ad3      	subs	r3, r2, r3
 8012efe:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	891a      	ldrh	r2, [r3, #8]
 8012f04:	893b      	ldrh	r3, [r7, #8]
 8012f06:	1ad3      	subs	r3, r2, r3
 8012f08:	b29a      	uxth	r2, r3
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d106      	bne.n	8012f28 <pbuf_realloc+0x70>
 8012f1a:	4b26      	ldr	r3, [pc, #152]	; (8012fb4 <pbuf_realloc+0xfc>)
 8012f1c:	f240 12af 	movw	r2, #431	; 0x1af
 8012f20:	4927      	ldr	r1, [pc, #156]	; (8012fc0 <pbuf_realloc+0x108>)
 8012f22:	4826      	ldr	r0, [pc, #152]	; (8012fbc <pbuf_realloc+0x104>)
 8012f24:	f00c feb8 	bl	801fc98 <iprintf>
  while (rem_len > q->len) {
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	895b      	ldrh	r3, [r3, #10]
 8012f2c:	897a      	ldrh	r2, [r7, #10]
 8012f2e:	429a      	cmp	r2, r3
 8012f30:	d8e1      	bhi.n	8012ef6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	7b1b      	ldrb	r3, [r3, #12]
 8012f36:	f003 030f 	and.w	r3, r3, #15
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d121      	bne.n	8012f82 <pbuf_realloc+0xca>
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	895b      	ldrh	r3, [r3, #10]
 8012f42:	897a      	ldrh	r2, [r7, #10]
 8012f44:	429a      	cmp	r2, r3
 8012f46:	d01c      	beq.n	8012f82 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	7b5b      	ldrb	r3, [r3, #13]
 8012f4c:	f003 0302 	and.w	r3, r3, #2
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d116      	bne.n	8012f82 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	685a      	ldr	r2, [r3, #4]
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	1ad3      	subs	r3, r2, r3
 8012f5c:	b29a      	uxth	r2, r3
 8012f5e:	897b      	ldrh	r3, [r7, #10]
 8012f60:	4413      	add	r3, r2
 8012f62:	b29b      	uxth	r3, r3
 8012f64:	4619      	mov	r1, r3
 8012f66:	68f8      	ldr	r0, [r7, #12]
 8012f68:	f7fe ff9e 	bl	8011ea8 <mem_trim>
 8012f6c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d106      	bne.n	8012f82 <pbuf_realloc+0xca>
 8012f74:	4b0f      	ldr	r3, [pc, #60]	; (8012fb4 <pbuf_realloc+0xfc>)
 8012f76:	f240 12bd 	movw	r2, #445	; 0x1bd
 8012f7a:	4912      	ldr	r1, [pc, #72]	; (8012fc4 <pbuf_realloc+0x10c>)
 8012f7c:	480f      	ldr	r0, [pc, #60]	; (8012fbc <pbuf_realloc+0x104>)
 8012f7e:	f00c fe8b 	bl	801fc98 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	897a      	ldrh	r2, [r7, #10]
 8012f86:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	895a      	ldrh	r2, [r3, #10]
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d004      	beq.n	8012fa2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	4618      	mov	r0, r3
 8012f9e:	f000 f911 	bl	80131c4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	601a      	str	r2, [r3, #0]
 8012fa8:	e000      	b.n	8012fac <pbuf_realloc+0xf4>
    return;
 8012faa:	bf00      	nop

}
 8012fac:	3710      	adds	r7, #16
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	08022150 	.word	0x08022150
 8012fb8:	08022268 	.word	0x08022268
 8012fbc:	080221b0 	.word	0x080221b0
 8012fc0:	08022280 	.word	0x08022280
 8012fc4:	08022298 	.word	0x08022298

08012fc8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b086      	sub	sp, #24
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	60f8      	str	r0, [r7, #12]
 8012fd0:	60b9      	str	r1, [r7, #8]
 8012fd2:	4613      	mov	r3, r2
 8012fd4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d106      	bne.n	8012fea <pbuf_add_header_impl+0x22>
 8012fdc:	4b2b      	ldr	r3, [pc, #172]	; (801308c <pbuf_add_header_impl+0xc4>)
 8012fde:	f240 12df 	movw	r2, #479	; 0x1df
 8012fe2:	492b      	ldr	r1, [pc, #172]	; (8013090 <pbuf_add_header_impl+0xc8>)
 8012fe4:	482b      	ldr	r0, [pc, #172]	; (8013094 <pbuf_add_header_impl+0xcc>)
 8012fe6:	f00c fe57 	bl	801fc98 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d003      	beq.n	8012ff8 <pbuf_add_header_impl+0x30>
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012ff6:	d301      	bcc.n	8012ffc <pbuf_add_header_impl+0x34>
    return 1;
 8012ff8:	2301      	movs	r3, #1
 8012ffa:	e043      	b.n	8013084 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012ffc:	68bb      	ldr	r3, [r7, #8]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d101      	bne.n	8013006 <pbuf_add_header_impl+0x3e>
    return 0;
 8013002:	2300      	movs	r3, #0
 8013004:	e03e      	b.n	8013084 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8013006:	68bb      	ldr	r3, [r7, #8]
 8013008:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801300a:	68fb      	ldr	r3, [r7, #12]
 801300c:	891a      	ldrh	r2, [r3, #8]
 801300e:	8a7b      	ldrh	r3, [r7, #18]
 8013010:	4413      	add	r3, r2
 8013012:	b29b      	uxth	r3, r3
 8013014:	8a7a      	ldrh	r2, [r7, #18]
 8013016:	429a      	cmp	r2, r3
 8013018:	d901      	bls.n	801301e <pbuf_add_header_impl+0x56>
    return 1;
 801301a:	2301      	movs	r3, #1
 801301c:	e032      	b.n	8013084 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	7b1b      	ldrb	r3, [r3, #12]
 8013022:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013024:	8a3b      	ldrh	r3, [r7, #16]
 8013026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801302a:	2b00      	cmp	r3, #0
 801302c:	d00c      	beq.n	8013048 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	685a      	ldr	r2, [r3, #4]
 8013032:	68bb      	ldr	r3, [r7, #8]
 8013034:	425b      	negs	r3, r3
 8013036:	4413      	add	r3, r2
 8013038:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	3310      	adds	r3, #16
 801303e:	697a      	ldr	r2, [r7, #20]
 8013040:	429a      	cmp	r2, r3
 8013042:	d20d      	bcs.n	8013060 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013044:	2301      	movs	r3, #1
 8013046:	e01d      	b.n	8013084 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8013048:	79fb      	ldrb	r3, [r7, #7]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d006      	beq.n	801305c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	685a      	ldr	r2, [r3, #4]
 8013052:	68bb      	ldr	r3, [r7, #8]
 8013054:	425b      	negs	r3, r3
 8013056:	4413      	add	r3, r2
 8013058:	617b      	str	r3, [r7, #20]
 801305a:	e001      	b.n	8013060 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801305c:	2301      	movs	r3, #1
 801305e:	e011      	b.n	8013084 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013060:	68fb      	ldr	r3, [r7, #12]
 8013062:	697a      	ldr	r2, [r7, #20]
 8013064:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	895a      	ldrh	r2, [r3, #10]
 801306a:	8a7b      	ldrh	r3, [r7, #18]
 801306c:	4413      	add	r3, r2
 801306e:	b29a      	uxth	r2, r3
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	891a      	ldrh	r2, [r3, #8]
 8013078:	8a7b      	ldrh	r3, [r7, #18]
 801307a:	4413      	add	r3, r2
 801307c:	b29a      	uxth	r2, r3
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	811a      	strh	r2, [r3, #8]


  return 0;
 8013082:	2300      	movs	r3, #0
}
 8013084:	4618      	mov	r0, r3
 8013086:	3718      	adds	r7, #24
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}
 801308c:	08022150 	.word	0x08022150
 8013090:	080222b4 	.word	0x080222b4
 8013094:	080221b0 	.word	0x080221b0

08013098 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013098:	b580      	push	{r7, lr}
 801309a:	b082      	sub	sp, #8
 801309c:	af00      	add	r7, sp, #0
 801309e:	6078      	str	r0, [r7, #4]
 80130a0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80130a2:	2200      	movs	r2, #0
 80130a4:	6839      	ldr	r1, [r7, #0]
 80130a6:	6878      	ldr	r0, [r7, #4]
 80130a8:	f7ff ff8e 	bl	8012fc8 <pbuf_add_header_impl>
 80130ac:	4603      	mov	r3, r0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3708      	adds	r7, #8
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
	...

080130b8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
 80130c0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d106      	bne.n	80130d6 <pbuf_remove_header+0x1e>
 80130c8:	4b20      	ldr	r3, [pc, #128]	; (801314c <pbuf_remove_header+0x94>)
 80130ca:	f240 224b 	movw	r2, #587	; 0x24b
 80130ce:	4920      	ldr	r1, [pc, #128]	; (8013150 <pbuf_remove_header+0x98>)
 80130d0:	4820      	ldr	r0, [pc, #128]	; (8013154 <pbuf_remove_header+0x9c>)
 80130d2:	f00c fde1 	bl	801fc98 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d003      	beq.n	80130e4 <pbuf_remove_header+0x2c>
 80130dc:	683b      	ldr	r3, [r7, #0]
 80130de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130e2:	d301      	bcc.n	80130e8 <pbuf_remove_header+0x30>
    return 1;
 80130e4:	2301      	movs	r3, #1
 80130e6:	e02c      	b.n	8013142 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d101      	bne.n	80130f2 <pbuf_remove_header+0x3a>
    return 0;
 80130ee:	2300      	movs	r3, #0
 80130f0:	e027      	b.n	8013142 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80130f2:	683b      	ldr	r3, [r7, #0]
 80130f4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	895b      	ldrh	r3, [r3, #10]
 80130fa:	89fa      	ldrh	r2, [r7, #14]
 80130fc:	429a      	cmp	r2, r3
 80130fe:	d908      	bls.n	8013112 <pbuf_remove_header+0x5a>
 8013100:	4b12      	ldr	r3, [pc, #72]	; (801314c <pbuf_remove_header+0x94>)
 8013102:	f240 2255 	movw	r2, #597	; 0x255
 8013106:	4914      	ldr	r1, [pc, #80]	; (8013158 <pbuf_remove_header+0xa0>)
 8013108:	4812      	ldr	r0, [pc, #72]	; (8013154 <pbuf_remove_header+0x9c>)
 801310a:	f00c fdc5 	bl	801fc98 <iprintf>
 801310e:	2301      	movs	r3, #1
 8013110:	e017      	b.n	8013142 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	685b      	ldr	r3, [r3, #4]
 8013116:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	685a      	ldr	r2, [r3, #4]
 801311c:	683b      	ldr	r3, [r7, #0]
 801311e:	441a      	add	r2, r3
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	895a      	ldrh	r2, [r3, #10]
 8013128:	89fb      	ldrh	r3, [r7, #14]
 801312a:	1ad3      	subs	r3, r2, r3
 801312c:	b29a      	uxth	r2, r3
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	891a      	ldrh	r2, [r3, #8]
 8013136:	89fb      	ldrh	r3, [r7, #14]
 8013138:	1ad3      	subs	r3, r2, r3
 801313a:	b29a      	uxth	r2, r3
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013140:	2300      	movs	r3, #0
}
 8013142:	4618      	mov	r0, r3
 8013144:	3710      	adds	r7, #16
 8013146:	46bd      	mov	sp, r7
 8013148:	bd80      	pop	{r7, pc}
 801314a:	bf00      	nop
 801314c:	08022150 	.word	0x08022150
 8013150:	080222b4 	.word	0x080222b4
 8013154:	080221b0 	.word	0x080221b0
 8013158:	080222c0 	.word	0x080222c0

0801315c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801315c:	b580      	push	{r7, lr}
 801315e:	b082      	sub	sp, #8
 8013160:	af00      	add	r7, sp, #0
 8013162:	6078      	str	r0, [r7, #4]
 8013164:	460b      	mov	r3, r1
 8013166:	807b      	strh	r3, [r7, #2]
 8013168:	4613      	mov	r3, r2
 801316a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801316c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013170:	2b00      	cmp	r3, #0
 8013172:	da08      	bge.n	8013186 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013174:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013178:	425b      	negs	r3, r3
 801317a:	4619      	mov	r1, r3
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f7ff ff9b 	bl	80130b8 <pbuf_remove_header>
 8013182:	4603      	mov	r3, r0
 8013184:	e007      	b.n	8013196 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8013186:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801318a:	787a      	ldrb	r2, [r7, #1]
 801318c:	4619      	mov	r1, r3
 801318e:	6878      	ldr	r0, [r7, #4]
 8013190:	f7ff ff1a 	bl	8012fc8 <pbuf_add_header_impl>
 8013194:	4603      	mov	r3, r0
  }
}
 8013196:	4618      	mov	r0, r3
 8013198:	3708      	adds	r7, #8
 801319a:	46bd      	mov	sp, r7
 801319c:	bd80      	pop	{r7, pc}

0801319e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801319e:	b580      	push	{r7, lr}
 80131a0:	b082      	sub	sp, #8
 80131a2:	af00      	add	r7, sp, #0
 80131a4:	6078      	str	r0, [r7, #4]
 80131a6:	460b      	mov	r3, r1
 80131a8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80131aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80131ae:	2201      	movs	r2, #1
 80131b0:	4619      	mov	r1, r3
 80131b2:	6878      	ldr	r0, [r7, #4]
 80131b4:	f7ff ffd2 	bl	801315c <pbuf_header_impl>
 80131b8:	4603      	mov	r3, r0
}
 80131ba:	4618      	mov	r0, r3
 80131bc:	3708      	adds	r7, #8
 80131be:	46bd      	mov	sp, r7
 80131c0:	bd80      	pop	{r7, pc}
	...

080131c4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b088      	sub	sp, #32
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d10b      	bne.n	80131ea <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d106      	bne.n	80131e6 <pbuf_free+0x22>
 80131d8:	4b3b      	ldr	r3, [pc, #236]	; (80132c8 <pbuf_free+0x104>)
 80131da:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80131de:	493b      	ldr	r1, [pc, #236]	; (80132cc <pbuf_free+0x108>)
 80131e0:	483b      	ldr	r0, [pc, #236]	; (80132d0 <pbuf_free+0x10c>)
 80131e2:	f00c fd59 	bl	801fc98 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80131e6:	2300      	movs	r3, #0
 80131e8:	e069      	b.n	80132be <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80131ea:	2300      	movs	r3, #0
 80131ec:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80131ee:	e062      	b.n	80132b6 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80131f0:	f00b fc62 	bl	801eab8 <sys_arch_protect>
 80131f4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	7b9b      	ldrb	r3, [r3, #14]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d106      	bne.n	801320c <pbuf_free+0x48>
 80131fe:	4b32      	ldr	r3, [pc, #200]	; (80132c8 <pbuf_free+0x104>)
 8013200:	f240 22f1 	movw	r2, #753	; 0x2f1
 8013204:	4933      	ldr	r1, [pc, #204]	; (80132d4 <pbuf_free+0x110>)
 8013206:	4832      	ldr	r0, [pc, #200]	; (80132d0 <pbuf_free+0x10c>)
 8013208:	f00c fd46 	bl	801fc98 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	7b9b      	ldrb	r3, [r3, #14]
 8013210:	3b01      	subs	r3, #1
 8013212:	b2da      	uxtb	r2, r3
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	739a      	strb	r2, [r3, #14]
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	7b9b      	ldrb	r3, [r3, #14]
 801321c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801321e:	69b8      	ldr	r0, [r7, #24]
 8013220:	f00b fc58 	bl	801ead4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013224:	7dfb      	ldrb	r3, [r7, #23]
 8013226:	2b00      	cmp	r3, #0
 8013228:	d143      	bne.n	80132b2 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	7b1b      	ldrb	r3, [r3, #12]
 8013234:	f003 030f 	and.w	r3, r3, #15
 8013238:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	7b5b      	ldrb	r3, [r3, #13]
 801323e:	f003 0302 	and.w	r3, r3, #2
 8013242:	2b00      	cmp	r3, #0
 8013244:	d011      	beq.n	801326a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801324a:	68bb      	ldr	r3, [r7, #8]
 801324c:	691b      	ldr	r3, [r3, #16]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d106      	bne.n	8013260 <pbuf_free+0x9c>
 8013252:	4b1d      	ldr	r3, [pc, #116]	; (80132c8 <pbuf_free+0x104>)
 8013254:	f240 22ff 	movw	r2, #767	; 0x2ff
 8013258:	491f      	ldr	r1, [pc, #124]	; (80132d8 <pbuf_free+0x114>)
 801325a:	481d      	ldr	r0, [pc, #116]	; (80132d0 <pbuf_free+0x10c>)
 801325c:	f00c fd1c 	bl	801fc98 <iprintf>
        pc->custom_free_function(p);
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	691b      	ldr	r3, [r3, #16]
 8013264:	6878      	ldr	r0, [r7, #4]
 8013266:	4798      	blx	r3
 8013268:	e01d      	b.n	80132a6 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801326a:	7bfb      	ldrb	r3, [r7, #15]
 801326c:	2b02      	cmp	r3, #2
 801326e:	d104      	bne.n	801327a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013270:	6879      	ldr	r1, [r7, #4]
 8013272:	200c      	movs	r0, #12
 8013274:	f7ff f8f6 	bl	8012464 <memp_free>
 8013278:	e015      	b.n	80132a6 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801327a:	7bfb      	ldrb	r3, [r7, #15]
 801327c:	2b01      	cmp	r3, #1
 801327e:	d104      	bne.n	801328a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013280:	6879      	ldr	r1, [r7, #4]
 8013282:	200b      	movs	r0, #11
 8013284:	f7ff f8ee 	bl	8012464 <memp_free>
 8013288:	e00d      	b.n	80132a6 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801328a:	7bfb      	ldrb	r3, [r7, #15]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d103      	bne.n	8013298 <pbuf_free+0xd4>
          mem_free(p);
 8013290:	6878      	ldr	r0, [r7, #4]
 8013292:	f7fe fd79 	bl	8011d88 <mem_free>
 8013296:	e006      	b.n	80132a6 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013298:	4b0b      	ldr	r3, [pc, #44]	; (80132c8 <pbuf_free+0x104>)
 801329a:	f240 320f 	movw	r2, #783	; 0x30f
 801329e:	490f      	ldr	r1, [pc, #60]	; (80132dc <pbuf_free+0x118>)
 80132a0:	480b      	ldr	r0, [pc, #44]	; (80132d0 <pbuf_free+0x10c>)
 80132a2:	f00c fcf9 	bl	801fc98 <iprintf>
        }
      }
      count++;
 80132a6:	7ffb      	ldrb	r3, [r7, #31]
 80132a8:	3301      	adds	r3, #1
 80132aa:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80132ac:	693b      	ldr	r3, [r7, #16]
 80132ae:	607b      	str	r3, [r7, #4]
 80132b0:	e001      	b.n	80132b6 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80132b2:	2300      	movs	r3, #0
 80132b4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d199      	bne.n	80131f0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80132bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3720      	adds	r7, #32
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	08022150 	.word	0x08022150
 80132cc:	080222b4 	.word	0x080222b4
 80132d0:	080221b0 	.word	0x080221b0
 80132d4:	080222e0 	.word	0x080222e0
 80132d8:	080222f8 	.word	0x080222f8
 80132dc:	0802231c 	.word	0x0802231c

080132e0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80132e0:	b480      	push	{r7}
 80132e2:	b085      	sub	sp, #20
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80132e8:	2300      	movs	r3, #0
 80132ea:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80132ec:	e005      	b.n	80132fa <pbuf_clen+0x1a>
    ++len;
 80132ee:	89fb      	ldrh	r3, [r7, #14]
 80132f0:	3301      	adds	r3, #1
 80132f2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d1f6      	bne.n	80132ee <pbuf_clen+0xe>
  }
  return len;
 8013300:	89fb      	ldrh	r3, [r7, #14]
}
 8013302:	4618      	mov	r0, r3
 8013304:	3714      	adds	r7, #20
 8013306:	46bd      	mov	sp, r7
 8013308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330c:	4770      	bx	lr
	...

08013310 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b084      	sub	sp, #16
 8013314:	af00      	add	r7, sp, #0
 8013316:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	2b00      	cmp	r3, #0
 801331c:	d016      	beq.n	801334c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801331e:	f00b fbcb 	bl	801eab8 <sys_arch_protect>
 8013322:	60f8      	str	r0, [r7, #12]
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	7b9b      	ldrb	r3, [r3, #14]
 8013328:	3301      	adds	r3, #1
 801332a:	b2da      	uxtb	r2, r3
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	739a      	strb	r2, [r3, #14]
 8013330:	68f8      	ldr	r0, [r7, #12]
 8013332:	f00b fbcf 	bl	801ead4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	7b9b      	ldrb	r3, [r3, #14]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d106      	bne.n	801334c <pbuf_ref+0x3c>
 801333e:	4b05      	ldr	r3, [pc, #20]	; (8013354 <pbuf_ref+0x44>)
 8013340:	f240 3242 	movw	r2, #834	; 0x342
 8013344:	4904      	ldr	r1, [pc, #16]	; (8013358 <pbuf_ref+0x48>)
 8013346:	4805      	ldr	r0, [pc, #20]	; (801335c <pbuf_ref+0x4c>)
 8013348:	f00c fca6 	bl	801fc98 <iprintf>
  }
}
 801334c:	bf00      	nop
 801334e:	3710      	adds	r7, #16
 8013350:	46bd      	mov	sp, r7
 8013352:	bd80      	pop	{r7, pc}
 8013354:	08022150 	.word	0x08022150
 8013358:	08022330 	.word	0x08022330
 801335c:	080221b0 	.word	0x080221b0

08013360 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b084      	sub	sp, #16
 8013364:	af00      	add	r7, sp, #0
 8013366:	6078      	str	r0, [r7, #4]
 8013368:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	2b00      	cmp	r3, #0
 801336e:	d002      	beq.n	8013376 <pbuf_cat+0x16>
 8013370:	683b      	ldr	r3, [r7, #0]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d107      	bne.n	8013386 <pbuf_cat+0x26>
 8013376:	4b20      	ldr	r3, [pc, #128]	; (80133f8 <pbuf_cat+0x98>)
 8013378:	f240 3259 	movw	r2, #857	; 0x359
 801337c:	491f      	ldr	r1, [pc, #124]	; (80133fc <pbuf_cat+0x9c>)
 801337e:	4820      	ldr	r0, [pc, #128]	; (8013400 <pbuf_cat+0xa0>)
 8013380:	f00c fc8a 	bl	801fc98 <iprintf>
 8013384:	e034      	b.n	80133f0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	60fb      	str	r3, [r7, #12]
 801338a:	e00a      	b.n	80133a2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	891a      	ldrh	r2, [r3, #8]
 8013390:	683b      	ldr	r3, [r7, #0]
 8013392:	891b      	ldrh	r3, [r3, #8]
 8013394:	4413      	add	r3, r2
 8013396:	b29a      	uxth	r2, r3
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	60fb      	str	r3, [r7, #12]
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d1f0      	bne.n	801338c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	891a      	ldrh	r2, [r3, #8]
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	895b      	ldrh	r3, [r3, #10]
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d006      	beq.n	80133c4 <pbuf_cat+0x64>
 80133b6:	4b10      	ldr	r3, [pc, #64]	; (80133f8 <pbuf_cat+0x98>)
 80133b8:	f240 3262 	movw	r2, #866	; 0x362
 80133bc:	4911      	ldr	r1, [pc, #68]	; (8013404 <pbuf_cat+0xa4>)
 80133be:	4810      	ldr	r0, [pc, #64]	; (8013400 <pbuf_cat+0xa0>)
 80133c0:	f00c fc6a 	bl	801fc98 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d006      	beq.n	80133da <pbuf_cat+0x7a>
 80133cc:	4b0a      	ldr	r3, [pc, #40]	; (80133f8 <pbuf_cat+0x98>)
 80133ce:	f240 3263 	movw	r2, #867	; 0x363
 80133d2:	490d      	ldr	r1, [pc, #52]	; (8013408 <pbuf_cat+0xa8>)
 80133d4:	480a      	ldr	r0, [pc, #40]	; (8013400 <pbuf_cat+0xa0>)
 80133d6:	f00c fc5f 	bl	801fc98 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	891a      	ldrh	r2, [r3, #8]
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	891b      	ldrh	r3, [r3, #8]
 80133e2:	4413      	add	r3, r2
 80133e4:	b29a      	uxth	r2, r3
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	683a      	ldr	r2, [r7, #0]
 80133ee:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80133f0:	3710      	adds	r7, #16
 80133f2:	46bd      	mov	sp, r7
 80133f4:	bd80      	pop	{r7, pc}
 80133f6:	bf00      	nop
 80133f8:	08022150 	.word	0x08022150
 80133fc:	08022344 	.word	0x08022344
 8013400:	080221b0 	.word	0x080221b0
 8013404:	0802237c 	.word	0x0802237c
 8013408:	080223ac 	.word	0x080223ac

0801340c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b082      	sub	sp, #8
 8013410:	af00      	add	r7, sp, #0
 8013412:	6078      	str	r0, [r7, #4]
 8013414:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8013416:	6839      	ldr	r1, [r7, #0]
 8013418:	6878      	ldr	r0, [r7, #4]
 801341a:	f7ff ffa1 	bl	8013360 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801341e:	6838      	ldr	r0, [r7, #0]
 8013420:	f7ff ff76 	bl	8013310 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013424:	bf00      	nop
 8013426:	3708      	adds	r7, #8
 8013428:	46bd      	mov	sp, r7
 801342a:	bd80      	pop	{r7, pc}

0801342c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801342c:	b580      	push	{r7, lr}
 801342e:	b086      	sub	sp, #24
 8013430:	af00      	add	r7, sp, #0
 8013432:	6078      	str	r0, [r7, #4]
 8013434:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013436:	2300      	movs	r3, #0
 8013438:	617b      	str	r3, [r7, #20]
 801343a:	2300      	movs	r3, #0
 801343c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	2b00      	cmp	r3, #0
 8013442:	d008      	beq.n	8013456 <pbuf_copy+0x2a>
 8013444:	683b      	ldr	r3, [r7, #0]
 8013446:	2b00      	cmp	r3, #0
 8013448:	d005      	beq.n	8013456 <pbuf_copy+0x2a>
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	891a      	ldrh	r2, [r3, #8]
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	891b      	ldrh	r3, [r3, #8]
 8013452:	429a      	cmp	r2, r3
 8013454:	d209      	bcs.n	801346a <pbuf_copy+0x3e>
 8013456:	4b57      	ldr	r3, [pc, #348]	; (80135b4 <pbuf_copy+0x188>)
 8013458:	f240 32c9 	movw	r2, #969	; 0x3c9
 801345c:	4956      	ldr	r1, [pc, #344]	; (80135b8 <pbuf_copy+0x18c>)
 801345e:	4857      	ldr	r0, [pc, #348]	; (80135bc <pbuf_copy+0x190>)
 8013460:	f00c fc1a 	bl	801fc98 <iprintf>
 8013464:	f06f 030f 	mvn.w	r3, #15
 8013468:	e09f      	b.n	80135aa <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	895b      	ldrh	r3, [r3, #10]
 801346e:	461a      	mov	r2, r3
 8013470:	697b      	ldr	r3, [r7, #20]
 8013472:	1ad2      	subs	r2, r2, r3
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	895b      	ldrh	r3, [r3, #10]
 8013478:	4619      	mov	r1, r3
 801347a:	693b      	ldr	r3, [r7, #16]
 801347c:	1acb      	subs	r3, r1, r3
 801347e:	429a      	cmp	r2, r3
 8013480:	d306      	bcc.n	8013490 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013482:	683b      	ldr	r3, [r7, #0]
 8013484:	895b      	ldrh	r3, [r3, #10]
 8013486:	461a      	mov	r2, r3
 8013488:	693b      	ldr	r3, [r7, #16]
 801348a:	1ad3      	subs	r3, r2, r3
 801348c:	60fb      	str	r3, [r7, #12]
 801348e:	e005      	b.n	801349c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	895b      	ldrh	r3, [r3, #10]
 8013494:	461a      	mov	r2, r3
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	1ad3      	subs	r3, r2, r3
 801349a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	685a      	ldr	r2, [r3, #4]
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	18d0      	adds	r0, r2, r3
 80134a4:	683b      	ldr	r3, [r7, #0]
 80134a6:	685a      	ldr	r2, [r3, #4]
 80134a8:	693b      	ldr	r3, [r7, #16]
 80134aa:	4413      	add	r3, r2
 80134ac:	68fa      	ldr	r2, [r7, #12]
 80134ae:	4619      	mov	r1, r3
 80134b0:	f00c fb81 	bl	801fbb6 <memcpy>
    offset_to += len;
 80134b4:	697a      	ldr	r2, [r7, #20]
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	4413      	add	r3, r2
 80134ba:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80134bc:	693a      	ldr	r2, [r7, #16]
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	4413      	add	r3, r2
 80134c2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	895b      	ldrh	r3, [r3, #10]
 80134c8:	461a      	mov	r2, r3
 80134ca:	697b      	ldr	r3, [r7, #20]
 80134cc:	4293      	cmp	r3, r2
 80134ce:	d906      	bls.n	80134de <pbuf_copy+0xb2>
 80134d0:	4b38      	ldr	r3, [pc, #224]	; (80135b4 <pbuf_copy+0x188>)
 80134d2:	f240 32d9 	movw	r2, #985	; 0x3d9
 80134d6:	493a      	ldr	r1, [pc, #232]	; (80135c0 <pbuf_copy+0x194>)
 80134d8:	4838      	ldr	r0, [pc, #224]	; (80135bc <pbuf_copy+0x190>)
 80134da:	f00c fbdd 	bl	801fc98 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80134de:	683b      	ldr	r3, [r7, #0]
 80134e0:	895b      	ldrh	r3, [r3, #10]
 80134e2:	461a      	mov	r2, r3
 80134e4:	693b      	ldr	r3, [r7, #16]
 80134e6:	4293      	cmp	r3, r2
 80134e8:	d906      	bls.n	80134f8 <pbuf_copy+0xcc>
 80134ea:	4b32      	ldr	r3, [pc, #200]	; (80135b4 <pbuf_copy+0x188>)
 80134ec:	f240 32da 	movw	r2, #986	; 0x3da
 80134f0:	4934      	ldr	r1, [pc, #208]	; (80135c4 <pbuf_copy+0x198>)
 80134f2:	4832      	ldr	r0, [pc, #200]	; (80135bc <pbuf_copy+0x190>)
 80134f4:	f00c fbd0 	bl	801fc98 <iprintf>
    if (offset_from >= p_from->len) {
 80134f8:	683b      	ldr	r3, [r7, #0]
 80134fa:	895b      	ldrh	r3, [r3, #10]
 80134fc:	461a      	mov	r2, r3
 80134fe:	693b      	ldr	r3, [r7, #16]
 8013500:	4293      	cmp	r3, r2
 8013502:	d304      	bcc.n	801350e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013504:	2300      	movs	r3, #0
 8013506:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	895b      	ldrh	r3, [r3, #10]
 8013512:	461a      	mov	r2, r3
 8013514:	697b      	ldr	r3, [r7, #20]
 8013516:	4293      	cmp	r3, r2
 8013518:	d114      	bne.n	8013544 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801351a:	2300      	movs	r3, #0
 801351c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d10c      	bne.n	8013544 <pbuf_copy+0x118>
 801352a:	683b      	ldr	r3, [r7, #0]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d009      	beq.n	8013544 <pbuf_copy+0x118>
 8013530:	4b20      	ldr	r3, [pc, #128]	; (80135b4 <pbuf_copy+0x188>)
 8013532:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8013536:	4924      	ldr	r1, [pc, #144]	; (80135c8 <pbuf_copy+0x19c>)
 8013538:	4820      	ldr	r0, [pc, #128]	; (80135bc <pbuf_copy+0x190>)
 801353a:	f00c fbad 	bl	801fc98 <iprintf>
 801353e:	f06f 030f 	mvn.w	r3, #15
 8013542:	e032      	b.n	80135aa <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013544:	683b      	ldr	r3, [r7, #0]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d013      	beq.n	8013572 <pbuf_copy+0x146>
 801354a:	683b      	ldr	r3, [r7, #0]
 801354c:	895a      	ldrh	r2, [r3, #10]
 801354e:	683b      	ldr	r3, [r7, #0]
 8013550:	891b      	ldrh	r3, [r3, #8]
 8013552:	429a      	cmp	r2, r3
 8013554:	d10d      	bne.n	8013572 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013556:	683b      	ldr	r3, [r7, #0]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d009      	beq.n	8013572 <pbuf_copy+0x146>
 801355e:	4b15      	ldr	r3, [pc, #84]	; (80135b4 <pbuf_copy+0x188>)
 8013560:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8013564:	4919      	ldr	r1, [pc, #100]	; (80135cc <pbuf_copy+0x1a0>)
 8013566:	4815      	ldr	r0, [pc, #84]	; (80135bc <pbuf_copy+0x190>)
 8013568:	f00c fb96 	bl	801fc98 <iprintf>
 801356c:	f06f 0305 	mvn.w	r3, #5
 8013570:	e01b      	b.n	80135aa <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d013      	beq.n	80135a0 <pbuf_copy+0x174>
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	895a      	ldrh	r2, [r3, #10]
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	891b      	ldrh	r3, [r3, #8]
 8013580:	429a      	cmp	r2, r3
 8013582:	d10d      	bne.n	80135a0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d009      	beq.n	80135a0 <pbuf_copy+0x174>
 801358c:	4b09      	ldr	r3, [pc, #36]	; (80135b4 <pbuf_copy+0x188>)
 801358e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8013592:	490e      	ldr	r1, [pc, #56]	; (80135cc <pbuf_copy+0x1a0>)
 8013594:	4809      	ldr	r0, [pc, #36]	; (80135bc <pbuf_copy+0x190>)
 8013596:	f00c fb7f 	bl	801fc98 <iprintf>
 801359a:	f06f 0305 	mvn.w	r3, #5
 801359e:	e004      	b.n	80135aa <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80135a0:	683b      	ldr	r3, [r7, #0]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	f47f af61 	bne.w	801346a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80135a8:	2300      	movs	r3, #0
}
 80135aa:	4618      	mov	r0, r3
 80135ac:	3718      	adds	r7, #24
 80135ae:	46bd      	mov	sp, r7
 80135b0:	bd80      	pop	{r7, pc}
 80135b2:	bf00      	nop
 80135b4:	08022150 	.word	0x08022150
 80135b8:	080223f8 	.word	0x080223f8
 80135bc:	080221b0 	.word	0x080221b0
 80135c0:	08022428 	.word	0x08022428
 80135c4:	08022440 	.word	0x08022440
 80135c8:	0802245c 	.word	0x0802245c
 80135cc:	0802246c 	.word	0x0802246c

080135d0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b088      	sub	sp, #32
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	60f8      	str	r0, [r7, #12]
 80135d8:	60b9      	str	r1, [r7, #8]
 80135da:	4611      	mov	r1, r2
 80135dc:	461a      	mov	r2, r3
 80135de:	460b      	mov	r3, r1
 80135e0:	80fb      	strh	r3, [r7, #6]
 80135e2:	4613      	mov	r3, r2
 80135e4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80135e6:	2300      	movs	r3, #0
 80135e8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80135ea:	2300      	movs	r3, #0
 80135ec:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d108      	bne.n	8013606 <pbuf_copy_partial+0x36>
 80135f4:	4b2b      	ldr	r3, [pc, #172]	; (80136a4 <pbuf_copy_partial+0xd4>)
 80135f6:	f240 420a 	movw	r2, #1034	; 0x40a
 80135fa:	492b      	ldr	r1, [pc, #172]	; (80136a8 <pbuf_copy_partial+0xd8>)
 80135fc:	482b      	ldr	r0, [pc, #172]	; (80136ac <pbuf_copy_partial+0xdc>)
 80135fe:	f00c fb4b 	bl	801fc98 <iprintf>
 8013602:	2300      	movs	r3, #0
 8013604:	e04a      	b.n	801369c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013606:	68bb      	ldr	r3, [r7, #8]
 8013608:	2b00      	cmp	r3, #0
 801360a:	d108      	bne.n	801361e <pbuf_copy_partial+0x4e>
 801360c:	4b25      	ldr	r3, [pc, #148]	; (80136a4 <pbuf_copy_partial+0xd4>)
 801360e:	f240 420b 	movw	r2, #1035	; 0x40b
 8013612:	4927      	ldr	r1, [pc, #156]	; (80136b0 <pbuf_copy_partial+0xe0>)
 8013614:	4825      	ldr	r0, [pc, #148]	; (80136ac <pbuf_copy_partial+0xdc>)
 8013616:	f00c fb3f 	bl	801fc98 <iprintf>
 801361a:	2300      	movs	r3, #0
 801361c:	e03e      	b.n	801369c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	61fb      	str	r3, [r7, #28]
 8013622:	e034      	b.n	801368e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013624:	88bb      	ldrh	r3, [r7, #4]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d00a      	beq.n	8013640 <pbuf_copy_partial+0x70>
 801362a:	69fb      	ldr	r3, [r7, #28]
 801362c:	895b      	ldrh	r3, [r3, #10]
 801362e:	88ba      	ldrh	r2, [r7, #4]
 8013630:	429a      	cmp	r2, r3
 8013632:	d305      	bcc.n	8013640 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013634:	69fb      	ldr	r3, [r7, #28]
 8013636:	895b      	ldrh	r3, [r3, #10]
 8013638:	88ba      	ldrh	r2, [r7, #4]
 801363a:	1ad3      	subs	r3, r2, r3
 801363c:	80bb      	strh	r3, [r7, #4]
 801363e:	e023      	b.n	8013688 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013640:	69fb      	ldr	r3, [r7, #28]
 8013642:	895a      	ldrh	r2, [r3, #10]
 8013644:	88bb      	ldrh	r3, [r7, #4]
 8013646:	1ad3      	subs	r3, r2, r3
 8013648:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801364a:	8b3a      	ldrh	r2, [r7, #24]
 801364c:	88fb      	ldrh	r3, [r7, #6]
 801364e:	429a      	cmp	r2, r3
 8013650:	d901      	bls.n	8013656 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013652:	88fb      	ldrh	r3, [r7, #6]
 8013654:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013656:	8b7b      	ldrh	r3, [r7, #26]
 8013658:	68ba      	ldr	r2, [r7, #8]
 801365a:	18d0      	adds	r0, r2, r3
 801365c:	69fb      	ldr	r3, [r7, #28]
 801365e:	685a      	ldr	r2, [r3, #4]
 8013660:	88bb      	ldrh	r3, [r7, #4]
 8013662:	4413      	add	r3, r2
 8013664:	8b3a      	ldrh	r2, [r7, #24]
 8013666:	4619      	mov	r1, r3
 8013668:	f00c faa5 	bl	801fbb6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801366c:	8afa      	ldrh	r2, [r7, #22]
 801366e:	8b3b      	ldrh	r3, [r7, #24]
 8013670:	4413      	add	r3, r2
 8013672:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013674:	8b7a      	ldrh	r2, [r7, #26]
 8013676:	8b3b      	ldrh	r3, [r7, #24]
 8013678:	4413      	add	r3, r2
 801367a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801367c:	88fa      	ldrh	r2, [r7, #6]
 801367e:	8b3b      	ldrh	r3, [r7, #24]
 8013680:	1ad3      	subs	r3, r2, r3
 8013682:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013684:	2300      	movs	r3, #0
 8013686:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013688:	69fb      	ldr	r3, [r7, #28]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	61fb      	str	r3, [r7, #28]
 801368e:	88fb      	ldrh	r3, [r7, #6]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d002      	beq.n	801369a <pbuf_copy_partial+0xca>
 8013694:	69fb      	ldr	r3, [r7, #28]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d1c4      	bne.n	8013624 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801369a:	8afb      	ldrh	r3, [r7, #22]
}
 801369c:	4618      	mov	r0, r3
 801369e:	3720      	adds	r7, #32
 80136a0:	46bd      	mov	sp, r7
 80136a2:	bd80      	pop	{r7, pc}
 80136a4:	08022150 	.word	0x08022150
 80136a8:	08022498 	.word	0x08022498
 80136ac:	080221b0 	.word	0x080221b0
 80136b0:	080224b8 	.word	0x080224b8

080136b4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b084      	sub	sp, #16
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	4603      	mov	r3, r0
 80136bc:	603a      	str	r2, [r7, #0]
 80136be:	71fb      	strb	r3, [r7, #7]
 80136c0:	460b      	mov	r3, r1
 80136c2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80136c4:	683b      	ldr	r3, [r7, #0]
 80136c6:	8919      	ldrh	r1, [r3, #8]
 80136c8:	88ba      	ldrh	r2, [r7, #4]
 80136ca:	79fb      	ldrb	r3, [r7, #7]
 80136cc:	4618      	mov	r0, r3
 80136ce:	f7ff fa95 	bl	8012bfc <pbuf_alloc>
 80136d2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d101      	bne.n	80136de <pbuf_clone+0x2a>
    return NULL;
 80136da:	2300      	movs	r3, #0
 80136dc:	e011      	b.n	8013702 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80136de:	6839      	ldr	r1, [r7, #0]
 80136e0:	68f8      	ldr	r0, [r7, #12]
 80136e2:	f7ff fea3 	bl	801342c <pbuf_copy>
 80136e6:	4603      	mov	r3, r0
 80136e8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80136ea:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d006      	beq.n	8013700 <pbuf_clone+0x4c>
 80136f2:	4b06      	ldr	r3, [pc, #24]	; (801370c <pbuf_clone+0x58>)
 80136f4:	f240 5224 	movw	r2, #1316	; 0x524
 80136f8:	4905      	ldr	r1, [pc, #20]	; (8013710 <pbuf_clone+0x5c>)
 80136fa:	4806      	ldr	r0, [pc, #24]	; (8013714 <pbuf_clone+0x60>)
 80136fc:	f00c facc 	bl	801fc98 <iprintf>
  return q;
 8013700:	68fb      	ldr	r3, [r7, #12]
}
 8013702:	4618      	mov	r0, r3
 8013704:	3710      	adds	r7, #16
 8013706:	46bd      	mov	sp, r7
 8013708:	bd80      	pop	{r7, pc}
 801370a:	bf00      	nop
 801370c:	08022150 	.word	0x08022150
 8013710:	080225c4 	.word	0x080225c4
 8013714:	080221b0 	.word	0x080221b0

08013718 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801371c:	f00c fad4 	bl	801fcc8 <rand>
 8013720:	4603      	mov	r3, r0
 8013722:	b29b      	uxth	r3, r3
 8013724:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013728:	b29b      	uxth	r3, r3
 801372a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801372e:	b29a      	uxth	r2, r3
 8013730:	4b01      	ldr	r3, [pc, #4]	; (8013738 <tcp_init+0x20>)
 8013732:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013734:	bf00      	nop
 8013736:	bd80      	pop	{r7, pc}
 8013738:	200000e4 	.word	0x200000e4

0801373c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 801373c:	b580      	push	{r7, lr}
 801373e:	b082      	sub	sp, #8
 8013740:	af00      	add	r7, sp, #0
 8013742:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	7d1b      	ldrb	r3, [r3, #20]
 8013748:	2b01      	cmp	r3, #1
 801374a:	d105      	bne.n	8013758 <tcp_free+0x1c>
 801374c:	4b06      	ldr	r3, [pc, #24]	; (8013768 <tcp_free+0x2c>)
 801374e:	22d4      	movs	r2, #212	; 0xd4
 8013750:	4906      	ldr	r1, [pc, #24]	; (801376c <tcp_free+0x30>)
 8013752:	4807      	ldr	r0, [pc, #28]	; (8013770 <tcp_free+0x34>)
 8013754:	f00c faa0 	bl	801fc98 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013758:	6879      	ldr	r1, [r7, #4]
 801375a:	2001      	movs	r0, #1
 801375c:	f7fe fe82 	bl	8012464 <memp_free>
}
 8013760:	bf00      	nop
 8013762:	3708      	adds	r7, #8
 8013764:	46bd      	mov	sp, r7
 8013766:	bd80      	pop	{r7, pc}
 8013768:	08022650 	.word	0x08022650
 801376c:	08022680 	.word	0x08022680
 8013770:	08022694 	.word	0x08022694

08013774 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b082      	sub	sp, #8
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	7d1b      	ldrb	r3, [r3, #20]
 8013780:	2b01      	cmp	r3, #1
 8013782:	d105      	bne.n	8013790 <tcp_free_listen+0x1c>
 8013784:	4b06      	ldr	r3, [pc, #24]	; (80137a0 <tcp_free_listen+0x2c>)
 8013786:	22df      	movs	r2, #223	; 0xdf
 8013788:	4906      	ldr	r1, [pc, #24]	; (80137a4 <tcp_free_listen+0x30>)
 801378a:	4807      	ldr	r0, [pc, #28]	; (80137a8 <tcp_free_listen+0x34>)
 801378c:	f00c fa84 	bl	801fc98 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013790:	6879      	ldr	r1, [r7, #4]
 8013792:	2002      	movs	r0, #2
 8013794:	f7fe fe66 	bl	8012464 <memp_free>
}
 8013798:	bf00      	nop
 801379a:	3708      	adds	r7, #8
 801379c:	46bd      	mov	sp, r7
 801379e:	bd80      	pop	{r7, pc}
 80137a0:	08022650 	.word	0x08022650
 80137a4:	080226bc 	.word	0x080226bc
 80137a8:	08022694 	.word	0x08022694

080137ac <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80137ac:	b580      	push	{r7, lr}
 80137ae:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80137b0:	f001 f8a6 	bl	8014900 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80137b4:	4b07      	ldr	r3, [pc, #28]	; (80137d4 <tcp_tmr+0x28>)
 80137b6:	781b      	ldrb	r3, [r3, #0]
 80137b8:	3301      	adds	r3, #1
 80137ba:	b2da      	uxtb	r2, r3
 80137bc:	4b05      	ldr	r3, [pc, #20]	; (80137d4 <tcp_tmr+0x28>)
 80137be:	701a      	strb	r2, [r3, #0]
 80137c0:	4b04      	ldr	r3, [pc, #16]	; (80137d4 <tcp_tmr+0x28>)
 80137c2:	781b      	ldrb	r3, [r3, #0]
 80137c4:	f003 0301 	and.w	r3, r3, #1
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d001      	beq.n	80137d0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80137cc:	f000 fd58 	bl	8014280 <tcp_slowtmr>
  }
}
 80137d0:	bf00      	nop
 80137d2:	bd80      	pop	{r7, pc}
 80137d4:	2000afa9 	.word	0x2000afa9

080137d8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b084      	sub	sp, #16
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
 80137e0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d105      	bne.n	80137f4 <tcp_remove_listener+0x1c>
 80137e8:	4b0d      	ldr	r3, [pc, #52]	; (8013820 <tcp_remove_listener+0x48>)
 80137ea:	22ff      	movs	r2, #255	; 0xff
 80137ec:	490d      	ldr	r1, [pc, #52]	; (8013824 <tcp_remove_listener+0x4c>)
 80137ee:	480e      	ldr	r0, [pc, #56]	; (8013828 <tcp_remove_listener+0x50>)
 80137f0:	f00c fa52 	bl	801fc98 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	60fb      	str	r3, [r7, #12]
 80137f8:	e00a      	b.n	8013810 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137fe:	683a      	ldr	r2, [r7, #0]
 8013800:	429a      	cmp	r2, r3
 8013802:	d102      	bne.n	801380a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	2200      	movs	r2, #0
 8013808:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	68db      	ldr	r3, [r3, #12]
 801380e:	60fb      	str	r3, [r7, #12]
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d1f1      	bne.n	80137fa <tcp_remove_listener+0x22>
    }
  }
}
 8013816:	bf00      	nop
 8013818:	bf00      	nop
 801381a:	3710      	adds	r7, #16
 801381c:	46bd      	mov	sp, r7
 801381e:	bd80      	pop	{r7, pc}
 8013820:	08022650 	.word	0x08022650
 8013824:	080226d8 	.word	0x080226d8
 8013828:	08022694 	.word	0x08022694

0801382c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801382c:	b580      	push	{r7, lr}
 801382e:	b084      	sub	sp, #16
 8013830:	af00      	add	r7, sp, #0
 8013832:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	2b00      	cmp	r3, #0
 8013838:	d106      	bne.n	8013848 <tcp_listen_closed+0x1c>
 801383a:	4b14      	ldr	r3, [pc, #80]	; (801388c <tcp_listen_closed+0x60>)
 801383c:	f240 1211 	movw	r2, #273	; 0x111
 8013840:	4913      	ldr	r1, [pc, #76]	; (8013890 <tcp_listen_closed+0x64>)
 8013842:	4814      	ldr	r0, [pc, #80]	; (8013894 <tcp_listen_closed+0x68>)
 8013844:	f00c fa28 	bl	801fc98 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	7d1b      	ldrb	r3, [r3, #20]
 801384c:	2b01      	cmp	r3, #1
 801384e:	d006      	beq.n	801385e <tcp_listen_closed+0x32>
 8013850:	4b0e      	ldr	r3, [pc, #56]	; (801388c <tcp_listen_closed+0x60>)
 8013852:	f44f 7289 	mov.w	r2, #274	; 0x112
 8013856:	4910      	ldr	r1, [pc, #64]	; (8013898 <tcp_listen_closed+0x6c>)
 8013858:	480e      	ldr	r0, [pc, #56]	; (8013894 <tcp_listen_closed+0x68>)
 801385a:	f00c fa1d 	bl	801fc98 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801385e:	2301      	movs	r3, #1
 8013860:	60fb      	str	r3, [r7, #12]
 8013862:	e00b      	b.n	801387c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013864:	4a0d      	ldr	r2, [pc, #52]	; (801389c <tcp_listen_closed+0x70>)
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	6879      	ldr	r1, [r7, #4]
 8013870:	4618      	mov	r0, r3
 8013872:	f7ff ffb1 	bl	80137d8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	3301      	adds	r3, #1
 801387a:	60fb      	str	r3, [r7, #12]
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	2b03      	cmp	r3, #3
 8013880:	d9f0      	bls.n	8013864 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013882:	bf00      	nop
 8013884:	bf00      	nop
 8013886:	3710      	adds	r7, #16
 8013888:	46bd      	mov	sp, r7
 801388a:	bd80      	pop	{r7, pc}
 801388c:	08022650 	.word	0x08022650
 8013890:	08022700 	.word	0x08022700
 8013894:	08022694 	.word	0x08022694
 8013898:	0802270c 	.word	0x0802270c
 801389c:	08024b54 	.word	0x08024b54

080138a0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80138a0:	b5b0      	push	{r4, r5, r7, lr}
 80138a2:	b088      	sub	sp, #32
 80138a4:	af04      	add	r7, sp, #16
 80138a6:	6078      	str	r0, [r7, #4]
 80138a8:	460b      	mov	r3, r1
 80138aa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d106      	bne.n	80138c0 <tcp_close_shutdown+0x20>
 80138b2:	4b63      	ldr	r3, [pc, #396]	; (8013a40 <tcp_close_shutdown+0x1a0>)
 80138b4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80138b8:	4962      	ldr	r1, [pc, #392]	; (8013a44 <tcp_close_shutdown+0x1a4>)
 80138ba:	4863      	ldr	r0, [pc, #396]	; (8013a48 <tcp_close_shutdown+0x1a8>)
 80138bc:	f00c f9ec 	bl	801fc98 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80138c0:	78fb      	ldrb	r3, [r7, #3]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d066      	beq.n	8013994 <tcp_close_shutdown+0xf4>
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	7d1b      	ldrb	r3, [r3, #20]
 80138ca:	2b04      	cmp	r3, #4
 80138cc:	d003      	beq.n	80138d6 <tcp_close_shutdown+0x36>
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	7d1b      	ldrb	r3, [r3, #20]
 80138d2:	2b07      	cmp	r3, #7
 80138d4:	d15e      	bne.n	8013994 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d104      	bne.n	80138e8 <tcp_close_shutdown+0x48>
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80138e2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80138e6:	d055      	beq.n	8013994 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	8b5b      	ldrh	r3, [r3, #26]
 80138ec:	f003 0310 	and.w	r3, r3, #16
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d106      	bne.n	8013902 <tcp_close_shutdown+0x62>
 80138f4:	4b52      	ldr	r3, [pc, #328]	; (8013a40 <tcp_close_shutdown+0x1a0>)
 80138f6:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80138fa:	4954      	ldr	r1, [pc, #336]	; (8013a4c <tcp_close_shutdown+0x1ac>)
 80138fc:	4852      	ldr	r0, [pc, #328]	; (8013a48 <tcp_close_shutdown+0x1a8>)
 80138fe:	f00c f9cb 	bl	801fc98 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801390a:	687d      	ldr	r5, [r7, #4]
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	3304      	adds	r3, #4
 8013910:	687a      	ldr	r2, [r7, #4]
 8013912:	8ad2      	ldrh	r2, [r2, #22]
 8013914:	6879      	ldr	r1, [r7, #4]
 8013916:	8b09      	ldrh	r1, [r1, #24]
 8013918:	9102      	str	r1, [sp, #8]
 801391a:	9201      	str	r2, [sp, #4]
 801391c:	9300      	str	r3, [sp, #0]
 801391e:	462b      	mov	r3, r5
 8013920:	4622      	mov	r2, r4
 8013922:	4601      	mov	r1, r0
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f005 fdb7 	bl	8019498 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f001 fb98 	bl	8015060 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013930:	4b47      	ldr	r3, [pc, #284]	; (8013a50 <tcp_close_shutdown+0x1b0>)
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	687a      	ldr	r2, [r7, #4]
 8013936:	429a      	cmp	r2, r3
 8013938:	d105      	bne.n	8013946 <tcp_close_shutdown+0xa6>
 801393a:	4b45      	ldr	r3, [pc, #276]	; (8013a50 <tcp_close_shutdown+0x1b0>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	68db      	ldr	r3, [r3, #12]
 8013940:	4a43      	ldr	r2, [pc, #268]	; (8013a50 <tcp_close_shutdown+0x1b0>)
 8013942:	6013      	str	r3, [r2, #0]
 8013944:	e013      	b.n	801396e <tcp_close_shutdown+0xce>
 8013946:	4b42      	ldr	r3, [pc, #264]	; (8013a50 <tcp_close_shutdown+0x1b0>)
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	60fb      	str	r3, [r7, #12]
 801394c:	e00c      	b.n	8013968 <tcp_close_shutdown+0xc8>
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	68db      	ldr	r3, [r3, #12]
 8013952:	687a      	ldr	r2, [r7, #4]
 8013954:	429a      	cmp	r2, r3
 8013956:	d104      	bne.n	8013962 <tcp_close_shutdown+0xc2>
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	68da      	ldr	r2, [r3, #12]
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	60da      	str	r2, [r3, #12]
 8013960:	e005      	b.n	801396e <tcp_close_shutdown+0xce>
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	68db      	ldr	r3, [r3, #12]
 8013966:	60fb      	str	r3, [r7, #12]
 8013968:	68fb      	ldr	r3, [r7, #12]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d1ef      	bne.n	801394e <tcp_close_shutdown+0xae>
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	2200      	movs	r2, #0
 8013972:	60da      	str	r2, [r3, #12]
 8013974:	4b37      	ldr	r3, [pc, #220]	; (8013a54 <tcp_close_shutdown+0x1b4>)
 8013976:	2201      	movs	r2, #1
 8013978:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801397a:	4b37      	ldr	r3, [pc, #220]	; (8013a58 <tcp_close_shutdown+0x1b8>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	687a      	ldr	r2, [r7, #4]
 8013980:	429a      	cmp	r2, r3
 8013982:	d102      	bne.n	801398a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013984:	f004 f82c 	bl	80179e0 <tcp_trigger_input_pcb_close>
 8013988:	e002      	b.n	8013990 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801398a:	6878      	ldr	r0, [r7, #4]
 801398c:	f7ff fed6 	bl	801373c <tcp_free>
      }
      return ERR_OK;
 8013990:	2300      	movs	r3, #0
 8013992:	e050      	b.n	8013a36 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	7d1b      	ldrb	r3, [r3, #20]
 8013998:	2b02      	cmp	r3, #2
 801399a:	d03b      	beq.n	8013a14 <tcp_close_shutdown+0x174>
 801399c:	2b02      	cmp	r3, #2
 801399e:	dc44      	bgt.n	8013a2a <tcp_close_shutdown+0x18a>
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d002      	beq.n	80139aa <tcp_close_shutdown+0x10a>
 80139a4:	2b01      	cmp	r3, #1
 80139a6:	d02a      	beq.n	80139fe <tcp_close_shutdown+0x15e>
 80139a8:	e03f      	b.n	8013a2a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	8adb      	ldrh	r3, [r3, #22]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d021      	beq.n	80139f6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80139b2:	4b2a      	ldr	r3, [pc, #168]	; (8013a5c <tcp_close_shutdown+0x1bc>)
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	687a      	ldr	r2, [r7, #4]
 80139b8:	429a      	cmp	r2, r3
 80139ba:	d105      	bne.n	80139c8 <tcp_close_shutdown+0x128>
 80139bc:	4b27      	ldr	r3, [pc, #156]	; (8013a5c <tcp_close_shutdown+0x1bc>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	68db      	ldr	r3, [r3, #12]
 80139c2:	4a26      	ldr	r2, [pc, #152]	; (8013a5c <tcp_close_shutdown+0x1bc>)
 80139c4:	6013      	str	r3, [r2, #0]
 80139c6:	e013      	b.n	80139f0 <tcp_close_shutdown+0x150>
 80139c8:	4b24      	ldr	r3, [pc, #144]	; (8013a5c <tcp_close_shutdown+0x1bc>)
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	60bb      	str	r3, [r7, #8]
 80139ce:	e00c      	b.n	80139ea <tcp_close_shutdown+0x14a>
 80139d0:	68bb      	ldr	r3, [r7, #8]
 80139d2:	68db      	ldr	r3, [r3, #12]
 80139d4:	687a      	ldr	r2, [r7, #4]
 80139d6:	429a      	cmp	r2, r3
 80139d8:	d104      	bne.n	80139e4 <tcp_close_shutdown+0x144>
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	68da      	ldr	r2, [r3, #12]
 80139de:	68bb      	ldr	r3, [r7, #8]
 80139e0:	60da      	str	r2, [r3, #12]
 80139e2:	e005      	b.n	80139f0 <tcp_close_shutdown+0x150>
 80139e4:	68bb      	ldr	r3, [r7, #8]
 80139e6:	68db      	ldr	r3, [r3, #12]
 80139e8:	60bb      	str	r3, [r7, #8]
 80139ea:	68bb      	ldr	r3, [r7, #8]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d1ef      	bne.n	80139d0 <tcp_close_shutdown+0x130>
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	2200      	movs	r2, #0
 80139f4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80139f6:	6878      	ldr	r0, [r7, #4]
 80139f8:	f7ff fea0 	bl	801373c <tcp_free>
      break;
 80139fc:	e01a      	b.n	8013a34 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80139fe:	6878      	ldr	r0, [r7, #4]
 8013a00:	f7ff ff14 	bl	801382c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013a04:	6879      	ldr	r1, [r7, #4]
 8013a06:	4816      	ldr	r0, [pc, #88]	; (8013a60 <tcp_close_shutdown+0x1c0>)
 8013a08:	f001 fb7a 	bl	8015100 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f7ff feb1 	bl	8013774 <tcp_free_listen>
      break;
 8013a12:	e00f      	b.n	8013a34 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013a14:	6879      	ldr	r1, [r7, #4]
 8013a16:	480e      	ldr	r0, [pc, #56]	; (8013a50 <tcp_close_shutdown+0x1b0>)
 8013a18:	f001 fb72 	bl	8015100 <tcp_pcb_remove>
 8013a1c:	4b0d      	ldr	r3, [pc, #52]	; (8013a54 <tcp_close_shutdown+0x1b4>)
 8013a1e:	2201      	movs	r2, #1
 8013a20:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013a22:	6878      	ldr	r0, [r7, #4]
 8013a24:	f7ff fe8a 	bl	801373c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013a28:	e004      	b.n	8013a34 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013a2a:	6878      	ldr	r0, [r7, #4]
 8013a2c:	f000 f81a 	bl	8013a64 <tcp_close_shutdown_fin>
 8013a30:	4603      	mov	r3, r0
 8013a32:	e000      	b.n	8013a36 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8013a34:	2300      	movs	r3, #0
}
 8013a36:	4618      	mov	r0, r3
 8013a38:	3710      	adds	r7, #16
 8013a3a:	46bd      	mov	sp, r7
 8013a3c:	bdb0      	pop	{r4, r5, r7, pc}
 8013a3e:	bf00      	nop
 8013a40:	08022650 	.word	0x08022650
 8013a44:	08022724 	.word	0x08022724
 8013a48:	08022694 	.word	0x08022694
 8013a4c:	08022744 	.word	0x08022744
 8013a50:	200139f4 	.word	0x200139f4
 8013a54:	200139f0 	.word	0x200139f0
 8013a58:	20013a08 	.word	0x20013a08
 8013a5c:	20013a00 	.word	0x20013a00
 8013a60:	200139fc 	.word	0x200139fc

08013a64 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b084      	sub	sp, #16
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d106      	bne.n	8013a80 <tcp_close_shutdown_fin+0x1c>
 8013a72:	4b2e      	ldr	r3, [pc, #184]	; (8013b2c <tcp_close_shutdown_fin+0xc8>)
 8013a74:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8013a78:	492d      	ldr	r1, [pc, #180]	; (8013b30 <tcp_close_shutdown_fin+0xcc>)
 8013a7a:	482e      	ldr	r0, [pc, #184]	; (8013b34 <tcp_close_shutdown_fin+0xd0>)
 8013a7c:	f00c f90c 	bl	801fc98 <iprintf>

  switch (pcb->state) {
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	7d1b      	ldrb	r3, [r3, #20]
 8013a84:	2b07      	cmp	r3, #7
 8013a86:	d020      	beq.n	8013aca <tcp_close_shutdown_fin+0x66>
 8013a88:	2b07      	cmp	r3, #7
 8013a8a:	dc2b      	bgt.n	8013ae4 <tcp_close_shutdown_fin+0x80>
 8013a8c:	2b03      	cmp	r3, #3
 8013a8e:	d002      	beq.n	8013a96 <tcp_close_shutdown_fin+0x32>
 8013a90:	2b04      	cmp	r3, #4
 8013a92:	d00d      	beq.n	8013ab0 <tcp_close_shutdown_fin+0x4c>
 8013a94:	e026      	b.n	8013ae4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013a96:	6878      	ldr	r0, [r7, #4]
 8013a98:	f004 fe0c 	bl	80186b4 <tcp_send_fin>
 8013a9c:	4603      	mov	r3, r0
 8013a9e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d11f      	bne.n	8013ae8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	2205      	movs	r2, #5
 8013aac:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013aae:	e01b      	b.n	8013ae8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013ab0:	6878      	ldr	r0, [r7, #4]
 8013ab2:	f004 fdff 	bl	80186b4 <tcp_send_fin>
 8013ab6:	4603      	mov	r3, r0
 8013ab8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d114      	bne.n	8013aec <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	2205      	movs	r2, #5
 8013ac6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013ac8:	e010      	b.n	8013aec <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013aca:	6878      	ldr	r0, [r7, #4]
 8013acc:	f004 fdf2 	bl	80186b4 <tcp_send_fin>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d109      	bne.n	8013af0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	2209      	movs	r2, #9
 8013ae0:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013ae2:	e005      	b.n	8013af0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	e01c      	b.n	8013b22 <tcp_close_shutdown_fin+0xbe>
      break;
 8013ae8:	bf00      	nop
 8013aea:	e002      	b.n	8013af2 <tcp_close_shutdown_fin+0x8e>
      break;
 8013aec:	bf00      	nop
 8013aee:	e000      	b.n	8013af2 <tcp_close_shutdown_fin+0x8e>
      break;
 8013af0:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d103      	bne.n	8013b02 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013afa:	6878      	ldr	r0, [r7, #4]
 8013afc:	f004 ff18 	bl	8018930 <tcp_output>
 8013b00:	e00d      	b.n	8013b1e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8013b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b0a:	d108      	bne.n	8013b1e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	8b5b      	ldrh	r3, [r3, #26]
 8013b10:	f043 0308 	orr.w	r3, r3, #8
 8013b14:	b29a      	uxth	r2, r3
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013b1a:	2300      	movs	r3, #0
 8013b1c:	e001      	b.n	8013b22 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013b22:	4618      	mov	r0, r3
 8013b24:	3710      	adds	r7, #16
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd80      	pop	{r7, pc}
 8013b2a:	bf00      	nop
 8013b2c:	08022650 	.word	0x08022650
 8013b30:	08022700 	.word	0x08022700
 8013b34:	08022694 	.word	0x08022694

08013b38 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b082      	sub	sp, #8
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d109      	bne.n	8013b5a <tcp_close+0x22>
 8013b46:	4b0f      	ldr	r3, [pc, #60]	; (8013b84 <tcp_close+0x4c>)
 8013b48:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8013b4c:	490e      	ldr	r1, [pc, #56]	; (8013b88 <tcp_close+0x50>)
 8013b4e:	480f      	ldr	r0, [pc, #60]	; (8013b8c <tcp_close+0x54>)
 8013b50:	f00c f8a2 	bl	801fc98 <iprintf>
 8013b54:	f06f 030f 	mvn.w	r3, #15
 8013b58:	e00f      	b.n	8013b7a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	7d1b      	ldrb	r3, [r3, #20]
 8013b5e:	2b01      	cmp	r3, #1
 8013b60:	d006      	beq.n	8013b70 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	8b5b      	ldrh	r3, [r3, #26]
 8013b66:	f043 0310 	orr.w	r3, r3, #16
 8013b6a:	b29a      	uxth	r2, r3
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013b70:	2101      	movs	r1, #1
 8013b72:	6878      	ldr	r0, [r7, #4]
 8013b74:	f7ff fe94 	bl	80138a0 <tcp_close_shutdown>
 8013b78:	4603      	mov	r3, r0
}
 8013b7a:	4618      	mov	r0, r3
 8013b7c:	3708      	adds	r7, #8
 8013b7e:	46bd      	mov	sp, r7
 8013b80:	bd80      	pop	{r7, pc}
 8013b82:	bf00      	nop
 8013b84:	08022650 	.word	0x08022650
 8013b88:	08022760 	.word	0x08022760
 8013b8c:	08022694 	.word	0x08022694

08013b90 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b084      	sub	sp, #16
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	60f8      	str	r0, [r7, #12]
 8013b98:	60b9      	str	r1, [r7, #8]
 8013b9a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013b9c:	68fb      	ldr	r3, [r7, #12]
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	d109      	bne.n	8013bb6 <tcp_shutdown+0x26>
 8013ba2:	4b26      	ldr	r3, [pc, #152]	; (8013c3c <tcp_shutdown+0xac>)
 8013ba4:	f240 2207 	movw	r2, #519	; 0x207
 8013ba8:	4925      	ldr	r1, [pc, #148]	; (8013c40 <tcp_shutdown+0xb0>)
 8013baa:	4826      	ldr	r0, [pc, #152]	; (8013c44 <tcp_shutdown+0xb4>)
 8013bac:	f00c f874 	bl	801fc98 <iprintf>
 8013bb0:	f06f 030f 	mvn.w	r3, #15
 8013bb4:	e03d      	b.n	8013c32 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	7d1b      	ldrb	r3, [r3, #20]
 8013bba:	2b01      	cmp	r3, #1
 8013bbc:	d102      	bne.n	8013bc4 <tcp_shutdown+0x34>
    return ERR_CONN;
 8013bbe:	f06f 030a 	mvn.w	r3, #10
 8013bc2:	e036      	b.n	8013c32 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8013bc4:	68bb      	ldr	r3, [r7, #8]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d01b      	beq.n	8013c02 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	8b5b      	ldrh	r3, [r3, #26]
 8013bce:	f043 0310 	orr.w	r3, r3, #16
 8013bd2:	b29a      	uxth	r2, r3
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d005      	beq.n	8013bea <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8013bde:	2101      	movs	r1, #1
 8013be0:	68f8      	ldr	r0, [r7, #12]
 8013be2:	f7ff fe5d 	bl	80138a0 <tcp_close_shutdown>
 8013be6:	4603      	mov	r3, r0
 8013be8:	e023      	b.n	8013c32 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d007      	beq.n	8013c02 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	f7ff fae4 	bl	80131c4 <pbuf_free>
      pcb->refused_data = NULL;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	2200      	movs	r2, #0
 8013c00:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d013      	beq.n	8013c30 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	7d1b      	ldrb	r3, [r3, #20]
 8013c0c:	2b04      	cmp	r3, #4
 8013c0e:	dc02      	bgt.n	8013c16 <tcp_shutdown+0x86>
 8013c10:	2b03      	cmp	r3, #3
 8013c12:	da02      	bge.n	8013c1a <tcp_shutdown+0x8a>
 8013c14:	e009      	b.n	8013c2a <tcp_shutdown+0x9a>
 8013c16:	2b07      	cmp	r3, #7
 8013c18:	d107      	bne.n	8013c2a <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8013c1a:	68bb      	ldr	r3, [r7, #8]
 8013c1c:	b2db      	uxtb	r3, r3
 8013c1e:	4619      	mov	r1, r3
 8013c20:	68f8      	ldr	r0, [r7, #12]
 8013c22:	f7ff fe3d 	bl	80138a0 <tcp_close_shutdown>
 8013c26:	4603      	mov	r3, r0
 8013c28:	e003      	b.n	8013c32 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8013c2a:	f06f 030a 	mvn.w	r3, #10
 8013c2e:	e000      	b.n	8013c32 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8013c30:	2300      	movs	r3, #0
}
 8013c32:	4618      	mov	r0, r3
 8013c34:	3710      	adds	r7, #16
 8013c36:	46bd      	mov	sp, r7
 8013c38:	bd80      	pop	{r7, pc}
 8013c3a:	bf00      	nop
 8013c3c:	08022650 	.word	0x08022650
 8013c40:	08022778 	.word	0x08022778
 8013c44:	08022694 	.word	0x08022694

08013c48 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b08e      	sub	sp, #56	; 0x38
 8013c4c:	af04      	add	r7, sp, #16
 8013c4e:	6078      	str	r0, [r7, #4]
 8013c50:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d107      	bne.n	8013c68 <tcp_abandon+0x20>
 8013c58:	4b52      	ldr	r3, [pc, #328]	; (8013da4 <tcp_abandon+0x15c>)
 8013c5a:	f240 223d 	movw	r2, #573	; 0x23d
 8013c5e:	4952      	ldr	r1, [pc, #328]	; (8013da8 <tcp_abandon+0x160>)
 8013c60:	4852      	ldr	r0, [pc, #328]	; (8013dac <tcp_abandon+0x164>)
 8013c62:	f00c f819 	bl	801fc98 <iprintf>
 8013c66:	e099      	b.n	8013d9c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	7d1b      	ldrb	r3, [r3, #20]
 8013c6c:	2b01      	cmp	r3, #1
 8013c6e:	d106      	bne.n	8013c7e <tcp_abandon+0x36>
 8013c70:	4b4c      	ldr	r3, [pc, #304]	; (8013da4 <tcp_abandon+0x15c>)
 8013c72:	f44f 7210 	mov.w	r2, #576	; 0x240
 8013c76:	494e      	ldr	r1, [pc, #312]	; (8013db0 <tcp_abandon+0x168>)
 8013c78:	484c      	ldr	r0, [pc, #304]	; (8013dac <tcp_abandon+0x164>)
 8013c7a:	f00c f80d 	bl	801fc98 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	7d1b      	ldrb	r3, [r3, #20]
 8013c82:	2b0a      	cmp	r3, #10
 8013c84:	d107      	bne.n	8013c96 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013c86:	6879      	ldr	r1, [r7, #4]
 8013c88:	484a      	ldr	r0, [pc, #296]	; (8013db4 <tcp_abandon+0x16c>)
 8013c8a:	f001 fa39 	bl	8015100 <tcp_pcb_remove>
    tcp_free(pcb);
 8013c8e:	6878      	ldr	r0, [r7, #4]
 8013c90:	f7ff fd54 	bl	801373c <tcp_free>
 8013c94:	e082      	b.n	8013d9c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013c96:	2300      	movs	r3, #0
 8013c98:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013ca2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ca8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013cb0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	691b      	ldr	r3, [r3, #16]
 8013cb6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	7d1b      	ldrb	r3, [r3, #20]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d126      	bne.n	8013d0e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	8adb      	ldrh	r3, [r3, #22]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d02e      	beq.n	8013d26 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013cc8:	4b3b      	ldr	r3, [pc, #236]	; (8013db8 <tcp_abandon+0x170>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	687a      	ldr	r2, [r7, #4]
 8013cce:	429a      	cmp	r2, r3
 8013cd0:	d105      	bne.n	8013cde <tcp_abandon+0x96>
 8013cd2:	4b39      	ldr	r3, [pc, #228]	; (8013db8 <tcp_abandon+0x170>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	68db      	ldr	r3, [r3, #12]
 8013cd8:	4a37      	ldr	r2, [pc, #220]	; (8013db8 <tcp_abandon+0x170>)
 8013cda:	6013      	str	r3, [r2, #0]
 8013cdc:	e013      	b.n	8013d06 <tcp_abandon+0xbe>
 8013cde:	4b36      	ldr	r3, [pc, #216]	; (8013db8 <tcp_abandon+0x170>)
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	61fb      	str	r3, [r7, #28]
 8013ce4:	e00c      	b.n	8013d00 <tcp_abandon+0xb8>
 8013ce6:	69fb      	ldr	r3, [r7, #28]
 8013ce8:	68db      	ldr	r3, [r3, #12]
 8013cea:	687a      	ldr	r2, [r7, #4]
 8013cec:	429a      	cmp	r2, r3
 8013cee:	d104      	bne.n	8013cfa <tcp_abandon+0xb2>
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	68da      	ldr	r2, [r3, #12]
 8013cf4:	69fb      	ldr	r3, [r7, #28]
 8013cf6:	60da      	str	r2, [r3, #12]
 8013cf8:	e005      	b.n	8013d06 <tcp_abandon+0xbe>
 8013cfa:	69fb      	ldr	r3, [r7, #28]
 8013cfc:	68db      	ldr	r3, [r3, #12]
 8013cfe:	61fb      	str	r3, [r7, #28]
 8013d00:	69fb      	ldr	r3, [r7, #28]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d1ef      	bne.n	8013ce6 <tcp_abandon+0x9e>
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	2200      	movs	r2, #0
 8013d0a:	60da      	str	r2, [r3, #12]
 8013d0c:	e00b      	b.n	8013d26 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	8adb      	ldrh	r3, [r3, #22]
 8013d16:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013d18:	6879      	ldr	r1, [r7, #4]
 8013d1a:	4828      	ldr	r0, [pc, #160]	; (8013dbc <tcp_abandon+0x174>)
 8013d1c:	f001 f9f0 	bl	8015100 <tcp_pcb_remove>
 8013d20:	4b27      	ldr	r3, [pc, #156]	; (8013dc0 <tcp_abandon+0x178>)
 8013d22:	2201      	movs	r2, #1
 8013d24:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d004      	beq.n	8013d38 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d32:	4618      	mov	r0, r3
 8013d34:	f000 fec4 	bl	8014ac0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d004      	beq.n	8013d4a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d44:	4618      	mov	r0, r3
 8013d46:	f000 febb 	bl	8014ac0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d004      	beq.n	8013d5c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d56:	4618      	mov	r0, r3
 8013d58:	f000 feb2 	bl	8014ac0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d00e      	beq.n	8013d80 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8013d62:	6879      	ldr	r1, [r7, #4]
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	3304      	adds	r3, #4
 8013d68:	687a      	ldr	r2, [r7, #4]
 8013d6a:	8b12      	ldrh	r2, [r2, #24]
 8013d6c:	9202      	str	r2, [sp, #8]
 8013d6e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013d70:	9201      	str	r2, [sp, #4]
 8013d72:	9300      	str	r3, [sp, #0]
 8013d74:	460b      	mov	r3, r1
 8013d76:	697a      	ldr	r2, [r7, #20]
 8013d78:	69b9      	ldr	r1, [r7, #24]
 8013d7a:	6878      	ldr	r0, [r7, #4]
 8013d7c:	f005 fb8c 	bl	8019498 <tcp_rst>
    }
    last_state = pcb->state;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	7d1b      	ldrb	r3, [r3, #20]
 8013d84:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f7ff fcd8 	bl	801373c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8013d8c:	693b      	ldr	r3, [r7, #16]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d004      	beq.n	8013d9c <tcp_abandon+0x154>
 8013d92:	693b      	ldr	r3, [r7, #16]
 8013d94:	f06f 010c 	mvn.w	r1, #12
 8013d98:	68f8      	ldr	r0, [r7, #12]
 8013d9a:	4798      	blx	r3
  }
}
 8013d9c:	3728      	adds	r7, #40	; 0x28
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	bd80      	pop	{r7, pc}
 8013da2:	bf00      	nop
 8013da4:	08022650 	.word	0x08022650
 8013da8:	08022794 	.word	0x08022794
 8013dac:	08022694 	.word	0x08022694
 8013db0:	080227b0 	.word	0x080227b0
 8013db4:	20013a04 	.word	0x20013a04
 8013db8:	20013a00 	.word	0x20013a00
 8013dbc:	200139f4 	.word	0x200139f4
 8013dc0:	200139f0 	.word	0x200139f0

08013dc4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8013dc4:	b580      	push	{r7, lr}
 8013dc6:	b082      	sub	sp, #8
 8013dc8:	af00      	add	r7, sp, #0
 8013dca:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8013dcc:	2101      	movs	r1, #1
 8013dce:	6878      	ldr	r0, [r7, #4]
 8013dd0:	f7ff ff3a 	bl	8013c48 <tcp_abandon>
}
 8013dd4:	bf00      	nop
 8013dd6:	3708      	adds	r7, #8
 8013dd8:	46bd      	mov	sp, r7
 8013dda:	bd80      	pop	{r7, pc}

08013ddc <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013ddc:	b580      	push	{r7, lr}
 8013dde:	b088      	sub	sp, #32
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	60f8      	str	r0, [r7, #12]
 8013de4:	60b9      	str	r1, [r7, #8]
 8013de6:	4613      	mov	r3, r2
 8013de8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8013dea:	2304      	movs	r3, #4
 8013dec:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013dee:	68bb      	ldr	r3, [r7, #8]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d101      	bne.n	8013df8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8013df4:	4b3e      	ldr	r3, [pc, #248]	; (8013ef0 <tcp_bind+0x114>)
 8013df6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d109      	bne.n	8013e12 <tcp_bind+0x36>
 8013dfe:	4b3d      	ldr	r3, [pc, #244]	; (8013ef4 <tcp_bind+0x118>)
 8013e00:	f240 22a9 	movw	r2, #681	; 0x2a9
 8013e04:	493c      	ldr	r1, [pc, #240]	; (8013ef8 <tcp_bind+0x11c>)
 8013e06:	483d      	ldr	r0, [pc, #244]	; (8013efc <tcp_bind+0x120>)
 8013e08:	f00b ff46 	bl	801fc98 <iprintf>
 8013e0c:	f06f 030f 	mvn.w	r3, #15
 8013e10:	e06a      	b.n	8013ee8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	7d1b      	ldrb	r3, [r3, #20]
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d009      	beq.n	8013e2e <tcp_bind+0x52>
 8013e1a:	4b36      	ldr	r3, [pc, #216]	; (8013ef4 <tcp_bind+0x118>)
 8013e1c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8013e20:	4937      	ldr	r1, [pc, #220]	; (8013f00 <tcp_bind+0x124>)
 8013e22:	4836      	ldr	r0, [pc, #216]	; (8013efc <tcp_bind+0x120>)
 8013e24:	f00b ff38 	bl	801fc98 <iprintf>
 8013e28:	f06f 0305 	mvn.w	r3, #5
 8013e2c:	e05c      	b.n	8013ee8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8013e2e:	88fb      	ldrh	r3, [r7, #6]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d109      	bne.n	8013e48 <tcp_bind+0x6c>
    port = tcp_new_port();
 8013e34:	f000 f9de 	bl	80141f4 <tcp_new_port>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013e3c:	88fb      	ldrh	r3, [r7, #6]
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d135      	bne.n	8013eae <tcp_bind+0xd2>
      return ERR_BUF;
 8013e42:	f06f 0301 	mvn.w	r3, #1
 8013e46:	e04f      	b.n	8013ee8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8013e48:	2300      	movs	r3, #0
 8013e4a:	61fb      	str	r3, [r7, #28]
 8013e4c:	e02b      	b.n	8013ea6 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013e4e:	4a2d      	ldr	r2, [pc, #180]	; (8013f04 <tcp_bind+0x128>)
 8013e50:	69fb      	ldr	r3, [r7, #28]
 8013e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	61bb      	str	r3, [r7, #24]
 8013e5a:	e01e      	b.n	8013e9a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8013e5c:	69bb      	ldr	r3, [r7, #24]
 8013e5e:	8adb      	ldrh	r3, [r3, #22]
 8013e60:	88fa      	ldrh	r2, [r7, #6]
 8013e62:	429a      	cmp	r2, r3
 8013e64:	d116      	bne.n	8013e94 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8013e66:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d010      	beq.n	8013e8e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8013e6c:	69bb      	ldr	r3, [r7, #24]
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d00c      	beq.n	8013e8e <tcp_bind+0xb2>
 8013e74:	68bb      	ldr	r3, [r7, #8]
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d009      	beq.n	8013e8e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8013e7a:	68bb      	ldr	r3, [r7, #8]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d005      	beq.n	8013e8e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8013e82:	69bb      	ldr	r3, [r7, #24]
 8013e84:	681a      	ldr	r2, [r3, #0]
 8013e86:	68bb      	ldr	r3, [r7, #8]
 8013e88:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d102      	bne.n	8013e94 <tcp_bind+0xb8>
              return ERR_USE;
 8013e8e:	f06f 0307 	mvn.w	r3, #7
 8013e92:	e029      	b.n	8013ee8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013e94:	69bb      	ldr	r3, [r7, #24]
 8013e96:	68db      	ldr	r3, [r3, #12]
 8013e98:	61bb      	str	r3, [r7, #24]
 8013e9a:	69bb      	ldr	r3, [r7, #24]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d1dd      	bne.n	8013e5c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8013ea0:	69fb      	ldr	r3, [r7, #28]
 8013ea2:	3301      	adds	r3, #1
 8013ea4:	61fb      	str	r3, [r7, #28]
 8013ea6:	69fa      	ldr	r2, [r7, #28]
 8013ea8:	697b      	ldr	r3, [r7, #20]
 8013eaa:	429a      	cmp	r2, r3
 8013eac:	dbcf      	blt.n	8013e4e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8013eae:	68bb      	ldr	r3, [r7, #8]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d00c      	beq.n	8013ece <tcp_bind+0xf2>
 8013eb4:	68bb      	ldr	r3, [r7, #8]
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d008      	beq.n	8013ece <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8013ebc:	68bb      	ldr	r3, [r7, #8]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d002      	beq.n	8013ec8 <tcp_bind+0xec>
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	e000      	b.n	8013eca <tcp_bind+0xee>
 8013ec8:	2300      	movs	r3, #0
 8013eca:	68fa      	ldr	r2, [r7, #12]
 8013ecc:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	88fa      	ldrh	r2, [r7, #6]
 8013ed2:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8013ed4:	4b0c      	ldr	r3, [pc, #48]	; (8013f08 <tcp_bind+0x12c>)
 8013ed6:	681a      	ldr	r2, [r3, #0]
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	60da      	str	r2, [r3, #12]
 8013edc:	4a0a      	ldr	r2, [pc, #40]	; (8013f08 <tcp_bind+0x12c>)
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	6013      	str	r3, [r2, #0]
 8013ee2:	f005 fc9b 	bl	801981c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8013ee6:	2300      	movs	r3, #0
}
 8013ee8:	4618      	mov	r0, r3
 8013eea:	3720      	adds	r7, #32
 8013eec:	46bd      	mov	sp, r7
 8013eee:	bd80      	pop	{r7, pc}
 8013ef0:	08024b8c 	.word	0x08024b8c
 8013ef4:	08022650 	.word	0x08022650
 8013ef8:	080227e4 	.word	0x080227e4
 8013efc:	08022694 	.word	0x08022694
 8013f00:	080227fc 	.word	0x080227fc
 8013f04:	08024b54 	.word	0x08024b54
 8013f08:	20013a00 	.word	0x20013a00

08013f0c <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b084      	sub	sp, #16
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	60f8      	str	r0, [r7, #12]
 8013f14:	60b9      	str	r1, [r7, #8]
 8013f16:	4613      	mov	r3, r2
 8013f18:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8013f1a:	68bb      	ldr	r3, [r7, #8]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d106      	bne.n	8013f2e <tcp_accept_null+0x22>
 8013f20:	4b07      	ldr	r3, [pc, #28]	; (8013f40 <tcp_accept_null+0x34>)
 8013f22:	f240 320f 	movw	r2, #783	; 0x30f
 8013f26:	4907      	ldr	r1, [pc, #28]	; (8013f44 <tcp_accept_null+0x38>)
 8013f28:	4807      	ldr	r0, [pc, #28]	; (8013f48 <tcp_accept_null+0x3c>)
 8013f2a:	f00b feb5 	bl	801fc98 <iprintf>

  tcp_abort(pcb);
 8013f2e:	68b8      	ldr	r0, [r7, #8]
 8013f30:	f7ff ff48 	bl	8013dc4 <tcp_abort>

  return ERR_ABRT;
 8013f34:	f06f 030c 	mvn.w	r3, #12
}
 8013f38:	4618      	mov	r0, r3
 8013f3a:	3710      	adds	r7, #16
 8013f3c:	46bd      	mov	sp, r7
 8013f3e:	bd80      	pop	{r7, pc}
 8013f40:	08022650 	.word	0x08022650
 8013f44:	08022824 	.word	0x08022824
 8013f48:	08022694 	.word	0x08022694

08013f4c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b088      	sub	sp, #32
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	60f8      	str	r0, [r7, #12]
 8013f54:	460b      	mov	r3, r1
 8013f56:	607a      	str	r2, [r7, #4]
 8013f58:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d109      	bne.n	8013f78 <tcp_listen_with_backlog_and_err+0x2c>
 8013f64:	4b47      	ldr	r3, [pc, #284]	; (8014084 <tcp_listen_with_backlog_and_err+0x138>)
 8013f66:	f240 3259 	movw	r2, #857	; 0x359
 8013f6a:	4947      	ldr	r1, [pc, #284]	; (8014088 <tcp_listen_with_backlog_and_err+0x13c>)
 8013f6c:	4847      	ldr	r0, [pc, #284]	; (801408c <tcp_listen_with_backlog_and_err+0x140>)
 8013f6e:	f00b fe93 	bl	801fc98 <iprintf>
 8013f72:	23f0      	movs	r3, #240	; 0xf0
 8013f74:	76fb      	strb	r3, [r7, #27]
 8013f76:	e079      	b.n	801406c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	7d1b      	ldrb	r3, [r3, #20]
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d009      	beq.n	8013f94 <tcp_listen_with_backlog_and_err+0x48>
 8013f80:	4b40      	ldr	r3, [pc, #256]	; (8014084 <tcp_listen_with_backlog_and_err+0x138>)
 8013f82:	f240 325a 	movw	r2, #858	; 0x35a
 8013f86:	4942      	ldr	r1, [pc, #264]	; (8014090 <tcp_listen_with_backlog_and_err+0x144>)
 8013f88:	4840      	ldr	r0, [pc, #256]	; (801408c <tcp_listen_with_backlog_and_err+0x140>)
 8013f8a:	f00b fe85 	bl	801fc98 <iprintf>
 8013f8e:	23f1      	movs	r3, #241	; 0xf1
 8013f90:	76fb      	strb	r3, [r7, #27]
 8013f92:	e06b      	b.n	801406c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	7d1b      	ldrb	r3, [r3, #20]
 8013f98:	2b01      	cmp	r3, #1
 8013f9a:	d104      	bne.n	8013fa6 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8013fa0:	23f7      	movs	r3, #247	; 0xf7
 8013fa2:	76fb      	strb	r3, [r7, #27]
    goto done;
 8013fa4:	e062      	b.n	801406c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8013fa6:	2002      	movs	r0, #2
 8013fa8:	f7fe fa0a 	bl	80123c0 <memp_malloc>
 8013fac:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8013fae:	69fb      	ldr	r3, [r7, #28]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d102      	bne.n	8013fba <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8013fb4:	23ff      	movs	r3, #255	; 0xff
 8013fb6:	76fb      	strb	r3, [r7, #27]
    goto done;
 8013fb8:	e058      	b.n	801406c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	691a      	ldr	r2, [r3, #16]
 8013fbe:	69fb      	ldr	r3, [r7, #28]
 8013fc0:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	8ada      	ldrh	r2, [r3, #22]
 8013fc6:	69fb      	ldr	r3, [r7, #28]
 8013fc8:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8013fca:	69fb      	ldr	r3, [r7, #28]
 8013fcc:	2201      	movs	r2, #1
 8013fce:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	7d5a      	ldrb	r2, [r3, #21]
 8013fd4:	69fb      	ldr	r3, [r7, #28]
 8013fd6:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	7a5a      	ldrb	r2, [r3, #9]
 8013fdc:	69fb      	ldr	r3, [r7, #28]
 8013fde:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8013fe0:	69fb      	ldr	r3, [r7, #28]
 8013fe2:	2200      	movs	r2, #0
 8013fe4:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	7ada      	ldrb	r2, [r3, #11]
 8013fea:	69fb      	ldr	r3, [r7, #28]
 8013fec:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	7a9a      	ldrb	r2, [r3, #10]
 8013ff2:	69fb      	ldr	r3, [r7, #28]
 8013ff4:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	681a      	ldr	r2, [r3, #0]
 8013ffa:	69fb      	ldr	r3, [r7, #28]
 8013ffc:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	8adb      	ldrh	r3, [r3, #22]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d021      	beq.n	801404a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8014006:	4b23      	ldr	r3, [pc, #140]	; (8014094 <tcp_listen_with_backlog_and_err+0x148>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	68fa      	ldr	r2, [r7, #12]
 801400c:	429a      	cmp	r2, r3
 801400e:	d105      	bne.n	801401c <tcp_listen_with_backlog_and_err+0xd0>
 8014010:	4b20      	ldr	r3, [pc, #128]	; (8014094 <tcp_listen_with_backlog_and_err+0x148>)
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	68db      	ldr	r3, [r3, #12]
 8014016:	4a1f      	ldr	r2, [pc, #124]	; (8014094 <tcp_listen_with_backlog_and_err+0x148>)
 8014018:	6013      	str	r3, [r2, #0]
 801401a:	e013      	b.n	8014044 <tcp_listen_with_backlog_and_err+0xf8>
 801401c:	4b1d      	ldr	r3, [pc, #116]	; (8014094 <tcp_listen_with_backlog_and_err+0x148>)
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	617b      	str	r3, [r7, #20]
 8014022:	e00c      	b.n	801403e <tcp_listen_with_backlog_and_err+0xf2>
 8014024:	697b      	ldr	r3, [r7, #20]
 8014026:	68db      	ldr	r3, [r3, #12]
 8014028:	68fa      	ldr	r2, [r7, #12]
 801402a:	429a      	cmp	r2, r3
 801402c:	d104      	bne.n	8014038 <tcp_listen_with_backlog_and_err+0xec>
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	68da      	ldr	r2, [r3, #12]
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	60da      	str	r2, [r3, #12]
 8014036:	e005      	b.n	8014044 <tcp_listen_with_backlog_and_err+0xf8>
 8014038:	697b      	ldr	r3, [r7, #20]
 801403a:	68db      	ldr	r3, [r3, #12]
 801403c:	617b      	str	r3, [r7, #20]
 801403e:	697b      	ldr	r3, [r7, #20]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d1ef      	bne.n	8014024 <tcp_listen_with_backlog_and_err+0xd8>
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	2200      	movs	r2, #0
 8014048:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 801404a:	68f8      	ldr	r0, [r7, #12]
 801404c:	f7ff fb76 	bl	801373c <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014050:	69fb      	ldr	r3, [r7, #28]
 8014052:	4a11      	ldr	r2, [pc, #68]	; (8014098 <tcp_listen_with_backlog_and_err+0x14c>)
 8014054:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8014056:	4b11      	ldr	r3, [pc, #68]	; (801409c <tcp_listen_with_backlog_and_err+0x150>)
 8014058:	681a      	ldr	r2, [r3, #0]
 801405a:	69fb      	ldr	r3, [r7, #28]
 801405c:	60da      	str	r2, [r3, #12]
 801405e:	4a0f      	ldr	r2, [pc, #60]	; (801409c <tcp_listen_with_backlog_and_err+0x150>)
 8014060:	69fb      	ldr	r3, [r7, #28]
 8014062:	6013      	str	r3, [r2, #0]
 8014064:	f005 fbda 	bl	801981c <tcp_timer_needed>
  res = ERR_OK;
 8014068:	2300      	movs	r3, #0
 801406a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d002      	beq.n	8014078 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	7efa      	ldrb	r2, [r7, #27]
 8014076:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8014078:	69fb      	ldr	r3, [r7, #28]
}
 801407a:	4618      	mov	r0, r3
 801407c:	3720      	adds	r7, #32
 801407e:	46bd      	mov	sp, r7
 8014080:	bd80      	pop	{r7, pc}
 8014082:	bf00      	nop
 8014084:	08022650 	.word	0x08022650
 8014088:	08022844 	.word	0x08022844
 801408c:	08022694 	.word	0x08022694
 8014090:	08022874 	.word	0x08022874
 8014094:	20013a00 	.word	0x20013a00
 8014098:	08013f0d 	.word	0x08013f0d
 801409c:	200139fc 	.word	0x200139fc

080140a0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80140a0:	b580      	push	{r7, lr}
 80140a2:	b084      	sub	sp, #16
 80140a4:	af00      	add	r7, sp, #0
 80140a6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d106      	bne.n	80140bc <tcp_update_rcv_ann_wnd+0x1c>
 80140ae:	4b25      	ldr	r3, [pc, #148]	; (8014144 <tcp_update_rcv_ann_wnd+0xa4>)
 80140b0:	f240 32a6 	movw	r2, #934	; 0x3a6
 80140b4:	4924      	ldr	r1, [pc, #144]	; (8014148 <tcp_update_rcv_ann_wnd+0xa8>)
 80140b6:	4825      	ldr	r0, [pc, #148]	; (801414c <tcp_update_rcv_ann_wnd+0xac>)
 80140b8:	f00b fdee 	bl	801fc98 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140c0:	687a      	ldr	r2, [r7, #4]
 80140c2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80140c4:	4413      	add	r3, r2
 80140c6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140cc:	687a      	ldr	r2, [r7, #4]
 80140ce:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80140d0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80140d4:	bf28      	it	cs
 80140d6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80140da:	b292      	uxth	r2, r2
 80140dc:	4413      	add	r3, r2
 80140de:	68fa      	ldr	r2, [r7, #12]
 80140e0:	1ad3      	subs	r3, r2, r3
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	db08      	blt.n	80140f8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140f2:	68fa      	ldr	r2, [r7, #12]
 80140f4:	1ad3      	subs	r3, r2, r3
 80140f6:	e020      	b.n	801413a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014100:	1ad3      	subs	r3, r2, r3
 8014102:	2b00      	cmp	r3, #0
 8014104:	dd03      	ble.n	801410e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	2200      	movs	r2, #0
 801410a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801410c:	e014      	b.n	8014138 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014116:	1ad3      	subs	r3, r2, r3
 8014118:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801411a:	68bb      	ldr	r3, [r7, #8]
 801411c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014120:	d306      	bcc.n	8014130 <tcp_update_rcv_ann_wnd+0x90>
 8014122:	4b08      	ldr	r3, [pc, #32]	; (8014144 <tcp_update_rcv_ann_wnd+0xa4>)
 8014124:	f240 32b6 	movw	r2, #950	; 0x3b6
 8014128:	4909      	ldr	r1, [pc, #36]	; (8014150 <tcp_update_rcv_ann_wnd+0xb0>)
 801412a:	4808      	ldr	r0, [pc, #32]	; (801414c <tcp_update_rcv_ann_wnd+0xac>)
 801412c:	f00b fdb4 	bl	801fc98 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014130:	68bb      	ldr	r3, [r7, #8]
 8014132:	b29a      	uxth	r2, r3
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8014138:	2300      	movs	r3, #0
  }
}
 801413a:	4618      	mov	r0, r3
 801413c:	3710      	adds	r7, #16
 801413e:	46bd      	mov	sp, r7
 8014140:	bd80      	pop	{r7, pc}
 8014142:	bf00      	nop
 8014144:	08022650 	.word	0x08022650
 8014148:	080228ac 	.word	0x080228ac
 801414c:	08022694 	.word	0x08022694
 8014150:	080228d0 	.word	0x080228d0

08014154 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b084      	sub	sp, #16
 8014158:	af00      	add	r7, sp, #0
 801415a:	6078      	str	r0, [r7, #4]
 801415c:	460b      	mov	r3, r1
 801415e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d107      	bne.n	8014176 <tcp_recved+0x22>
 8014166:	4b1f      	ldr	r3, [pc, #124]	; (80141e4 <tcp_recved+0x90>)
 8014168:	f240 32cf 	movw	r2, #975	; 0x3cf
 801416c:	491e      	ldr	r1, [pc, #120]	; (80141e8 <tcp_recved+0x94>)
 801416e:	481f      	ldr	r0, [pc, #124]	; (80141ec <tcp_recved+0x98>)
 8014170:	f00b fd92 	bl	801fc98 <iprintf>
 8014174:	e032      	b.n	80141dc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	7d1b      	ldrb	r3, [r3, #20]
 801417a:	2b01      	cmp	r3, #1
 801417c:	d106      	bne.n	801418c <tcp_recved+0x38>
 801417e:	4b19      	ldr	r3, [pc, #100]	; (80141e4 <tcp_recved+0x90>)
 8014180:	f240 32d2 	movw	r2, #978	; 0x3d2
 8014184:	491a      	ldr	r1, [pc, #104]	; (80141f0 <tcp_recved+0x9c>)
 8014186:	4819      	ldr	r0, [pc, #100]	; (80141ec <tcp_recved+0x98>)
 8014188:	f00b fd86 	bl	801fc98 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014190:	887b      	ldrh	r3, [r7, #2]
 8014192:	4413      	add	r3, r2
 8014194:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8014196:	89fb      	ldrh	r3, [r7, #14]
 8014198:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801419c:	d804      	bhi.n	80141a8 <tcp_recved+0x54>
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80141a2:	89fa      	ldrh	r2, [r7, #14]
 80141a4:	429a      	cmp	r2, r3
 80141a6:	d204      	bcs.n	80141b2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80141ae:	851a      	strh	r2, [r3, #40]	; 0x28
 80141b0:	e002      	b.n	80141b8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	89fa      	ldrh	r2, [r7, #14]
 80141b6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80141b8:	6878      	ldr	r0, [r7, #4]
 80141ba:	f7ff ff71 	bl	80140a0 <tcp_update_rcv_ann_wnd>
 80141be:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80141c6:	d309      	bcc.n	80141dc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	8b5b      	ldrh	r3, [r3, #26]
 80141cc:	f043 0302 	orr.w	r3, r3, #2
 80141d0:	b29a      	uxth	r2, r3
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80141d6:	6878      	ldr	r0, [r7, #4]
 80141d8:	f004 fbaa 	bl	8018930 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80141dc:	3710      	adds	r7, #16
 80141de:	46bd      	mov	sp, r7
 80141e0:	bd80      	pop	{r7, pc}
 80141e2:	bf00      	nop
 80141e4:	08022650 	.word	0x08022650
 80141e8:	080228ec 	.word	0x080228ec
 80141ec:	08022694 	.word	0x08022694
 80141f0:	08022904 	.word	0x08022904

080141f4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80141f4:	b480      	push	{r7}
 80141f6:	b083      	sub	sp, #12
 80141f8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80141fa:	2300      	movs	r3, #0
 80141fc:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 80141fe:	4b1e      	ldr	r3, [pc, #120]	; (8014278 <tcp_new_port+0x84>)
 8014200:	881b      	ldrh	r3, [r3, #0]
 8014202:	3301      	adds	r3, #1
 8014204:	b29a      	uxth	r2, r3
 8014206:	4b1c      	ldr	r3, [pc, #112]	; (8014278 <tcp_new_port+0x84>)
 8014208:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801420a:	4b1b      	ldr	r3, [pc, #108]	; (8014278 <tcp_new_port+0x84>)
 801420c:	881b      	ldrh	r3, [r3, #0]
 801420e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014212:	4293      	cmp	r3, r2
 8014214:	d103      	bne.n	801421e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014216:	4b18      	ldr	r3, [pc, #96]	; (8014278 <tcp_new_port+0x84>)
 8014218:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801421c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801421e:	2300      	movs	r3, #0
 8014220:	71fb      	strb	r3, [r7, #7]
 8014222:	e01e      	b.n	8014262 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014224:	79fb      	ldrb	r3, [r7, #7]
 8014226:	4a15      	ldr	r2, [pc, #84]	; (801427c <tcp_new_port+0x88>)
 8014228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	603b      	str	r3, [r7, #0]
 8014230:	e011      	b.n	8014256 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8014232:	683b      	ldr	r3, [r7, #0]
 8014234:	8ada      	ldrh	r2, [r3, #22]
 8014236:	4b10      	ldr	r3, [pc, #64]	; (8014278 <tcp_new_port+0x84>)
 8014238:	881b      	ldrh	r3, [r3, #0]
 801423a:	429a      	cmp	r2, r3
 801423c:	d108      	bne.n	8014250 <tcp_new_port+0x5c>
        n++;
 801423e:	88bb      	ldrh	r3, [r7, #4]
 8014240:	3301      	adds	r3, #1
 8014242:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014244:	88bb      	ldrh	r3, [r7, #4]
 8014246:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801424a:	d3d8      	bcc.n	80141fe <tcp_new_port+0xa>
          return 0;
 801424c:	2300      	movs	r3, #0
 801424e:	e00d      	b.n	801426c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014250:	683b      	ldr	r3, [r7, #0]
 8014252:	68db      	ldr	r3, [r3, #12]
 8014254:	603b      	str	r3, [r7, #0]
 8014256:	683b      	ldr	r3, [r7, #0]
 8014258:	2b00      	cmp	r3, #0
 801425a:	d1ea      	bne.n	8014232 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801425c:	79fb      	ldrb	r3, [r7, #7]
 801425e:	3301      	adds	r3, #1
 8014260:	71fb      	strb	r3, [r7, #7]
 8014262:	79fb      	ldrb	r3, [r7, #7]
 8014264:	2b03      	cmp	r3, #3
 8014266:	d9dd      	bls.n	8014224 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014268:	4b03      	ldr	r3, [pc, #12]	; (8014278 <tcp_new_port+0x84>)
 801426a:	881b      	ldrh	r3, [r3, #0]
}
 801426c:	4618      	mov	r0, r3
 801426e:	370c      	adds	r7, #12
 8014270:	46bd      	mov	sp, r7
 8014272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014276:	4770      	bx	lr
 8014278:	200000e4 	.word	0x200000e4
 801427c:	08024b54 	.word	0x08024b54

08014280 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014280:	b5b0      	push	{r4, r5, r7, lr}
 8014282:	b090      	sub	sp, #64	; 0x40
 8014284:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8014286:	2300      	movs	r3, #0
 8014288:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 801428c:	4b94      	ldr	r3, [pc, #592]	; (80144e0 <tcp_slowtmr+0x260>)
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	3301      	adds	r3, #1
 8014292:	4a93      	ldr	r2, [pc, #588]	; (80144e0 <tcp_slowtmr+0x260>)
 8014294:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8014296:	4b93      	ldr	r3, [pc, #588]	; (80144e4 <tcp_slowtmr+0x264>)
 8014298:	781b      	ldrb	r3, [r3, #0]
 801429a:	3301      	adds	r3, #1
 801429c:	b2da      	uxtb	r2, r3
 801429e:	4b91      	ldr	r3, [pc, #580]	; (80144e4 <tcp_slowtmr+0x264>)
 80142a0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80142a2:	2300      	movs	r3, #0
 80142a4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80142a6:	4b90      	ldr	r3, [pc, #576]	; (80144e8 <tcp_slowtmr+0x268>)
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80142ac:	e29f      	b.n	80147ee <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80142ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142b0:	7d1b      	ldrb	r3, [r3, #20]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d106      	bne.n	80142c4 <tcp_slowtmr+0x44>
 80142b6:	4b8d      	ldr	r3, [pc, #564]	; (80144ec <tcp_slowtmr+0x26c>)
 80142b8:	f240 42be 	movw	r2, #1214	; 0x4be
 80142bc:	498c      	ldr	r1, [pc, #560]	; (80144f0 <tcp_slowtmr+0x270>)
 80142be:	488d      	ldr	r0, [pc, #564]	; (80144f4 <tcp_slowtmr+0x274>)
 80142c0:	f00b fcea 	bl	801fc98 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80142c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c6:	7d1b      	ldrb	r3, [r3, #20]
 80142c8:	2b01      	cmp	r3, #1
 80142ca:	d106      	bne.n	80142da <tcp_slowtmr+0x5a>
 80142cc:	4b87      	ldr	r3, [pc, #540]	; (80144ec <tcp_slowtmr+0x26c>)
 80142ce:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80142d2:	4989      	ldr	r1, [pc, #548]	; (80144f8 <tcp_slowtmr+0x278>)
 80142d4:	4887      	ldr	r0, [pc, #540]	; (80144f4 <tcp_slowtmr+0x274>)
 80142d6:	f00b fcdf 	bl	801fc98 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80142da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142dc:	7d1b      	ldrb	r3, [r3, #20]
 80142de:	2b0a      	cmp	r3, #10
 80142e0:	d106      	bne.n	80142f0 <tcp_slowtmr+0x70>
 80142e2:	4b82      	ldr	r3, [pc, #520]	; (80144ec <tcp_slowtmr+0x26c>)
 80142e4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80142e8:	4984      	ldr	r1, [pc, #528]	; (80144fc <tcp_slowtmr+0x27c>)
 80142ea:	4882      	ldr	r0, [pc, #520]	; (80144f4 <tcp_slowtmr+0x274>)
 80142ec:	f00b fcd4 	bl	801fc98 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80142f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142f2:	7f9a      	ldrb	r2, [r3, #30]
 80142f4:	4b7b      	ldr	r3, [pc, #492]	; (80144e4 <tcp_slowtmr+0x264>)
 80142f6:	781b      	ldrb	r3, [r3, #0]
 80142f8:	429a      	cmp	r2, r3
 80142fa:	d105      	bne.n	8014308 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80142fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142fe:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014302:	68db      	ldr	r3, [r3, #12]
 8014304:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8014306:	e272      	b.n	80147ee <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8014308:	4b76      	ldr	r3, [pc, #472]	; (80144e4 <tcp_slowtmr+0x264>)
 801430a:	781a      	ldrb	r2, [r3, #0]
 801430c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801430e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8014310:	2300      	movs	r3, #0
 8014312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8014316:	2300      	movs	r3, #0
 8014318:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801431c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801431e:	7d1b      	ldrb	r3, [r3, #20]
 8014320:	2b02      	cmp	r3, #2
 8014322:	d10a      	bne.n	801433a <tcp_slowtmr+0xba>
 8014324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014326:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801432a:	2b05      	cmp	r3, #5
 801432c:	d905      	bls.n	801433a <tcp_slowtmr+0xba>
      ++pcb_remove;
 801432e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014332:	3301      	adds	r3, #1
 8014334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014338:	e11e      	b.n	8014578 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801433c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014340:	2b0b      	cmp	r3, #11
 8014342:	d905      	bls.n	8014350 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8014344:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014348:	3301      	adds	r3, #1
 801434a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801434e:	e113      	b.n	8014578 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8014350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014352:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014356:	2b00      	cmp	r3, #0
 8014358:	d075      	beq.n	8014446 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801435a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801435c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801435e:	2b00      	cmp	r3, #0
 8014360:	d006      	beq.n	8014370 <tcp_slowtmr+0xf0>
 8014362:	4b62      	ldr	r3, [pc, #392]	; (80144ec <tcp_slowtmr+0x26c>)
 8014364:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8014368:	4965      	ldr	r1, [pc, #404]	; (8014500 <tcp_slowtmr+0x280>)
 801436a:	4862      	ldr	r0, [pc, #392]	; (80144f4 <tcp_slowtmr+0x274>)
 801436c:	f00b fc94 	bl	801fc98 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8014370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014374:	2b00      	cmp	r3, #0
 8014376:	d106      	bne.n	8014386 <tcp_slowtmr+0x106>
 8014378:	4b5c      	ldr	r3, [pc, #368]	; (80144ec <tcp_slowtmr+0x26c>)
 801437a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801437e:	4961      	ldr	r1, [pc, #388]	; (8014504 <tcp_slowtmr+0x284>)
 8014380:	485c      	ldr	r0, [pc, #368]	; (80144f4 <tcp_slowtmr+0x274>)
 8014382:	f00b fc89 	bl	801fc98 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014388:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801438c:	2b0b      	cmp	r3, #11
 801438e:	d905      	bls.n	801439c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8014390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014394:	3301      	adds	r3, #1
 8014396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801439a:	e0ed      	b.n	8014578 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801439c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801439e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80143a2:	3b01      	subs	r3, #1
 80143a4:	4a58      	ldr	r2, [pc, #352]	; (8014508 <tcp_slowtmr+0x288>)
 80143a6:	5cd3      	ldrb	r3, [r2, r3]
 80143a8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80143aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ac:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80143b0:	7c7a      	ldrb	r2, [r7, #17]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d907      	bls.n	80143c6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80143b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143b8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80143bc:	3301      	adds	r3, #1
 80143be:	b2da      	uxtb	r2, r3
 80143c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80143c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80143cc:	7c7a      	ldrb	r2, [r7, #17]
 80143ce:	429a      	cmp	r2, r3
 80143d0:	f200 80d2 	bhi.w	8014578 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80143d4:	2301      	movs	r3, #1
 80143d6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80143d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d108      	bne.n	80143f4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80143e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80143e4:	f005 f94c 	bl	8019680 <tcp_zero_window_probe>
 80143e8:	4603      	mov	r3, r0
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d014      	beq.n	8014418 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80143ee:	2300      	movs	r3, #0
 80143f0:	623b      	str	r3, [r7, #32]
 80143f2:	e011      	b.n	8014418 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80143f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80143fa:	4619      	mov	r1, r3
 80143fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80143fe:	f004 f811 	bl	8018424 <tcp_split_unsent_seg>
 8014402:	4603      	mov	r3, r0
 8014404:	2b00      	cmp	r3, #0
 8014406:	d107      	bne.n	8014418 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8014408:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801440a:	f004 fa91 	bl	8018930 <tcp_output>
 801440e:	4603      	mov	r3, r0
 8014410:	2b00      	cmp	r3, #0
 8014412:	d101      	bne.n	8014418 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8014414:	2300      	movs	r3, #0
 8014416:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8014418:	6a3b      	ldr	r3, [r7, #32]
 801441a:	2b00      	cmp	r3, #0
 801441c:	f000 80ac 	beq.w	8014578 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8014420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014422:	2200      	movs	r2, #0
 8014424:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801442a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801442e:	2b06      	cmp	r3, #6
 8014430:	f200 80a2 	bhi.w	8014578 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8014434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014436:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801443a:	3301      	adds	r3, #1
 801443c:	b2da      	uxtb	r2, r3
 801443e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014440:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8014444:	e098      	b.n	8014578 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014448:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801444c:	2b00      	cmp	r3, #0
 801444e:	db0f      	blt.n	8014470 <tcp_slowtmr+0x1f0>
 8014450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014452:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014456:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801445a:	4293      	cmp	r3, r2
 801445c:	d008      	beq.n	8014470 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014460:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014464:	b29b      	uxth	r3, r3
 8014466:	3301      	adds	r3, #1
 8014468:	b29b      	uxth	r3, r3
 801446a:	b21a      	sxth	r2, r3
 801446c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801446e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8014470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014472:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8014476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014478:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801447c:	429a      	cmp	r2, r3
 801447e:	db7b      	blt.n	8014578 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8014480:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014482:	f004 fd47 	bl	8018f14 <tcp_rexmit_rto_prepare>
 8014486:	4603      	mov	r3, r0
 8014488:	2b00      	cmp	r3, #0
 801448a:	d007      	beq.n	801449c <tcp_slowtmr+0x21c>
 801448c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801448e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014490:	2b00      	cmp	r3, #0
 8014492:	d171      	bne.n	8014578 <tcp_slowtmr+0x2f8>
 8014494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014498:	2b00      	cmp	r3, #0
 801449a:	d06d      	beq.n	8014578 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 801449c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801449e:	7d1b      	ldrb	r3, [r3, #20]
 80144a0:	2b02      	cmp	r3, #2
 80144a2:	d03a      	beq.n	801451a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80144a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80144aa:	2b0c      	cmp	r3, #12
 80144ac:	bf28      	it	cs
 80144ae:	230c      	movcs	r3, #12
 80144b0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80144b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144b4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80144b8:	10db      	asrs	r3, r3, #3
 80144ba:	b21b      	sxth	r3, r3
 80144bc:	461a      	mov	r2, r3
 80144be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144c0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80144c4:	4413      	add	r3, r2
 80144c6:	7efa      	ldrb	r2, [r7, #27]
 80144c8:	4910      	ldr	r1, [pc, #64]	; (801450c <tcp_slowtmr+0x28c>)
 80144ca:	5c8a      	ldrb	r2, [r1, r2]
 80144cc:	4093      	lsls	r3, r2
 80144ce:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80144d0:	697b      	ldr	r3, [r7, #20]
 80144d2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80144d6:	4293      	cmp	r3, r2
 80144d8:	dc1a      	bgt.n	8014510 <tcp_slowtmr+0x290>
 80144da:	697b      	ldr	r3, [r7, #20]
 80144dc:	b21a      	sxth	r2, r3
 80144de:	e019      	b.n	8014514 <tcp_slowtmr+0x294>
 80144e0:	200139f8 	.word	0x200139f8
 80144e4:	2000afaa 	.word	0x2000afaa
 80144e8:	200139f4 	.word	0x200139f4
 80144ec:	08022650 	.word	0x08022650
 80144f0:	08022994 	.word	0x08022994
 80144f4:	08022694 	.word	0x08022694
 80144f8:	080229c0 	.word	0x080229c0
 80144fc:	080229ec 	.word	0x080229ec
 8014500:	08022a1c 	.word	0x08022a1c
 8014504:	08022a50 	.word	0x08022a50
 8014508:	08024b4c 	.word	0x08024b4c
 801450c:	08024b3c 	.word	0x08024b3c
 8014510:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014516:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801451a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801451c:	2200      	movs	r2, #0
 801451e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8014520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014522:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014528:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801452c:	4293      	cmp	r3, r2
 801452e:	bf28      	it	cs
 8014530:	4613      	movcs	r3, r2
 8014532:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014534:	8a7b      	ldrh	r3, [r7, #18]
 8014536:	085b      	lsrs	r3, r3, #1
 8014538:	b29a      	uxth	r2, r3
 801453a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801453c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014542:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014548:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801454a:	005b      	lsls	r3, r3, #1
 801454c:	b29b      	uxth	r3, r3
 801454e:	429a      	cmp	r2, r3
 8014550:	d206      	bcs.n	8014560 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8014552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014554:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014556:	005b      	lsls	r3, r3, #1
 8014558:	b29a      	uxth	r2, r3
 801455a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801455c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8014560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014562:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8014564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014566:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801456a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801456c:	2200      	movs	r2, #0
 801456e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8014572:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014574:	f004 fd3e 	bl	8018ff4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8014578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801457a:	7d1b      	ldrb	r3, [r3, #20]
 801457c:	2b06      	cmp	r3, #6
 801457e:	d111      	bne.n	80145a4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8014580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014582:	8b5b      	ldrh	r3, [r3, #26]
 8014584:	f003 0310 	and.w	r3, r3, #16
 8014588:	2b00      	cmp	r3, #0
 801458a:	d00b      	beq.n	80145a4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801458c:	4b9d      	ldr	r3, [pc, #628]	; (8014804 <tcp_slowtmr+0x584>)
 801458e:	681a      	ldr	r2, [r3, #0]
 8014590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014592:	6a1b      	ldr	r3, [r3, #32]
 8014594:	1ad3      	subs	r3, r2, r3
 8014596:	2b28      	cmp	r3, #40	; 0x28
 8014598:	d904      	bls.n	80145a4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801459a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801459e:	3301      	adds	r3, #1
 80145a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80145a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145a6:	7a5b      	ldrb	r3, [r3, #9]
 80145a8:	f003 0308 	and.w	r3, r3, #8
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d04c      	beq.n	801464a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80145b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145b2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80145b4:	2b04      	cmp	r3, #4
 80145b6:	d003      	beq.n	80145c0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80145b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145ba:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80145bc:	2b07      	cmp	r3, #7
 80145be:	d144      	bne.n	801464a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80145c0:	4b90      	ldr	r3, [pc, #576]	; (8014804 <tcp_slowtmr+0x584>)
 80145c2:	681a      	ldr	r2, [r3, #0]
 80145c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145c6:	6a1b      	ldr	r3, [r3, #32]
 80145c8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80145ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80145d0:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 80145d4:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 80145d8:	498b      	ldr	r1, [pc, #556]	; (8014808 <tcp_slowtmr+0x588>)
 80145da:	fba1 1303 	umull	r1, r3, r1, r3
 80145de:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80145e0:	429a      	cmp	r2, r3
 80145e2:	d90a      	bls.n	80145fa <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80145e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145e8:	3301      	adds	r3, #1
 80145ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80145ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80145f2:	3301      	adds	r3, #1
 80145f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80145f8:	e027      	b.n	801464a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80145fa:	4b82      	ldr	r3, [pc, #520]	; (8014804 <tcp_slowtmr+0x584>)
 80145fc:	681a      	ldr	r2, [r3, #0]
 80145fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014600:	6a1b      	ldr	r3, [r3, #32]
 8014602:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014606:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801460a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801460c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014610:	4618      	mov	r0, r3
 8014612:	4b7e      	ldr	r3, [pc, #504]	; (801480c <tcp_slowtmr+0x58c>)
 8014614:	fb03 f300 	mul.w	r3, r3, r0
 8014618:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801461a:	497b      	ldr	r1, [pc, #492]	; (8014808 <tcp_slowtmr+0x588>)
 801461c:	fba1 1303 	umull	r1, r3, r1, r3
 8014620:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014622:	429a      	cmp	r2, r3
 8014624:	d911      	bls.n	801464a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8014626:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014628:	f004 ffea 	bl	8019600 <tcp_keepalive>
 801462c:	4603      	mov	r3, r0
 801462e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8014632:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014636:	2b00      	cmp	r3, #0
 8014638:	d107      	bne.n	801464a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801463a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801463c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014640:	3301      	adds	r3, #1
 8014642:	b2da      	uxtb	r2, r3
 8014644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014646:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801464a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801464c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801464e:	2b00      	cmp	r3, #0
 8014650:	d011      	beq.n	8014676 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014652:	4b6c      	ldr	r3, [pc, #432]	; (8014804 <tcp_slowtmr+0x584>)
 8014654:	681a      	ldr	r2, [r3, #0]
 8014656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014658:	6a1b      	ldr	r3, [r3, #32]
 801465a:	1ad2      	subs	r2, r2, r3
 801465c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801465e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014662:	4619      	mov	r1, r3
 8014664:	460b      	mov	r3, r1
 8014666:	005b      	lsls	r3, r3, #1
 8014668:	440b      	add	r3, r1
 801466a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801466c:	429a      	cmp	r2, r3
 801466e:	d302      	bcc.n	8014676 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8014670:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014672:	f000 fea9 	bl	80153c8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8014676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014678:	7d1b      	ldrb	r3, [r3, #20]
 801467a:	2b03      	cmp	r3, #3
 801467c:	d10b      	bne.n	8014696 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801467e:	4b61      	ldr	r3, [pc, #388]	; (8014804 <tcp_slowtmr+0x584>)
 8014680:	681a      	ldr	r2, [r3, #0]
 8014682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014684:	6a1b      	ldr	r3, [r3, #32]
 8014686:	1ad3      	subs	r3, r2, r3
 8014688:	2b28      	cmp	r3, #40	; 0x28
 801468a:	d904      	bls.n	8014696 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801468c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014690:	3301      	adds	r3, #1
 8014692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8014696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014698:	7d1b      	ldrb	r3, [r3, #20]
 801469a:	2b09      	cmp	r3, #9
 801469c:	d10b      	bne.n	80146b6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801469e:	4b59      	ldr	r3, [pc, #356]	; (8014804 <tcp_slowtmr+0x584>)
 80146a0:	681a      	ldr	r2, [r3, #0]
 80146a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146a4:	6a1b      	ldr	r3, [r3, #32]
 80146a6:	1ad3      	subs	r3, r2, r3
 80146a8:	2bf0      	cmp	r3, #240	; 0xf0
 80146aa:	d904      	bls.n	80146b6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80146ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146b0:	3301      	adds	r3, #1
 80146b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80146b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d060      	beq.n	8014780 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80146be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80146c4:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80146c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80146c8:	f000 fcca 	bl	8015060 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80146cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d010      	beq.n	80146f4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80146d2:	4b4f      	ldr	r3, [pc, #316]	; (8014810 <tcp_slowtmr+0x590>)
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80146d8:	429a      	cmp	r2, r3
 80146da:	d106      	bne.n	80146ea <tcp_slowtmr+0x46a>
 80146dc:	4b4d      	ldr	r3, [pc, #308]	; (8014814 <tcp_slowtmr+0x594>)
 80146de:	f240 526d 	movw	r2, #1389	; 0x56d
 80146e2:	494d      	ldr	r1, [pc, #308]	; (8014818 <tcp_slowtmr+0x598>)
 80146e4:	484d      	ldr	r0, [pc, #308]	; (801481c <tcp_slowtmr+0x59c>)
 80146e6:	f00b fad7 	bl	801fc98 <iprintf>
        prev->next = pcb->next;
 80146ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146ec:	68da      	ldr	r2, [r3, #12]
 80146ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146f0:	60da      	str	r2, [r3, #12]
 80146f2:	e00f      	b.n	8014714 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80146f4:	4b46      	ldr	r3, [pc, #280]	; (8014810 <tcp_slowtmr+0x590>)
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80146fa:	429a      	cmp	r2, r3
 80146fc:	d006      	beq.n	801470c <tcp_slowtmr+0x48c>
 80146fe:	4b45      	ldr	r3, [pc, #276]	; (8014814 <tcp_slowtmr+0x594>)
 8014700:	f240 5271 	movw	r2, #1393	; 0x571
 8014704:	4946      	ldr	r1, [pc, #280]	; (8014820 <tcp_slowtmr+0x5a0>)
 8014706:	4845      	ldr	r0, [pc, #276]	; (801481c <tcp_slowtmr+0x59c>)
 8014708:	f00b fac6 	bl	801fc98 <iprintf>
        tcp_active_pcbs = pcb->next;
 801470c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801470e:	68db      	ldr	r3, [r3, #12]
 8014710:	4a3f      	ldr	r2, [pc, #252]	; (8014810 <tcp_slowtmr+0x590>)
 8014712:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8014714:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014718:	2b00      	cmp	r3, #0
 801471a:	d013      	beq.n	8014744 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801471c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801471e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8014720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014722:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014724:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8014726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014728:	3304      	adds	r3, #4
 801472a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801472c:	8ad2      	ldrh	r2, [r2, #22]
 801472e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014730:	8b09      	ldrh	r1, [r1, #24]
 8014732:	9102      	str	r1, [sp, #8]
 8014734:	9201      	str	r2, [sp, #4]
 8014736:	9300      	str	r3, [sp, #0]
 8014738:	462b      	mov	r3, r5
 801473a:	4622      	mov	r2, r4
 801473c:	4601      	mov	r1, r0
 801473e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014740:	f004 feaa 	bl	8019498 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8014744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014746:	691b      	ldr	r3, [r3, #16]
 8014748:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801474a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801474c:	7d1b      	ldrb	r3, [r3, #20]
 801474e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014752:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014756:	68db      	ldr	r3, [r3, #12]
 8014758:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801475a:	6838      	ldr	r0, [r7, #0]
 801475c:	f7fe ffee 	bl	801373c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8014760:	4b30      	ldr	r3, [pc, #192]	; (8014824 <tcp_slowtmr+0x5a4>)
 8014762:	2200      	movs	r2, #0
 8014764:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d004      	beq.n	8014776 <tcp_slowtmr+0x4f6>
 801476c:	68fb      	ldr	r3, [r7, #12]
 801476e:	f06f 010c 	mvn.w	r1, #12
 8014772:	68b8      	ldr	r0, [r7, #8]
 8014774:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014776:	4b2b      	ldr	r3, [pc, #172]	; (8014824 <tcp_slowtmr+0x5a4>)
 8014778:	781b      	ldrb	r3, [r3, #0]
 801477a:	2b00      	cmp	r3, #0
 801477c:	d037      	beq.n	80147ee <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 801477e:	e590      	b.n	80142a2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8014780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014782:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014786:	68db      	ldr	r3, [r3, #12]
 8014788:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 801478a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801478c:	7f1b      	ldrb	r3, [r3, #28]
 801478e:	3301      	adds	r3, #1
 8014790:	b2da      	uxtb	r2, r3
 8014792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014794:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014798:	7f1a      	ldrb	r2, [r3, #28]
 801479a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801479c:	7f5b      	ldrb	r3, [r3, #29]
 801479e:	429a      	cmp	r2, r3
 80147a0:	d325      	bcc.n	80147ee <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80147a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147a4:	2200      	movs	r2, #0
 80147a6:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80147a8:	4b1e      	ldr	r3, [pc, #120]	; (8014824 <tcp_slowtmr+0x5a4>)
 80147aa:	2200      	movs	r2, #0
 80147ac:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80147ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d00b      	beq.n	80147d0 <tcp_slowtmr+0x550>
 80147b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80147be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80147c0:	6912      	ldr	r2, [r2, #16]
 80147c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80147c4:	4610      	mov	r0, r2
 80147c6:	4798      	blx	r3
 80147c8:	4603      	mov	r3, r0
 80147ca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80147ce:	e002      	b.n	80147d6 <tcp_slowtmr+0x556>
 80147d0:	2300      	movs	r3, #0
 80147d2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80147d6:	4b13      	ldr	r3, [pc, #76]	; (8014824 <tcp_slowtmr+0x5a4>)
 80147d8:	781b      	ldrb	r3, [r3, #0]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d000      	beq.n	80147e0 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 80147de:	e560      	b.n	80142a2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80147e0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d102      	bne.n	80147ee <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80147e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80147ea:	f004 f8a1 	bl	8018930 <tcp_output>
  while (pcb != NULL) {
 80147ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	f47f ad5c 	bne.w	80142ae <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80147f6:	2300      	movs	r3, #0
 80147f8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80147fa:	4b0b      	ldr	r3, [pc, #44]	; (8014828 <tcp_slowtmr+0x5a8>)
 80147fc:	681b      	ldr	r3, [r3, #0]
 80147fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014800:	e067      	b.n	80148d2 <tcp_slowtmr+0x652>
 8014802:	bf00      	nop
 8014804:	200139f8 	.word	0x200139f8
 8014808:	10624dd3 	.word	0x10624dd3
 801480c:	000124f8 	.word	0x000124f8
 8014810:	200139f4 	.word	0x200139f4
 8014814:	08022650 	.word	0x08022650
 8014818:	08022a88 	.word	0x08022a88
 801481c:	08022694 	.word	0x08022694
 8014820:	08022ab4 	.word	0x08022ab4
 8014824:	200139f0 	.word	0x200139f0
 8014828:	20013a04 	.word	0x20013a04
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801482c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801482e:	7d1b      	ldrb	r3, [r3, #20]
 8014830:	2b0a      	cmp	r3, #10
 8014832:	d006      	beq.n	8014842 <tcp_slowtmr+0x5c2>
 8014834:	4b2b      	ldr	r3, [pc, #172]	; (80148e4 <tcp_slowtmr+0x664>)
 8014836:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801483a:	492b      	ldr	r1, [pc, #172]	; (80148e8 <tcp_slowtmr+0x668>)
 801483c:	482b      	ldr	r0, [pc, #172]	; (80148ec <tcp_slowtmr+0x66c>)
 801483e:	f00b fa2b 	bl	801fc98 <iprintf>
    pcb_remove = 0;
 8014842:	2300      	movs	r3, #0
 8014844:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014848:	4b29      	ldr	r3, [pc, #164]	; (80148f0 <tcp_slowtmr+0x670>)
 801484a:	681a      	ldr	r2, [r3, #0]
 801484c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801484e:	6a1b      	ldr	r3, [r3, #32]
 8014850:	1ad3      	subs	r3, r2, r3
 8014852:	2bf0      	cmp	r3, #240	; 0xf0
 8014854:	d904      	bls.n	8014860 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8014856:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801485a:	3301      	adds	r3, #1
 801485c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014860:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014864:	2b00      	cmp	r3, #0
 8014866:	d02f      	beq.n	80148c8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014868:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801486a:	f000 fbf9 	bl	8015060 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801486e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014870:	2b00      	cmp	r3, #0
 8014872:	d010      	beq.n	8014896 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014874:	4b1f      	ldr	r3, [pc, #124]	; (80148f4 <tcp_slowtmr+0x674>)
 8014876:	681b      	ldr	r3, [r3, #0]
 8014878:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801487a:	429a      	cmp	r2, r3
 801487c:	d106      	bne.n	801488c <tcp_slowtmr+0x60c>
 801487e:	4b19      	ldr	r3, [pc, #100]	; (80148e4 <tcp_slowtmr+0x664>)
 8014880:	f240 52af 	movw	r2, #1455	; 0x5af
 8014884:	491c      	ldr	r1, [pc, #112]	; (80148f8 <tcp_slowtmr+0x678>)
 8014886:	4819      	ldr	r0, [pc, #100]	; (80148ec <tcp_slowtmr+0x66c>)
 8014888:	f00b fa06 	bl	801fc98 <iprintf>
        prev->next = pcb->next;
 801488c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801488e:	68da      	ldr	r2, [r3, #12]
 8014890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014892:	60da      	str	r2, [r3, #12]
 8014894:	e00f      	b.n	80148b6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014896:	4b17      	ldr	r3, [pc, #92]	; (80148f4 <tcp_slowtmr+0x674>)
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801489c:	429a      	cmp	r2, r3
 801489e:	d006      	beq.n	80148ae <tcp_slowtmr+0x62e>
 80148a0:	4b10      	ldr	r3, [pc, #64]	; (80148e4 <tcp_slowtmr+0x664>)
 80148a2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80148a6:	4915      	ldr	r1, [pc, #84]	; (80148fc <tcp_slowtmr+0x67c>)
 80148a8:	4810      	ldr	r0, [pc, #64]	; (80148ec <tcp_slowtmr+0x66c>)
 80148aa:	f00b f9f5 	bl	801fc98 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80148ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b0:	68db      	ldr	r3, [r3, #12]
 80148b2:	4a10      	ldr	r2, [pc, #64]	; (80148f4 <tcp_slowtmr+0x674>)
 80148b4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80148b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80148ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148bc:	68db      	ldr	r3, [r3, #12]
 80148be:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80148c0:	69f8      	ldr	r0, [r7, #28]
 80148c2:	f7fe ff3b 	bl	801373c <tcp_free>
 80148c6:	e004      	b.n	80148d2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80148c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148ca:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80148cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148ce:	68db      	ldr	r3, [r3, #12]
 80148d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80148d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d1a9      	bne.n	801482c <tcp_slowtmr+0x5ac>
    }
  }
}
 80148d8:	bf00      	nop
 80148da:	bf00      	nop
 80148dc:	3730      	adds	r7, #48	; 0x30
 80148de:	46bd      	mov	sp, r7
 80148e0:	bdb0      	pop	{r4, r5, r7, pc}
 80148e2:	bf00      	nop
 80148e4:	08022650 	.word	0x08022650
 80148e8:	08022ae0 	.word	0x08022ae0
 80148ec:	08022694 	.word	0x08022694
 80148f0:	200139f8 	.word	0x200139f8
 80148f4:	20013a04 	.word	0x20013a04
 80148f8:	08022b10 	.word	0x08022b10
 80148fc:	08022b38 	.word	0x08022b38

08014900 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b082      	sub	sp, #8
 8014904:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014906:	4b2d      	ldr	r3, [pc, #180]	; (80149bc <tcp_fasttmr+0xbc>)
 8014908:	781b      	ldrb	r3, [r3, #0]
 801490a:	3301      	adds	r3, #1
 801490c:	b2da      	uxtb	r2, r3
 801490e:	4b2b      	ldr	r3, [pc, #172]	; (80149bc <tcp_fasttmr+0xbc>)
 8014910:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014912:	4b2b      	ldr	r3, [pc, #172]	; (80149c0 <tcp_fasttmr+0xc0>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014918:	e048      	b.n	80149ac <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	7f9a      	ldrb	r2, [r3, #30]
 801491e:	4b27      	ldr	r3, [pc, #156]	; (80149bc <tcp_fasttmr+0xbc>)
 8014920:	781b      	ldrb	r3, [r3, #0]
 8014922:	429a      	cmp	r2, r3
 8014924:	d03f      	beq.n	80149a6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014926:	4b25      	ldr	r3, [pc, #148]	; (80149bc <tcp_fasttmr+0xbc>)
 8014928:	781a      	ldrb	r2, [r3, #0]
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	8b5b      	ldrh	r3, [r3, #26]
 8014932:	f003 0301 	and.w	r3, r3, #1
 8014936:	2b00      	cmp	r3, #0
 8014938:	d010      	beq.n	801495c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	8b5b      	ldrh	r3, [r3, #26]
 801493e:	f043 0302 	orr.w	r3, r3, #2
 8014942:	b29a      	uxth	r2, r3
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014948:	6878      	ldr	r0, [r7, #4]
 801494a:	f003 fff1 	bl	8018930 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	8b5b      	ldrh	r3, [r3, #26]
 8014952:	f023 0303 	bic.w	r3, r3, #3
 8014956:	b29a      	uxth	r2, r3
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	8b5b      	ldrh	r3, [r3, #26]
 8014960:	f003 0308 	and.w	r3, r3, #8
 8014964:	2b00      	cmp	r3, #0
 8014966:	d009      	beq.n	801497c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	8b5b      	ldrh	r3, [r3, #26]
 801496c:	f023 0308 	bic.w	r3, r3, #8
 8014970:	b29a      	uxth	r2, r3
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014976:	6878      	ldr	r0, [r7, #4]
 8014978:	f7ff f874 	bl	8013a64 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	68db      	ldr	r3, [r3, #12]
 8014980:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014986:	2b00      	cmp	r3, #0
 8014988:	d00a      	beq.n	80149a0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801498a:	4b0e      	ldr	r3, [pc, #56]	; (80149c4 <tcp_fasttmr+0xc4>)
 801498c:	2200      	movs	r2, #0
 801498e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8014990:	6878      	ldr	r0, [r7, #4]
 8014992:	f000 f819 	bl	80149c8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014996:	4b0b      	ldr	r3, [pc, #44]	; (80149c4 <tcp_fasttmr+0xc4>)
 8014998:	781b      	ldrb	r3, [r3, #0]
 801499a:	2b00      	cmp	r3, #0
 801499c:	d000      	beq.n	80149a0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801499e:	e7b8      	b.n	8014912 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80149a0:	683b      	ldr	r3, [r7, #0]
 80149a2:	607b      	str	r3, [r7, #4]
 80149a4:	e002      	b.n	80149ac <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	68db      	ldr	r3, [r3, #12]
 80149aa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d1b3      	bne.n	801491a <tcp_fasttmr+0x1a>
    }
  }
}
 80149b2:	bf00      	nop
 80149b4:	bf00      	nop
 80149b6:	3708      	adds	r7, #8
 80149b8:	46bd      	mov	sp, r7
 80149ba:	bd80      	pop	{r7, pc}
 80149bc:	2000afaa 	.word	0x2000afaa
 80149c0:	200139f4 	.word	0x200139f4
 80149c4:	200139f0 	.word	0x200139f0

080149c8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80149c8:	b590      	push	{r4, r7, lr}
 80149ca:	b085      	sub	sp, #20
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d109      	bne.n	80149ea <tcp_process_refused_data+0x22>
 80149d6:	4b37      	ldr	r3, [pc, #220]	; (8014ab4 <tcp_process_refused_data+0xec>)
 80149d8:	f240 6209 	movw	r2, #1545	; 0x609
 80149dc:	4936      	ldr	r1, [pc, #216]	; (8014ab8 <tcp_process_refused_data+0xf0>)
 80149de:	4837      	ldr	r0, [pc, #220]	; (8014abc <tcp_process_refused_data+0xf4>)
 80149e0:	f00b f95a 	bl	801fc98 <iprintf>
 80149e4:	f06f 030f 	mvn.w	r3, #15
 80149e8:	e060      	b.n	8014aac <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80149ee:	7b5b      	ldrb	r3, [r3, #13]
 80149f0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80149f6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	2200      	movs	r2, #0
 80149fc:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d00b      	beq.n	8014a20 <tcp_process_refused_data+0x58>
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	6918      	ldr	r0, [r3, #16]
 8014a12:	2300      	movs	r3, #0
 8014a14:	68ba      	ldr	r2, [r7, #8]
 8014a16:	6879      	ldr	r1, [r7, #4]
 8014a18:	47a0      	blx	r4
 8014a1a:	4603      	mov	r3, r0
 8014a1c:	73fb      	strb	r3, [r7, #15]
 8014a1e:	e007      	b.n	8014a30 <tcp_process_refused_data+0x68>
 8014a20:	2300      	movs	r3, #0
 8014a22:	68ba      	ldr	r2, [r7, #8]
 8014a24:	6879      	ldr	r1, [r7, #4]
 8014a26:	2000      	movs	r0, #0
 8014a28:	f000 f8a4 	bl	8014b74 <tcp_recv_null>
 8014a2c:	4603      	mov	r3, r0
 8014a2e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014a30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	d12a      	bne.n	8014a8e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014a38:	7bbb      	ldrb	r3, [r7, #14]
 8014a3a:	f003 0320 	and.w	r3, r3, #32
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d033      	beq.n	8014aaa <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014a46:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014a4a:	d005      	beq.n	8014a58 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014a50:	3301      	adds	r3, #1
 8014a52:	b29a      	uxth	r2, r3
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d00b      	beq.n	8014a7a <tcp_process_refused_data+0xb2>
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	6918      	ldr	r0, [r3, #16]
 8014a6c:	2300      	movs	r3, #0
 8014a6e:	2200      	movs	r2, #0
 8014a70:	6879      	ldr	r1, [r7, #4]
 8014a72:	47a0      	blx	r4
 8014a74:	4603      	mov	r3, r0
 8014a76:	73fb      	strb	r3, [r7, #15]
 8014a78:	e001      	b.n	8014a7e <tcp_process_refused_data+0xb6>
 8014a7a:	2300      	movs	r3, #0
 8014a7c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8014a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a82:	f113 0f0d 	cmn.w	r3, #13
 8014a86:	d110      	bne.n	8014aaa <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014a88:	f06f 030c 	mvn.w	r3, #12
 8014a8c:	e00e      	b.n	8014aac <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8014a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a92:	f113 0f0d 	cmn.w	r3, #13
 8014a96:	d102      	bne.n	8014a9e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014a98:	f06f 030c 	mvn.w	r3, #12
 8014a9c:	e006      	b.n	8014aac <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	68ba      	ldr	r2, [r7, #8]
 8014aa2:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8014aa4:	f06f 0304 	mvn.w	r3, #4
 8014aa8:	e000      	b.n	8014aac <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014aaa:	2300      	movs	r3, #0
}
 8014aac:	4618      	mov	r0, r3
 8014aae:	3714      	adds	r7, #20
 8014ab0:	46bd      	mov	sp, r7
 8014ab2:	bd90      	pop	{r4, r7, pc}
 8014ab4:	08022650 	.word	0x08022650
 8014ab8:	08022b60 	.word	0x08022b60
 8014abc:	08022694 	.word	0x08022694

08014ac0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8014ac0:	b580      	push	{r7, lr}
 8014ac2:	b084      	sub	sp, #16
 8014ac4:	af00      	add	r7, sp, #0
 8014ac6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8014ac8:	e007      	b.n	8014ada <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	681b      	ldr	r3, [r3, #0]
 8014ace:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014ad0:	6878      	ldr	r0, [r7, #4]
 8014ad2:	f000 f80a 	bl	8014aea <tcp_seg_free>
    seg = next;
 8014ad6:	68fb      	ldr	r3, [r7, #12]
 8014ad8:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d1f4      	bne.n	8014aca <tcp_segs_free+0xa>
  }
}
 8014ae0:	bf00      	nop
 8014ae2:	bf00      	nop
 8014ae4:	3710      	adds	r7, #16
 8014ae6:	46bd      	mov	sp, r7
 8014ae8:	bd80      	pop	{r7, pc}

08014aea <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014aea:	b580      	push	{r7, lr}
 8014aec:	b082      	sub	sp, #8
 8014aee:	af00      	add	r7, sp, #0
 8014af0:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d00c      	beq.n	8014b12 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	685b      	ldr	r3, [r3, #4]
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d004      	beq.n	8014b0a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	685b      	ldr	r3, [r3, #4]
 8014b04:	4618      	mov	r0, r3
 8014b06:	f7fe fb5d 	bl	80131c4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014b0a:	6879      	ldr	r1, [r7, #4]
 8014b0c:	2003      	movs	r0, #3
 8014b0e:	f7fd fca9 	bl	8012464 <memp_free>
  }
}
 8014b12:	bf00      	nop
 8014b14:	3708      	adds	r7, #8
 8014b16:	46bd      	mov	sp, r7
 8014b18:	bd80      	pop	{r7, pc}
	...

08014b1c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b084      	sub	sp, #16
 8014b20:	af00      	add	r7, sp, #0
 8014b22:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d106      	bne.n	8014b38 <tcp_seg_copy+0x1c>
 8014b2a:	4b0f      	ldr	r3, [pc, #60]	; (8014b68 <tcp_seg_copy+0x4c>)
 8014b2c:	f240 6282 	movw	r2, #1666	; 0x682
 8014b30:	490e      	ldr	r1, [pc, #56]	; (8014b6c <tcp_seg_copy+0x50>)
 8014b32:	480f      	ldr	r0, [pc, #60]	; (8014b70 <tcp_seg_copy+0x54>)
 8014b34:	f00b f8b0 	bl	801fc98 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014b38:	2003      	movs	r0, #3
 8014b3a:	f7fd fc41 	bl	80123c0 <memp_malloc>
 8014b3e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d101      	bne.n	8014b4a <tcp_seg_copy+0x2e>
    return NULL;
 8014b46:	2300      	movs	r3, #0
 8014b48:	e00a      	b.n	8014b60 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014b4a:	2210      	movs	r2, #16
 8014b4c:	6879      	ldr	r1, [r7, #4]
 8014b4e:	68f8      	ldr	r0, [r7, #12]
 8014b50:	f00b f831 	bl	801fbb6 <memcpy>
  pbuf_ref(cseg->p);
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	685b      	ldr	r3, [r3, #4]
 8014b58:	4618      	mov	r0, r3
 8014b5a:	f7fe fbd9 	bl	8013310 <pbuf_ref>
  return cseg;
 8014b5e:	68fb      	ldr	r3, [r7, #12]
}
 8014b60:	4618      	mov	r0, r3
 8014b62:	3710      	adds	r7, #16
 8014b64:	46bd      	mov	sp, r7
 8014b66:	bd80      	pop	{r7, pc}
 8014b68:	08022650 	.word	0x08022650
 8014b6c:	08022ba4 	.word	0x08022ba4
 8014b70:	08022694 	.word	0x08022694

08014b74 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014b74:	b580      	push	{r7, lr}
 8014b76:	b084      	sub	sp, #16
 8014b78:	af00      	add	r7, sp, #0
 8014b7a:	60f8      	str	r0, [r7, #12]
 8014b7c:	60b9      	str	r1, [r7, #8]
 8014b7e:	607a      	str	r2, [r7, #4]
 8014b80:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d109      	bne.n	8014b9c <tcp_recv_null+0x28>
 8014b88:	4b12      	ldr	r3, [pc, #72]	; (8014bd4 <tcp_recv_null+0x60>)
 8014b8a:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8014b8e:	4912      	ldr	r1, [pc, #72]	; (8014bd8 <tcp_recv_null+0x64>)
 8014b90:	4812      	ldr	r0, [pc, #72]	; (8014bdc <tcp_recv_null+0x68>)
 8014b92:	f00b f881 	bl	801fc98 <iprintf>
 8014b96:	f06f 030f 	mvn.w	r3, #15
 8014b9a:	e016      	b.n	8014bca <tcp_recv_null+0x56>

  if (p != NULL) {
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d009      	beq.n	8014bb6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	891b      	ldrh	r3, [r3, #8]
 8014ba6:	4619      	mov	r1, r3
 8014ba8:	68b8      	ldr	r0, [r7, #8]
 8014baa:	f7ff fad3 	bl	8014154 <tcp_recved>
    pbuf_free(p);
 8014bae:	6878      	ldr	r0, [r7, #4]
 8014bb0:	f7fe fb08 	bl	80131c4 <pbuf_free>
 8014bb4:	e008      	b.n	8014bc8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8014bb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d104      	bne.n	8014bc8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8014bbe:	68b8      	ldr	r0, [r7, #8]
 8014bc0:	f7fe ffba 	bl	8013b38 <tcp_close>
 8014bc4:	4603      	mov	r3, r0
 8014bc6:	e000      	b.n	8014bca <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8014bc8:	2300      	movs	r3, #0
}
 8014bca:	4618      	mov	r0, r3
 8014bcc:	3710      	adds	r7, #16
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	bd80      	pop	{r7, pc}
 8014bd2:	bf00      	nop
 8014bd4:	08022650 	.word	0x08022650
 8014bd8:	08022bc0 	.word	0x08022bc0
 8014bdc:	08022694 	.word	0x08022694

08014be0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b086      	sub	sp, #24
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	4603      	mov	r3, r0
 8014be8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8014bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	db01      	blt.n	8014bf6 <tcp_kill_prio+0x16>
 8014bf2:	79fb      	ldrb	r3, [r7, #7]
 8014bf4:	e000      	b.n	8014bf8 <tcp_kill_prio+0x18>
 8014bf6:	237f      	movs	r3, #127	; 0x7f
 8014bf8:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8014bfa:	7afb      	ldrb	r3, [r7, #11]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d034      	beq.n	8014c6a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014c00:	7afb      	ldrb	r3, [r7, #11]
 8014c02:	3b01      	subs	r3, #1
 8014c04:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014c06:	2300      	movs	r3, #0
 8014c08:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c0e:	4b19      	ldr	r3, [pc, #100]	; (8014c74 <tcp_kill_prio+0x94>)
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	617b      	str	r3, [r7, #20]
 8014c14:	e01f      	b.n	8014c56 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014c16:	697b      	ldr	r3, [r7, #20]
 8014c18:	7d5b      	ldrb	r3, [r3, #21]
 8014c1a:	7afa      	ldrb	r2, [r7, #11]
 8014c1c:	429a      	cmp	r2, r3
 8014c1e:	d80c      	bhi.n	8014c3a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014c20:	697b      	ldr	r3, [r7, #20]
 8014c22:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014c24:	7afa      	ldrb	r2, [r7, #11]
 8014c26:	429a      	cmp	r2, r3
 8014c28:	d112      	bne.n	8014c50 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014c2a:	4b13      	ldr	r3, [pc, #76]	; (8014c78 <tcp_kill_prio+0x98>)
 8014c2c:	681a      	ldr	r2, [r3, #0]
 8014c2e:	697b      	ldr	r3, [r7, #20]
 8014c30:	6a1b      	ldr	r3, [r3, #32]
 8014c32:	1ad3      	subs	r3, r2, r3
 8014c34:	68fa      	ldr	r2, [r7, #12]
 8014c36:	429a      	cmp	r2, r3
 8014c38:	d80a      	bhi.n	8014c50 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8014c3a:	4b0f      	ldr	r3, [pc, #60]	; (8014c78 <tcp_kill_prio+0x98>)
 8014c3c:	681a      	ldr	r2, [r3, #0]
 8014c3e:	697b      	ldr	r3, [r7, #20]
 8014c40:	6a1b      	ldr	r3, [r3, #32]
 8014c42:	1ad3      	subs	r3, r2, r3
 8014c44:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014c46:	697b      	ldr	r3, [r7, #20]
 8014c48:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8014c4a:	697b      	ldr	r3, [r7, #20]
 8014c4c:	7d5b      	ldrb	r3, [r3, #21]
 8014c4e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c50:	697b      	ldr	r3, [r7, #20]
 8014c52:	68db      	ldr	r3, [r3, #12]
 8014c54:	617b      	str	r3, [r7, #20]
 8014c56:	697b      	ldr	r3, [r7, #20]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d1dc      	bne.n	8014c16 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8014c5c:	693b      	ldr	r3, [r7, #16]
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d004      	beq.n	8014c6c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014c62:	6938      	ldr	r0, [r7, #16]
 8014c64:	f7ff f8ae 	bl	8013dc4 <tcp_abort>
 8014c68:	e000      	b.n	8014c6c <tcp_kill_prio+0x8c>
    return;
 8014c6a:	bf00      	nop
  }
}
 8014c6c:	3718      	adds	r7, #24
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	bd80      	pop	{r7, pc}
 8014c72:	bf00      	nop
 8014c74:	200139f4 	.word	0x200139f4
 8014c78:	200139f8 	.word	0x200139f8

08014c7c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8014c7c:	b580      	push	{r7, lr}
 8014c7e:	b086      	sub	sp, #24
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	4603      	mov	r3, r0
 8014c84:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8014c86:	79fb      	ldrb	r3, [r7, #7]
 8014c88:	2b08      	cmp	r3, #8
 8014c8a:	d009      	beq.n	8014ca0 <tcp_kill_state+0x24>
 8014c8c:	79fb      	ldrb	r3, [r7, #7]
 8014c8e:	2b09      	cmp	r3, #9
 8014c90:	d006      	beq.n	8014ca0 <tcp_kill_state+0x24>
 8014c92:	4b1a      	ldr	r3, [pc, #104]	; (8014cfc <tcp_kill_state+0x80>)
 8014c94:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8014c98:	4919      	ldr	r1, [pc, #100]	; (8014d00 <tcp_kill_state+0x84>)
 8014c9a:	481a      	ldr	r0, [pc, #104]	; (8014d04 <tcp_kill_state+0x88>)
 8014c9c:	f00a fffc 	bl	801fc98 <iprintf>

  inactivity = 0;
 8014ca0:	2300      	movs	r3, #0
 8014ca2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014ca4:	2300      	movs	r3, #0
 8014ca6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014ca8:	4b17      	ldr	r3, [pc, #92]	; (8014d08 <tcp_kill_state+0x8c>)
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	617b      	str	r3, [r7, #20]
 8014cae:	e017      	b.n	8014ce0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8014cb0:	697b      	ldr	r3, [r7, #20]
 8014cb2:	7d1b      	ldrb	r3, [r3, #20]
 8014cb4:	79fa      	ldrb	r2, [r7, #7]
 8014cb6:	429a      	cmp	r2, r3
 8014cb8:	d10f      	bne.n	8014cda <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014cba:	4b14      	ldr	r3, [pc, #80]	; (8014d0c <tcp_kill_state+0x90>)
 8014cbc:	681a      	ldr	r2, [r3, #0]
 8014cbe:	697b      	ldr	r3, [r7, #20]
 8014cc0:	6a1b      	ldr	r3, [r3, #32]
 8014cc2:	1ad3      	subs	r3, r2, r3
 8014cc4:	68fa      	ldr	r2, [r7, #12]
 8014cc6:	429a      	cmp	r2, r3
 8014cc8:	d807      	bhi.n	8014cda <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8014cca:	4b10      	ldr	r3, [pc, #64]	; (8014d0c <tcp_kill_state+0x90>)
 8014ccc:	681a      	ldr	r2, [r3, #0]
 8014cce:	697b      	ldr	r3, [r7, #20]
 8014cd0:	6a1b      	ldr	r3, [r3, #32]
 8014cd2:	1ad3      	subs	r3, r2, r3
 8014cd4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8014cd6:	697b      	ldr	r3, [r7, #20]
 8014cd8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014cda:	697b      	ldr	r3, [r7, #20]
 8014cdc:	68db      	ldr	r3, [r3, #12]
 8014cde:	617b      	str	r3, [r7, #20]
 8014ce0:	697b      	ldr	r3, [r7, #20]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d1e4      	bne.n	8014cb0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8014ce6:	693b      	ldr	r3, [r7, #16]
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d003      	beq.n	8014cf4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8014cec:	2100      	movs	r1, #0
 8014cee:	6938      	ldr	r0, [r7, #16]
 8014cf0:	f7fe ffaa 	bl	8013c48 <tcp_abandon>
  }
}
 8014cf4:	bf00      	nop
 8014cf6:	3718      	adds	r7, #24
 8014cf8:	46bd      	mov	sp, r7
 8014cfa:	bd80      	pop	{r7, pc}
 8014cfc:	08022650 	.word	0x08022650
 8014d00:	08022bdc 	.word	0x08022bdc
 8014d04:	08022694 	.word	0x08022694
 8014d08:	200139f4 	.word	0x200139f4
 8014d0c:	200139f8 	.word	0x200139f8

08014d10 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b084      	sub	sp, #16
 8014d14:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014d16:	2300      	movs	r3, #0
 8014d18:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014d1e:	4b12      	ldr	r3, [pc, #72]	; (8014d68 <tcp_kill_timewait+0x58>)
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	60fb      	str	r3, [r7, #12]
 8014d24:	e012      	b.n	8014d4c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014d26:	4b11      	ldr	r3, [pc, #68]	; (8014d6c <tcp_kill_timewait+0x5c>)
 8014d28:	681a      	ldr	r2, [r3, #0]
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	6a1b      	ldr	r3, [r3, #32]
 8014d2e:	1ad3      	subs	r3, r2, r3
 8014d30:	687a      	ldr	r2, [r7, #4]
 8014d32:	429a      	cmp	r2, r3
 8014d34:	d807      	bhi.n	8014d46 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014d36:	4b0d      	ldr	r3, [pc, #52]	; (8014d6c <tcp_kill_timewait+0x5c>)
 8014d38:	681a      	ldr	r2, [r3, #0]
 8014d3a:	68fb      	ldr	r3, [r7, #12]
 8014d3c:	6a1b      	ldr	r3, [r3, #32]
 8014d3e:	1ad3      	subs	r3, r2, r3
 8014d40:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	68db      	ldr	r3, [r3, #12]
 8014d4a:	60fb      	str	r3, [r7, #12]
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d1e9      	bne.n	8014d26 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014d52:	68bb      	ldr	r3, [r7, #8]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d002      	beq.n	8014d5e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014d58:	68b8      	ldr	r0, [r7, #8]
 8014d5a:	f7ff f833 	bl	8013dc4 <tcp_abort>
  }
}
 8014d5e:	bf00      	nop
 8014d60:	3710      	adds	r7, #16
 8014d62:	46bd      	mov	sp, r7
 8014d64:	bd80      	pop	{r7, pc}
 8014d66:	bf00      	nop
 8014d68:	20013a04 	.word	0x20013a04
 8014d6c:	200139f8 	.word	0x200139f8

08014d70 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8014d70:	b580      	push	{r7, lr}
 8014d72:	b082      	sub	sp, #8
 8014d74:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8014d76:	4b10      	ldr	r3, [pc, #64]	; (8014db8 <tcp_handle_closepend+0x48>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014d7c:	e014      	b.n	8014da8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	68db      	ldr	r3, [r3, #12]
 8014d82:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	8b5b      	ldrh	r3, [r3, #26]
 8014d88:	f003 0308 	and.w	r3, r3, #8
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d009      	beq.n	8014da4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	8b5b      	ldrh	r3, [r3, #26]
 8014d94:	f023 0308 	bic.w	r3, r3, #8
 8014d98:	b29a      	uxth	r2, r3
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8014d9e:	6878      	ldr	r0, [r7, #4]
 8014da0:	f7fe fe60 	bl	8013a64 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8014da4:	683b      	ldr	r3, [r7, #0]
 8014da6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d1e7      	bne.n	8014d7e <tcp_handle_closepend+0xe>
  }
}
 8014dae:	bf00      	nop
 8014db0:	bf00      	nop
 8014db2:	3708      	adds	r7, #8
 8014db4:	46bd      	mov	sp, r7
 8014db6:	bd80      	pop	{r7, pc}
 8014db8:	200139f4 	.word	0x200139f4

08014dbc <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8014dbc:	b580      	push	{r7, lr}
 8014dbe:	b084      	sub	sp, #16
 8014dc0:	af00      	add	r7, sp, #0
 8014dc2:	4603      	mov	r3, r0
 8014dc4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014dc6:	2001      	movs	r0, #1
 8014dc8:	f7fd fafa 	bl	80123c0 <memp_malloc>
 8014dcc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d126      	bne.n	8014e22 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8014dd4:	f7ff ffcc 	bl	8014d70 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8014dd8:	f7ff ff9a 	bl	8014d10 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014ddc:	2001      	movs	r0, #1
 8014dde:	f7fd faef 	bl	80123c0 <memp_malloc>
 8014de2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8014de4:	68fb      	ldr	r3, [r7, #12]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d11b      	bne.n	8014e22 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8014dea:	2009      	movs	r0, #9
 8014dec:	f7ff ff46 	bl	8014c7c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014df0:	2001      	movs	r0, #1
 8014df2:	f7fd fae5 	bl	80123c0 <memp_malloc>
 8014df6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014df8:	68fb      	ldr	r3, [r7, #12]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d111      	bne.n	8014e22 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8014dfe:	2008      	movs	r0, #8
 8014e00:	f7ff ff3c 	bl	8014c7c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014e04:	2001      	movs	r0, #1
 8014e06:	f7fd fadb 	bl	80123c0 <memp_malloc>
 8014e0a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8014e0c:	68fb      	ldr	r3, [r7, #12]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d107      	bne.n	8014e22 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014e12:	79fb      	ldrb	r3, [r7, #7]
 8014e14:	4618      	mov	r0, r3
 8014e16:	f7ff fee3 	bl	8014be0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014e1a:	2001      	movs	r0, #1
 8014e1c:	f7fd fad0 	bl	80123c0 <memp_malloc>
 8014e20:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d03f      	beq.n	8014ea8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014e28:	229c      	movs	r2, #156	; 0x9c
 8014e2a:	2100      	movs	r1, #0
 8014e2c:	68f8      	ldr	r0, [r7, #12]
 8014e2e:	f00a fed0 	bl	801fbd2 <memset>
    pcb->prio = prio;
 8014e32:	68fb      	ldr	r3, [r7, #12]
 8014e34:	79fa      	ldrb	r2, [r7, #7]
 8014e36:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8014e3e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014e42:	68fb      	ldr	r3, [r7, #12]
 8014e44:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8014e48:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014e4a:	68fb      	ldr	r3, [r7, #12]
 8014e4c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	22ff      	movs	r2, #255	; 0xff
 8014e56:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014e5e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	2206      	movs	r2, #6
 8014e64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	2206      	movs	r2, #6
 8014e6c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014e74:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	2201      	movs	r2, #1
 8014e7a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8014e7e:	4b0d      	ldr	r3, [pc, #52]	; (8014eb4 <tcp_alloc+0xf8>)
 8014e80:	681a      	ldr	r2, [r3, #0]
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8014e86:	4b0c      	ldr	r3, [pc, #48]	; (8014eb8 <tcp_alloc+0xfc>)
 8014e88:	781a      	ldrb	r2, [r3, #0]
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8014e94:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	4a08      	ldr	r2, [pc, #32]	; (8014ebc <tcp_alloc+0x100>)
 8014e9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	4a07      	ldr	r2, [pc, #28]	; (8014ec0 <tcp_alloc+0x104>)
 8014ea4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8014ea8:	68fb      	ldr	r3, [r7, #12]
}
 8014eaa:	4618      	mov	r0, r3
 8014eac:	3710      	adds	r7, #16
 8014eae:	46bd      	mov	sp, r7
 8014eb0:	bd80      	pop	{r7, pc}
 8014eb2:	bf00      	nop
 8014eb4:	200139f8 	.word	0x200139f8
 8014eb8:	2000afaa 	.word	0x2000afaa
 8014ebc:	08014b75 	.word	0x08014b75
 8014ec0:	006ddd00 	.word	0x006ddd00

08014ec4 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b084      	sub	sp, #16
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	4603      	mov	r3, r0
 8014ecc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8014ece:	2040      	movs	r0, #64	; 0x40
 8014ed0:	f7ff ff74 	bl	8014dbc <tcp_alloc>
 8014ed4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8014ed6:	68fb      	ldr	r3, [r7, #12]
}
 8014ed8:	4618      	mov	r0, r3
 8014eda:	3710      	adds	r7, #16
 8014edc:	46bd      	mov	sp, r7
 8014ede:	bd80      	pop	{r7, pc}

08014ee0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8014ee0:	b480      	push	{r7}
 8014ee2:	b083      	sub	sp, #12
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	6078      	str	r0, [r7, #4]
 8014ee8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d002      	beq.n	8014ef6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	683a      	ldr	r2, [r7, #0]
 8014ef4:	611a      	str	r2, [r3, #16]
  }
}
 8014ef6:	bf00      	nop
 8014ef8:	370c      	adds	r7, #12
 8014efa:	46bd      	mov	sp, r7
 8014efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f00:	4770      	bx	lr
	...

08014f04 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8014f04:	b580      	push	{r7, lr}
 8014f06:	b082      	sub	sp, #8
 8014f08:	af00      	add	r7, sp, #0
 8014f0a:	6078      	str	r0, [r7, #4]
 8014f0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d00e      	beq.n	8014f32 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	7d1b      	ldrb	r3, [r3, #20]
 8014f18:	2b01      	cmp	r3, #1
 8014f1a:	d106      	bne.n	8014f2a <tcp_recv+0x26>
 8014f1c:	4b07      	ldr	r3, [pc, #28]	; (8014f3c <tcp_recv+0x38>)
 8014f1e:	f240 72df 	movw	r2, #2015	; 0x7df
 8014f22:	4907      	ldr	r1, [pc, #28]	; (8014f40 <tcp_recv+0x3c>)
 8014f24:	4807      	ldr	r0, [pc, #28]	; (8014f44 <tcp_recv+0x40>)
 8014f26:	f00a feb7 	bl	801fc98 <iprintf>
    pcb->recv = recv;
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	683a      	ldr	r2, [r7, #0]
 8014f2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8014f32:	bf00      	nop
 8014f34:	3708      	adds	r7, #8
 8014f36:	46bd      	mov	sp, r7
 8014f38:	bd80      	pop	{r7, pc}
 8014f3a:	bf00      	nop
 8014f3c:	08022650 	.word	0x08022650
 8014f40:	08022bec 	.word	0x08022bec
 8014f44:	08022694 	.word	0x08022694

08014f48 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8014f48:	b580      	push	{r7, lr}
 8014f4a:	b082      	sub	sp, #8
 8014f4c:	af00      	add	r7, sp, #0
 8014f4e:	6078      	str	r0, [r7, #4]
 8014f50:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d00e      	beq.n	8014f76 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	7d1b      	ldrb	r3, [r3, #20]
 8014f5c:	2b01      	cmp	r3, #1
 8014f5e:	d106      	bne.n	8014f6e <tcp_sent+0x26>
 8014f60:	4b07      	ldr	r3, [pc, #28]	; (8014f80 <tcp_sent+0x38>)
 8014f62:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8014f66:	4907      	ldr	r1, [pc, #28]	; (8014f84 <tcp_sent+0x3c>)
 8014f68:	4807      	ldr	r0, [pc, #28]	; (8014f88 <tcp_sent+0x40>)
 8014f6a:	f00a fe95 	bl	801fc98 <iprintf>
    pcb->sent = sent;
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	683a      	ldr	r2, [r7, #0]
 8014f72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8014f76:	bf00      	nop
 8014f78:	3708      	adds	r7, #8
 8014f7a:	46bd      	mov	sp, r7
 8014f7c:	bd80      	pop	{r7, pc}
 8014f7e:	bf00      	nop
 8014f80:	08022650 	.word	0x08022650
 8014f84:	08022c14 	.word	0x08022c14
 8014f88:	08022694 	.word	0x08022694

08014f8c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8014f8c:	b580      	push	{r7, lr}
 8014f8e:	b082      	sub	sp, #8
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	6078      	str	r0, [r7, #4]
 8014f94:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d00e      	beq.n	8014fba <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	7d1b      	ldrb	r3, [r3, #20]
 8014fa0:	2b01      	cmp	r3, #1
 8014fa2:	d106      	bne.n	8014fb2 <tcp_err+0x26>
 8014fa4:	4b07      	ldr	r3, [pc, #28]	; (8014fc4 <tcp_err+0x38>)
 8014fa6:	f640 020d 	movw	r2, #2061	; 0x80d
 8014faa:	4907      	ldr	r1, [pc, #28]	; (8014fc8 <tcp_err+0x3c>)
 8014fac:	4807      	ldr	r0, [pc, #28]	; (8014fcc <tcp_err+0x40>)
 8014fae:	f00a fe73 	bl	801fc98 <iprintf>
    pcb->errf = err;
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	683a      	ldr	r2, [r7, #0]
 8014fb6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8014fba:	bf00      	nop
 8014fbc:	3708      	adds	r7, #8
 8014fbe:	46bd      	mov	sp, r7
 8014fc0:	bd80      	pop	{r7, pc}
 8014fc2:	bf00      	nop
 8014fc4:	08022650 	.word	0x08022650
 8014fc8:	08022c3c 	.word	0x08022c3c
 8014fcc:	08022694 	.word	0x08022694

08014fd0 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8014fd0:	b480      	push	{r7}
 8014fd2:	b085      	sub	sp, #20
 8014fd4:	af00      	add	r7, sp, #0
 8014fd6:	6078      	str	r0, [r7, #4]
 8014fd8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d008      	beq.n	8014ff2 <tcp_accept+0x22>
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	7d1b      	ldrb	r3, [r3, #20]
 8014fe4:	2b01      	cmp	r3, #1
 8014fe6:	d104      	bne.n	8014ff2 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	683a      	ldr	r2, [r7, #0]
 8014ff0:	619a      	str	r2, [r3, #24]
  }
}
 8014ff2:	bf00      	nop
 8014ff4:	3714      	adds	r7, #20
 8014ff6:	46bd      	mov	sp, r7
 8014ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ffc:	4770      	bx	lr
	...

08015000 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8015000:	b580      	push	{r7, lr}
 8015002:	b084      	sub	sp, #16
 8015004:	af00      	add	r7, sp, #0
 8015006:	60f8      	str	r0, [r7, #12]
 8015008:	60b9      	str	r1, [r7, #8]
 801500a:	4613      	mov	r3, r2
 801500c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d107      	bne.n	8015024 <tcp_poll+0x24>
 8015014:	4b0e      	ldr	r3, [pc, #56]	; (8015050 <tcp_poll+0x50>)
 8015016:	f640 023d 	movw	r2, #2109	; 0x83d
 801501a:	490e      	ldr	r1, [pc, #56]	; (8015054 <tcp_poll+0x54>)
 801501c:	480e      	ldr	r0, [pc, #56]	; (8015058 <tcp_poll+0x58>)
 801501e:	f00a fe3b 	bl	801fc98 <iprintf>
 8015022:	e011      	b.n	8015048 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015024:	68fb      	ldr	r3, [r7, #12]
 8015026:	7d1b      	ldrb	r3, [r3, #20]
 8015028:	2b01      	cmp	r3, #1
 801502a:	d106      	bne.n	801503a <tcp_poll+0x3a>
 801502c:	4b08      	ldr	r3, [pc, #32]	; (8015050 <tcp_poll+0x50>)
 801502e:	f640 023e 	movw	r2, #2110	; 0x83e
 8015032:	490a      	ldr	r1, [pc, #40]	; (801505c <tcp_poll+0x5c>)
 8015034:	4808      	ldr	r0, [pc, #32]	; (8015058 <tcp_poll+0x58>)
 8015036:	f00a fe2f 	bl	801fc98 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801503a:	68fb      	ldr	r3, [r7, #12]
 801503c:	68ba      	ldr	r2, [r7, #8]
 801503e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	79fa      	ldrb	r2, [r7, #7]
 8015046:	775a      	strb	r2, [r3, #29]
}
 8015048:	3710      	adds	r7, #16
 801504a:	46bd      	mov	sp, r7
 801504c:	bd80      	pop	{r7, pc}
 801504e:	bf00      	nop
 8015050:	08022650 	.word	0x08022650
 8015054:	08022c64 	.word	0x08022c64
 8015058:	08022694 	.word	0x08022694
 801505c:	08022c7c 	.word	0x08022c7c

08015060 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015060:	b580      	push	{r7, lr}
 8015062:	b082      	sub	sp, #8
 8015064:	af00      	add	r7, sp, #0
 8015066:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d107      	bne.n	801507e <tcp_pcb_purge+0x1e>
 801506e:	4b21      	ldr	r3, [pc, #132]	; (80150f4 <tcp_pcb_purge+0x94>)
 8015070:	f640 0251 	movw	r2, #2129	; 0x851
 8015074:	4920      	ldr	r1, [pc, #128]	; (80150f8 <tcp_pcb_purge+0x98>)
 8015076:	4821      	ldr	r0, [pc, #132]	; (80150fc <tcp_pcb_purge+0x9c>)
 8015078:	f00a fe0e 	bl	801fc98 <iprintf>
 801507c:	e037      	b.n	80150ee <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	7d1b      	ldrb	r3, [r3, #20]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d033      	beq.n	80150ee <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801508a:	2b0a      	cmp	r3, #10
 801508c:	d02f      	beq.n	80150ee <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8015092:	2b01      	cmp	r3, #1
 8015094:	d02b      	beq.n	80150ee <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801509a:	2b00      	cmp	r3, #0
 801509c:	d007      	beq.n	80150ae <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80150a2:	4618      	mov	r0, r3
 80150a4:	f7fe f88e 	bl	80131c4 <pbuf_free>
      pcb->refused_data = NULL;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	2200      	movs	r2, #0
 80150ac:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d002      	beq.n	80150bc <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80150b6:	6878      	ldr	r0, [r7, #4]
 80150b8:	f000 f986 	bl	80153c8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80150c2:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150c8:	4618      	mov	r0, r3
 80150ca:	f7ff fcf9 	bl	8014ac0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150d2:	4618      	mov	r0, r3
 80150d4:	f7ff fcf4 	bl	8014ac0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	2200      	movs	r2, #0
 80150dc:	66da      	str	r2, [r3, #108]	; 0x6c
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	2200      	movs	r2, #0
 80150ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80150ee:	3708      	adds	r7, #8
 80150f0:	46bd      	mov	sp, r7
 80150f2:	bd80      	pop	{r7, pc}
 80150f4:	08022650 	.word	0x08022650
 80150f8:	08022c9c 	.word	0x08022c9c
 80150fc:	08022694 	.word	0x08022694

08015100 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015100:	b580      	push	{r7, lr}
 8015102:	b084      	sub	sp, #16
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
 8015108:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801510a:	683b      	ldr	r3, [r7, #0]
 801510c:	2b00      	cmp	r3, #0
 801510e:	d106      	bne.n	801511e <tcp_pcb_remove+0x1e>
 8015110:	4b3e      	ldr	r3, [pc, #248]	; (801520c <tcp_pcb_remove+0x10c>)
 8015112:	f640 0283 	movw	r2, #2179	; 0x883
 8015116:	493e      	ldr	r1, [pc, #248]	; (8015210 <tcp_pcb_remove+0x110>)
 8015118:	483e      	ldr	r0, [pc, #248]	; (8015214 <tcp_pcb_remove+0x114>)
 801511a:	f00a fdbd 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	2b00      	cmp	r3, #0
 8015122:	d106      	bne.n	8015132 <tcp_pcb_remove+0x32>
 8015124:	4b39      	ldr	r3, [pc, #228]	; (801520c <tcp_pcb_remove+0x10c>)
 8015126:	f640 0284 	movw	r2, #2180	; 0x884
 801512a:	493b      	ldr	r1, [pc, #236]	; (8015218 <tcp_pcb_remove+0x118>)
 801512c:	4839      	ldr	r0, [pc, #228]	; (8015214 <tcp_pcb_remove+0x114>)
 801512e:	f00a fdb3 	bl	801fc98 <iprintf>

  TCP_RMV(pcblist, pcb);
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	683a      	ldr	r2, [r7, #0]
 8015138:	429a      	cmp	r2, r3
 801513a:	d105      	bne.n	8015148 <tcp_pcb_remove+0x48>
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	68da      	ldr	r2, [r3, #12]
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	601a      	str	r2, [r3, #0]
 8015146:	e013      	b.n	8015170 <tcp_pcb_remove+0x70>
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	60fb      	str	r3, [r7, #12]
 801514e:	e00c      	b.n	801516a <tcp_pcb_remove+0x6a>
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	68db      	ldr	r3, [r3, #12]
 8015154:	683a      	ldr	r2, [r7, #0]
 8015156:	429a      	cmp	r2, r3
 8015158:	d104      	bne.n	8015164 <tcp_pcb_remove+0x64>
 801515a:	683b      	ldr	r3, [r7, #0]
 801515c:	68da      	ldr	r2, [r3, #12]
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	60da      	str	r2, [r3, #12]
 8015162:	e005      	b.n	8015170 <tcp_pcb_remove+0x70>
 8015164:	68fb      	ldr	r3, [r7, #12]
 8015166:	68db      	ldr	r3, [r3, #12]
 8015168:	60fb      	str	r3, [r7, #12]
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d1ef      	bne.n	8015150 <tcp_pcb_remove+0x50>
 8015170:	683b      	ldr	r3, [r7, #0]
 8015172:	2200      	movs	r2, #0
 8015174:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8015176:	6838      	ldr	r0, [r7, #0]
 8015178:	f7ff ff72 	bl	8015060 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 801517c:	683b      	ldr	r3, [r7, #0]
 801517e:	7d1b      	ldrb	r3, [r3, #20]
 8015180:	2b0a      	cmp	r3, #10
 8015182:	d013      	beq.n	80151ac <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015184:	683b      	ldr	r3, [r7, #0]
 8015186:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015188:	2b01      	cmp	r3, #1
 801518a:	d00f      	beq.n	80151ac <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 801518c:	683b      	ldr	r3, [r7, #0]
 801518e:	8b5b      	ldrh	r3, [r3, #26]
 8015190:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015194:	2b00      	cmp	r3, #0
 8015196:	d009      	beq.n	80151ac <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	8b5b      	ldrh	r3, [r3, #26]
 801519c:	f043 0302 	orr.w	r3, r3, #2
 80151a0:	b29a      	uxth	r2, r3
 80151a2:	683b      	ldr	r3, [r7, #0]
 80151a4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80151a6:	6838      	ldr	r0, [r7, #0]
 80151a8:	f003 fbc2 	bl	8018930 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80151ac:	683b      	ldr	r3, [r7, #0]
 80151ae:	7d1b      	ldrb	r3, [r3, #20]
 80151b0:	2b01      	cmp	r3, #1
 80151b2:	d020      	beq.n	80151f6 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80151b4:	683b      	ldr	r3, [r7, #0]
 80151b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d006      	beq.n	80151ca <tcp_pcb_remove+0xca>
 80151bc:	4b13      	ldr	r3, [pc, #76]	; (801520c <tcp_pcb_remove+0x10c>)
 80151be:	f640 0293 	movw	r2, #2195	; 0x893
 80151c2:	4916      	ldr	r1, [pc, #88]	; (801521c <tcp_pcb_remove+0x11c>)
 80151c4:	4813      	ldr	r0, [pc, #76]	; (8015214 <tcp_pcb_remove+0x114>)
 80151c6:	f00a fd67 	bl	801fc98 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80151ca:	683b      	ldr	r3, [r7, #0]
 80151cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	d006      	beq.n	80151e0 <tcp_pcb_remove+0xe0>
 80151d2:	4b0e      	ldr	r3, [pc, #56]	; (801520c <tcp_pcb_remove+0x10c>)
 80151d4:	f640 0294 	movw	r2, #2196	; 0x894
 80151d8:	4911      	ldr	r1, [pc, #68]	; (8015220 <tcp_pcb_remove+0x120>)
 80151da:	480e      	ldr	r0, [pc, #56]	; (8015214 <tcp_pcb_remove+0x114>)
 80151dc:	f00a fd5c 	bl	801fc98 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80151e0:	683b      	ldr	r3, [r7, #0]
 80151e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d006      	beq.n	80151f6 <tcp_pcb_remove+0xf6>
 80151e8:	4b08      	ldr	r3, [pc, #32]	; (801520c <tcp_pcb_remove+0x10c>)
 80151ea:	f640 0296 	movw	r2, #2198	; 0x896
 80151ee:	490d      	ldr	r1, [pc, #52]	; (8015224 <tcp_pcb_remove+0x124>)
 80151f0:	4808      	ldr	r0, [pc, #32]	; (8015214 <tcp_pcb_remove+0x114>)
 80151f2:	f00a fd51 	bl	801fc98 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80151f6:	683b      	ldr	r3, [r7, #0]
 80151f8:	2200      	movs	r2, #0
 80151fa:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80151fc:	683b      	ldr	r3, [r7, #0]
 80151fe:	2200      	movs	r2, #0
 8015200:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8015202:	bf00      	nop
 8015204:	3710      	adds	r7, #16
 8015206:	46bd      	mov	sp, r7
 8015208:	bd80      	pop	{r7, pc}
 801520a:	bf00      	nop
 801520c:	08022650 	.word	0x08022650
 8015210:	08022cb8 	.word	0x08022cb8
 8015214:	08022694 	.word	0x08022694
 8015218:	08022cd4 	.word	0x08022cd4
 801521c:	08022cf4 	.word	0x08022cf4
 8015220:	08022d0c 	.word	0x08022d0c
 8015224:	08022d28 	.word	0x08022d28

08015228 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b082      	sub	sp, #8
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d106      	bne.n	8015244 <tcp_next_iss+0x1c>
 8015236:	4b0a      	ldr	r3, [pc, #40]	; (8015260 <tcp_next_iss+0x38>)
 8015238:	f640 02af 	movw	r2, #2223	; 0x8af
 801523c:	4909      	ldr	r1, [pc, #36]	; (8015264 <tcp_next_iss+0x3c>)
 801523e:	480a      	ldr	r0, [pc, #40]	; (8015268 <tcp_next_iss+0x40>)
 8015240:	f00a fd2a 	bl	801fc98 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015244:	4b09      	ldr	r3, [pc, #36]	; (801526c <tcp_next_iss+0x44>)
 8015246:	681a      	ldr	r2, [r3, #0]
 8015248:	4b09      	ldr	r3, [pc, #36]	; (8015270 <tcp_next_iss+0x48>)
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	4413      	add	r3, r2
 801524e:	4a07      	ldr	r2, [pc, #28]	; (801526c <tcp_next_iss+0x44>)
 8015250:	6013      	str	r3, [r2, #0]
  return iss;
 8015252:	4b06      	ldr	r3, [pc, #24]	; (801526c <tcp_next_iss+0x44>)
 8015254:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015256:	4618      	mov	r0, r3
 8015258:	3708      	adds	r7, #8
 801525a:	46bd      	mov	sp, r7
 801525c:	bd80      	pop	{r7, pc}
 801525e:	bf00      	nop
 8015260:	08022650 	.word	0x08022650
 8015264:	08022d40 	.word	0x08022d40
 8015268:	08022694 	.word	0x08022694
 801526c:	200000e8 	.word	0x200000e8
 8015270:	200139f8 	.word	0x200139f8

08015274 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015274:	b580      	push	{r7, lr}
 8015276:	b086      	sub	sp, #24
 8015278:	af00      	add	r7, sp, #0
 801527a:	4603      	mov	r3, r0
 801527c:	60b9      	str	r1, [r7, #8]
 801527e:	607a      	str	r2, [r7, #4]
 8015280:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2b00      	cmp	r3, #0
 8015286:	d106      	bne.n	8015296 <tcp_eff_send_mss_netif+0x22>
 8015288:	4b14      	ldr	r3, [pc, #80]	; (80152dc <tcp_eff_send_mss_netif+0x68>)
 801528a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801528e:	4914      	ldr	r1, [pc, #80]	; (80152e0 <tcp_eff_send_mss_netif+0x6c>)
 8015290:	4814      	ldr	r0, [pc, #80]	; (80152e4 <tcp_eff_send_mss_netif+0x70>)
 8015292:	f00a fd01 	bl	801fc98 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d101      	bne.n	80152a0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 801529c:	89fb      	ldrh	r3, [r7, #14]
 801529e:	e019      	b.n	80152d4 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80152a0:	68bb      	ldr	r3, [r7, #8]
 80152a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80152a4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80152a6:	8afb      	ldrh	r3, [r7, #22]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d012      	beq.n	80152d2 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80152ac:	2328      	movs	r3, #40	; 0x28
 80152ae:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80152b0:	8afa      	ldrh	r2, [r7, #22]
 80152b2:	8abb      	ldrh	r3, [r7, #20]
 80152b4:	429a      	cmp	r2, r3
 80152b6:	d904      	bls.n	80152c2 <tcp_eff_send_mss_netif+0x4e>
 80152b8:	8afa      	ldrh	r2, [r7, #22]
 80152ba:	8abb      	ldrh	r3, [r7, #20]
 80152bc:	1ad3      	subs	r3, r2, r3
 80152be:	b29b      	uxth	r3, r3
 80152c0:	e000      	b.n	80152c4 <tcp_eff_send_mss_netif+0x50>
 80152c2:	2300      	movs	r3, #0
 80152c4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80152c6:	8a7a      	ldrh	r2, [r7, #18]
 80152c8:	89fb      	ldrh	r3, [r7, #14]
 80152ca:	4293      	cmp	r3, r2
 80152cc:	bf28      	it	cs
 80152ce:	4613      	movcs	r3, r2
 80152d0:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80152d2:	89fb      	ldrh	r3, [r7, #14]
}
 80152d4:	4618      	mov	r0, r3
 80152d6:	3718      	adds	r7, #24
 80152d8:	46bd      	mov	sp, r7
 80152da:	bd80      	pop	{r7, pc}
 80152dc:	08022650 	.word	0x08022650
 80152e0:	08022d5c 	.word	0x08022d5c
 80152e4:	08022694 	.word	0x08022694

080152e8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	b084      	sub	sp, #16
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
 80152f0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80152f2:	683b      	ldr	r3, [r7, #0]
 80152f4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d119      	bne.n	8015330 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80152fc:	4b10      	ldr	r3, [pc, #64]	; (8015340 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80152fe:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8015302:	4910      	ldr	r1, [pc, #64]	; (8015344 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015304:	4810      	ldr	r0, [pc, #64]	; (8015348 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8015306:	f00a fcc7 	bl	801fc98 <iprintf>

  while (pcb != NULL) {
 801530a:	e011      	b.n	8015330 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	681a      	ldr	r2, [r3, #0]
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	681b      	ldr	r3, [r3, #0]
 8015314:	429a      	cmp	r2, r3
 8015316:	d108      	bne.n	801532a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	68db      	ldr	r3, [r3, #12]
 801531c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801531e:	68f8      	ldr	r0, [r7, #12]
 8015320:	f7fe fd50 	bl	8013dc4 <tcp_abort>
      pcb = next;
 8015324:	68bb      	ldr	r3, [r7, #8]
 8015326:	60fb      	str	r3, [r7, #12]
 8015328:	e002      	b.n	8015330 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	68db      	ldr	r3, [r3, #12]
 801532e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d1ea      	bne.n	801530c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015336:	bf00      	nop
 8015338:	bf00      	nop
 801533a:	3710      	adds	r7, #16
 801533c:	46bd      	mov	sp, r7
 801533e:	bd80      	pop	{r7, pc}
 8015340:	08022650 	.word	0x08022650
 8015344:	08022d84 	.word	0x08022d84
 8015348:	08022694 	.word	0x08022694

0801534c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801534c:	b580      	push	{r7, lr}
 801534e:	b084      	sub	sp, #16
 8015350:	af00      	add	r7, sp, #0
 8015352:	6078      	str	r0, [r7, #4]
 8015354:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	2b00      	cmp	r3, #0
 801535a:	d02a      	beq.n	80153b2 <tcp_netif_ip_addr_changed+0x66>
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	681b      	ldr	r3, [r3, #0]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d026      	beq.n	80153b2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8015364:	4b15      	ldr	r3, [pc, #84]	; (80153bc <tcp_netif_ip_addr_changed+0x70>)
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	4619      	mov	r1, r3
 801536a:	6878      	ldr	r0, [r7, #4]
 801536c:	f7ff ffbc 	bl	80152e8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015370:	4b13      	ldr	r3, [pc, #76]	; (80153c0 <tcp_netif_ip_addr_changed+0x74>)
 8015372:	681b      	ldr	r3, [r3, #0]
 8015374:	4619      	mov	r1, r3
 8015376:	6878      	ldr	r0, [r7, #4]
 8015378:	f7ff ffb6 	bl	80152e8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801537c:	683b      	ldr	r3, [r7, #0]
 801537e:	2b00      	cmp	r3, #0
 8015380:	d017      	beq.n	80153b2 <tcp_netif_ip_addr_changed+0x66>
 8015382:	683b      	ldr	r3, [r7, #0]
 8015384:	681b      	ldr	r3, [r3, #0]
 8015386:	2b00      	cmp	r3, #0
 8015388:	d013      	beq.n	80153b2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801538a:	4b0e      	ldr	r3, [pc, #56]	; (80153c4 <tcp_netif_ip_addr_changed+0x78>)
 801538c:	681b      	ldr	r3, [r3, #0]
 801538e:	60fb      	str	r3, [r7, #12]
 8015390:	e00c      	b.n	80153ac <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8015392:	68fb      	ldr	r3, [r7, #12]
 8015394:	681a      	ldr	r2, [r3, #0]
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	429a      	cmp	r2, r3
 801539c:	d103      	bne.n	80153a6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801539e:	683b      	ldr	r3, [r7, #0]
 80153a0:	681a      	ldr	r2, [r3, #0]
 80153a2:	68fb      	ldr	r3, [r7, #12]
 80153a4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	68db      	ldr	r3, [r3, #12]
 80153aa:	60fb      	str	r3, [r7, #12]
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d1ef      	bne.n	8015392 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80153b2:	bf00      	nop
 80153b4:	3710      	adds	r7, #16
 80153b6:	46bd      	mov	sp, r7
 80153b8:	bd80      	pop	{r7, pc}
 80153ba:	bf00      	nop
 80153bc:	200139f4 	.word	0x200139f4
 80153c0:	20013a00 	.word	0x20013a00
 80153c4:	200139fc 	.word	0x200139fc

080153c8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80153c8:	b580      	push	{r7, lr}
 80153ca:	b082      	sub	sp, #8
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d007      	beq.n	80153e8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153dc:	4618      	mov	r0, r3
 80153de:	f7ff fb6f 	bl	8014ac0 <tcp_segs_free>
    pcb->ooseq = NULL;
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	2200      	movs	r2, #0
 80153e6:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80153e8:	bf00      	nop
 80153ea:	3708      	adds	r7, #8
 80153ec:	46bd      	mov	sp, r7
 80153ee:	bd80      	pop	{r7, pc}

080153f0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80153f0:	b590      	push	{r4, r7, lr}
 80153f2:	b08d      	sub	sp, #52	; 0x34
 80153f4:	af04      	add	r7, sp, #16
 80153f6:	6078      	str	r0, [r7, #4]
 80153f8:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d105      	bne.n	801540c <tcp_input+0x1c>
 8015400:	4b9b      	ldr	r3, [pc, #620]	; (8015670 <tcp_input+0x280>)
 8015402:	2283      	movs	r2, #131	; 0x83
 8015404:	499b      	ldr	r1, [pc, #620]	; (8015674 <tcp_input+0x284>)
 8015406:	489c      	ldr	r0, [pc, #624]	; (8015678 <tcp_input+0x288>)
 8015408:	f00a fc46 	bl	801fc98 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	685b      	ldr	r3, [r3, #4]
 8015410:	4a9a      	ldr	r2, [pc, #616]	; (801567c <tcp_input+0x28c>)
 8015412:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	895b      	ldrh	r3, [r3, #10]
 8015418:	2b13      	cmp	r3, #19
 801541a:	f240 83c4 	bls.w	8015ba6 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801541e:	4b98      	ldr	r3, [pc, #608]	; (8015680 <tcp_input+0x290>)
 8015420:	695b      	ldr	r3, [r3, #20]
 8015422:	4a97      	ldr	r2, [pc, #604]	; (8015680 <tcp_input+0x290>)
 8015424:	6812      	ldr	r2, [r2, #0]
 8015426:	4611      	mov	r1, r2
 8015428:	4618      	mov	r0, r3
 801542a:	f008 fa5d 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801542e:	4603      	mov	r3, r0
 8015430:	2b00      	cmp	r3, #0
 8015432:	f040 83ba 	bne.w	8015baa <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015436:	4b92      	ldr	r3, [pc, #584]	; (8015680 <tcp_input+0x290>)
 8015438:	695b      	ldr	r3, [r3, #20]
 801543a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801543e:	2be0      	cmp	r3, #224	; 0xe0
 8015440:	f000 83b3 	beq.w	8015baa <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015444:	4b8d      	ldr	r3, [pc, #564]	; (801567c <tcp_input+0x28c>)
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	899b      	ldrh	r3, [r3, #12]
 801544a:	b29b      	uxth	r3, r3
 801544c:	4618      	mov	r0, r3
 801544e:	f7fc fb01 	bl	8011a54 <lwip_htons>
 8015452:	4603      	mov	r3, r0
 8015454:	0b1b      	lsrs	r3, r3, #12
 8015456:	b29b      	uxth	r3, r3
 8015458:	b2db      	uxtb	r3, r3
 801545a:	009b      	lsls	r3, r3, #2
 801545c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801545e:	7cbb      	ldrb	r3, [r7, #18]
 8015460:	2b13      	cmp	r3, #19
 8015462:	f240 83a4 	bls.w	8015bae <tcp_input+0x7be>
 8015466:	7cbb      	ldrb	r3, [r7, #18]
 8015468:	b29a      	uxth	r2, r3
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	891b      	ldrh	r3, [r3, #8]
 801546e:	429a      	cmp	r2, r3
 8015470:	f200 839d 	bhi.w	8015bae <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015474:	7cbb      	ldrb	r3, [r7, #18]
 8015476:	b29b      	uxth	r3, r3
 8015478:	3b14      	subs	r3, #20
 801547a:	b29a      	uxth	r2, r3
 801547c:	4b81      	ldr	r3, [pc, #516]	; (8015684 <tcp_input+0x294>)
 801547e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015480:	4b81      	ldr	r3, [pc, #516]	; (8015688 <tcp_input+0x298>)
 8015482:	2200      	movs	r2, #0
 8015484:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	895a      	ldrh	r2, [r3, #10]
 801548a:	7cbb      	ldrb	r3, [r7, #18]
 801548c:	b29b      	uxth	r3, r3
 801548e:	429a      	cmp	r2, r3
 8015490:	d309      	bcc.n	80154a6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8015492:	4b7c      	ldr	r3, [pc, #496]	; (8015684 <tcp_input+0x294>)
 8015494:	881a      	ldrh	r2, [r3, #0]
 8015496:	4b7d      	ldr	r3, [pc, #500]	; (801568c <tcp_input+0x29c>)
 8015498:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801549a:	7cbb      	ldrb	r3, [r7, #18]
 801549c:	4619      	mov	r1, r3
 801549e:	6878      	ldr	r0, [r7, #4]
 80154a0:	f7fd fe0a 	bl	80130b8 <pbuf_remove_header>
 80154a4:	e04e      	b.n	8015544 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d105      	bne.n	80154ba <tcp_input+0xca>
 80154ae:	4b70      	ldr	r3, [pc, #448]	; (8015670 <tcp_input+0x280>)
 80154b0:	22c2      	movs	r2, #194	; 0xc2
 80154b2:	4977      	ldr	r1, [pc, #476]	; (8015690 <tcp_input+0x2a0>)
 80154b4:	4870      	ldr	r0, [pc, #448]	; (8015678 <tcp_input+0x288>)
 80154b6:	f00a fbef 	bl	801fc98 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80154ba:	2114      	movs	r1, #20
 80154bc:	6878      	ldr	r0, [r7, #4]
 80154be:	f7fd fdfb 	bl	80130b8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	895a      	ldrh	r2, [r3, #10]
 80154c6:	4b71      	ldr	r3, [pc, #452]	; (801568c <tcp_input+0x29c>)
 80154c8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80154ca:	4b6e      	ldr	r3, [pc, #440]	; (8015684 <tcp_input+0x294>)
 80154cc:	881a      	ldrh	r2, [r3, #0]
 80154ce:	4b6f      	ldr	r3, [pc, #444]	; (801568c <tcp_input+0x29c>)
 80154d0:	881b      	ldrh	r3, [r3, #0]
 80154d2:	1ad3      	subs	r3, r2, r3
 80154d4:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80154d6:	4b6d      	ldr	r3, [pc, #436]	; (801568c <tcp_input+0x29c>)
 80154d8:	881b      	ldrh	r3, [r3, #0]
 80154da:	4619      	mov	r1, r3
 80154dc:	6878      	ldr	r0, [r7, #4]
 80154de:	f7fd fdeb 	bl	80130b8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	895b      	ldrh	r3, [r3, #10]
 80154e8:	8a3a      	ldrh	r2, [r7, #16]
 80154ea:	429a      	cmp	r2, r3
 80154ec:	f200 8361 	bhi.w	8015bb2 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	681b      	ldr	r3, [r3, #0]
 80154f4:	685b      	ldr	r3, [r3, #4]
 80154f6:	4a64      	ldr	r2, [pc, #400]	; (8015688 <tcp_input+0x298>)
 80154f8:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	8a3a      	ldrh	r2, [r7, #16]
 8015500:	4611      	mov	r1, r2
 8015502:	4618      	mov	r0, r3
 8015504:	f7fd fdd8 	bl	80130b8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	891a      	ldrh	r2, [r3, #8]
 801550c:	8a3b      	ldrh	r3, [r7, #16]
 801550e:	1ad3      	subs	r3, r2, r3
 8015510:	b29a      	uxth	r2, r3
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	895b      	ldrh	r3, [r3, #10]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d005      	beq.n	801552a <tcp_input+0x13a>
 801551e:	4b54      	ldr	r3, [pc, #336]	; (8015670 <tcp_input+0x280>)
 8015520:	22df      	movs	r2, #223	; 0xdf
 8015522:	495c      	ldr	r1, [pc, #368]	; (8015694 <tcp_input+0x2a4>)
 8015524:	4854      	ldr	r0, [pc, #336]	; (8015678 <tcp_input+0x288>)
 8015526:	f00a fbb7 	bl	801fc98 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	891a      	ldrh	r2, [r3, #8]
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	891b      	ldrh	r3, [r3, #8]
 8015534:	429a      	cmp	r2, r3
 8015536:	d005      	beq.n	8015544 <tcp_input+0x154>
 8015538:	4b4d      	ldr	r3, [pc, #308]	; (8015670 <tcp_input+0x280>)
 801553a:	22e0      	movs	r2, #224	; 0xe0
 801553c:	4956      	ldr	r1, [pc, #344]	; (8015698 <tcp_input+0x2a8>)
 801553e:	484e      	ldr	r0, [pc, #312]	; (8015678 <tcp_input+0x288>)
 8015540:	f00a fbaa 	bl	801fc98 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015544:	4b4d      	ldr	r3, [pc, #308]	; (801567c <tcp_input+0x28c>)
 8015546:	681b      	ldr	r3, [r3, #0]
 8015548:	881b      	ldrh	r3, [r3, #0]
 801554a:	b29b      	uxth	r3, r3
 801554c:	4a4b      	ldr	r2, [pc, #300]	; (801567c <tcp_input+0x28c>)
 801554e:	6814      	ldr	r4, [r2, #0]
 8015550:	4618      	mov	r0, r3
 8015552:	f7fc fa7f 	bl	8011a54 <lwip_htons>
 8015556:	4603      	mov	r3, r0
 8015558:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801555a:	4b48      	ldr	r3, [pc, #288]	; (801567c <tcp_input+0x28c>)
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	885b      	ldrh	r3, [r3, #2]
 8015560:	b29b      	uxth	r3, r3
 8015562:	4a46      	ldr	r2, [pc, #280]	; (801567c <tcp_input+0x28c>)
 8015564:	6814      	ldr	r4, [r2, #0]
 8015566:	4618      	mov	r0, r3
 8015568:	f7fc fa74 	bl	8011a54 <lwip_htons>
 801556c:	4603      	mov	r3, r0
 801556e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015570:	4b42      	ldr	r3, [pc, #264]	; (801567c <tcp_input+0x28c>)
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	685b      	ldr	r3, [r3, #4]
 8015576:	4a41      	ldr	r2, [pc, #260]	; (801567c <tcp_input+0x28c>)
 8015578:	6814      	ldr	r4, [r2, #0]
 801557a:	4618      	mov	r0, r3
 801557c:	f7fc fa7f 	bl	8011a7e <lwip_htonl>
 8015580:	4603      	mov	r3, r0
 8015582:	6063      	str	r3, [r4, #4]
 8015584:	6863      	ldr	r3, [r4, #4]
 8015586:	4a45      	ldr	r2, [pc, #276]	; (801569c <tcp_input+0x2ac>)
 8015588:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801558a:	4b3c      	ldr	r3, [pc, #240]	; (801567c <tcp_input+0x28c>)
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	689b      	ldr	r3, [r3, #8]
 8015590:	4a3a      	ldr	r2, [pc, #232]	; (801567c <tcp_input+0x28c>)
 8015592:	6814      	ldr	r4, [r2, #0]
 8015594:	4618      	mov	r0, r3
 8015596:	f7fc fa72 	bl	8011a7e <lwip_htonl>
 801559a:	4603      	mov	r3, r0
 801559c:	60a3      	str	r3, [r4, #8]
 801559e:	68a3      	ldr	r3, [r4, #8]
 80155a0:	4a3f      	ldr	r2, [pc, #252]	; (80156a0 <tcp_input+0x2b0>)
 80155a2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80155a4:	4b35      	ldr	r3, [pc, #212]	; (801567c <tcp_input+0x28c>)
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	89db      	ldrh	r3, [r3, #14]
 80155aa:	b29b      	uxth	r3, r3
 80155ac:	4a33      	ldr	r2, [pc, #204]	; (801567c <tcp_input+0x28c>)
 80155ae:	6814      	ldr	r4, [r2, #0]
 80155b0:	4618      	mov	r0, r3
 80155b2:	f7fc fa4f 	bl	8011a54 <lwip_htons>
 80155b6:	4603      	mov	r3, r0
 80155b8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80155ba:	4b30      	ldr	r3, [pc, #192]	; (801567c <tcp_input+0x28c>)
 80155bc:	681b      	ldr	r3, [r3, #0]
 80155be:	899b      	ldrh	r3, [r3, #12]
 80155c0:	b29b      	uxth	r3, r3
 80155c2:	4618      	mov	r0, r3
 80155c4:	f7fc fa46 	bl	8011a54 <lwip_htons>
 80155c8:	4603      	mov	r3, r0
 80155ca:	b2db      	uxtb	r3, r3
 80155cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80155d0:	b2da      	uxtb	r2, r3
 80155d2:	4b34      	ldr	r3, [pc, #208]	; (80156a4 <tcp_input+0x2b4>)
 80155d4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	891a      	ldrh	r2, [r3, #8]
 80155da:	4b33      	ldr	r3, [pc, #204]	; (80156a8 <tcp_input+0x2b8>)
 80155dc:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80155de:	4b31      	ldr	r3, [pc, #196]	; (80156a4 <tcp_input+0x2b4>)
 80155e0:	781b      	ldrb	r3, [r3, #0]
 80155e2:	f003 0303 	and.w	r3, r3, #3
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d00c      	beq.n	8015604 <tcp_input+0x214>
    tcplen++;
 80155ea:	4b2f      	ldr	r3, [pc, #188]	; (80156a8 <tcp_input+0x2b8>)
 80155ec:	881b      	ldrh	r3, [r3, #0]
 80155ee:	3301      	adds	r3, #1
 80155f0:	b29a      	uxth	r2, r3
 80155f2:	4b2d      	ldr	r3, [pc, #180]	; (80156a8 <tcp_input+0x2b8>)
 80155f4:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	891a      	ldrh	r2, [r3, #8]
 80155fa:	4b2b      	ldr	r3, [pc, #172]	; (80156a8 <tcp_input+0x2b8>)
 80155fc:	881b      	ldrh	r3, [r3, #0]
 80155fe:	429a      	cmp	r2, r3
 8015600:	f200 82d9 	bhi.w	8015bb6 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015604:	2300      	movs	r3, #0
 8015606:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015608:	4b28      	ldr	r3, [pc, #160]	; (80156ac <tcp_input+0x2bc>)
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	61fb      	str	r3, [r7, #28]
 801560e:	e09d      	b.n	801574c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015610:	69fb      	ldr	r3, [r7, #28]
 8015612:	7d1b      	ldrb	r3, [r3, #20]
 8015614:	2b00      	cmp	r3, #0
 8015616:	d105      	bne.n	8015624 <tcp_input+0x234>
 8015618:	4b15      	ldr	r3, [pc, #84]	; (8015670 <tcp_input+0x280>)
 801561a:	22fb      	movs	r2, #251	; 0xfb
 801561c:	4924      	ldr	r1, [pc, #144]	; (80156b0 <tcp_input+0x2c0>)
 801561e:	4816      	ldr	r0, [pc, #88]	; (8015678 <tcp_input+0x288>)
 8015620:	f00a fb3a 	bl	801fc98 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015624:	69fb      	ldr	r3, [r7, #28]
 8015626:	7d1b      	ldrb	r3, [r3, #20]
 8015628:	2b0a      	cmp	r3, #10
 801562a:	d105      	bne.n	8015638 <tcp_input+0x248>
 801562c:	4b10      	ldr	r3, [pc, #64]	; (8015670 <tcp_input+0x280>)
 801562e:	22fc      	movs	r2, #252	; 0xfc
 8015630:	4920      	ldr	r1, [pc, #128]	; (80156b4 <tcp_input+0x2c4>)
 8015632:	4811      	ldr	r0, [pc, #68]	; (8015678 <tcp_input+0x288>)
 8015634:	f00a fb30 	bl	801fc98 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015638:	69fb      	ldr	r3, [r7, #28]
 801563a:	7d1b      	ldrb	r3, [r3, #20]
 801563c:	2b01      	cmp	r3, #1
 801563e:	d105      	bne.n	801564c <tcp_input+0x25c>
 8015640:	4b0b      	ldr	r3, [pc, #44]	; (8015670 <tcp_input+0x280>)
 8015642:	22fd      	movs	r2, #253	; 0xfd
 8015644:	491c      	ldr	r1, [pc, #112]	; (80156b8 <tcp_input+0x2c8>)
 8015646:	480c      	ldr	r0, [pc, #48]	; (8015678 <tcp_input+0x288>)
 8015648:	f00a fb26 	bl	801fc98 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801564c:	69fb      	ldr	r3, [r7, #28]
 801564e:	7a1b      	ldrb	r3, [r3, #8]
 8015650:	2b00      	cmp	r3, #0
 8015652:	d033      	beq.n	80156bc <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015654:	69fb      	ldr	r3, [r7, #28]
 8015656:	7a1a      	ldrb	r2, [r3, #8]
 8015658:	4b09      	ldr	r3, [pc, #36]	; (8015680 <tcp_input+0x290>)
 801565a:	685b      	ldr	r3, [r3, #4]
 801565c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015660:	3301      	adds	r3, #1
 8015662:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015664:	429a      	cmp	r2, r3
 8015666:	d029      	beq.n	80156bc <tcp_input+0x2cc>
      prev = pcb;
 8015668:	69fb      	ldr	r3, [r7, #28]
 801566a:	61bb      	str	r3, [r7, #24]
      continue;
 801566c:	e06b      	b.n	8015746 <tcp_input+0x356>
 801566e:	bf00      	nop
 8015670:	08022db8 	.word	0x08022db8
 8015674:	08022dec 	.word	0x08022dec
 8015678:	08022e04 	.word	0x08022e04
 801567c:	2000afbc 	.word	0x2000afbc
 8015680:	200102c0 	.word	0x200102c0
 8015684:	2000afc0 	.word	0x2000afc0
 8015688:	2000afc4 	.word	0x2000afc4
 801568c:	2000afc2 	.word	0x2000afc2
 8015690:	08022e2c 	.word	0x08022e2c
 8015694:	08022e3c 	.word	0x08022e3c
 8015698:	08022e48 	.word	0x08022e48
 801569c:	2000afcc 	.word	0x2000afcc
 80156a0:	2000afd0 	.word	0x2000afd0
 80156a4:	2000afd8 	.word	0x2000afd8
 80156a8:	2000afd6 	.word	0x2000afd6
 80156ac:	200139f4 	.word	0x200139f4
 80156b0:	08022e68 	.word	0x08022e68
 80156b4:	08022e90 	.word	0x08022e90
 80156b8:	08022ebc 	.word	0x08022ebc
    }

    if (pcb->remote_port == tcphdr->src &&
 80156bc:	69fb      	ldr	r3, [r7, #28]
 80156be:	8b1a      	ldrh	r2, [r3, #24]
 80156c0:	4b94      	ldr	r3, [pc, #592]	; (8015914 <tcp_input+0x524>)
 80156c2:	681b      	ldr	r3, [r3, #0]
 80156c4:	881b      	ldrh	r3, [r3, #0]
 80156c6:	b29b      	uxth	r3, r3
 80156c8:	429a      	cmp	r2, r3
 80156ca:	d13a      	bne.n	8015742 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80156cc:	69fb      	ldr	r3, [r7, #28]
 80156ce:	8ada      	ldrh	r2, [r3, #22]
 80156d0:	4b90      	ldr	r3, [pc, #576]	; (8015914 <tcp_input+0x524>)
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	885b      	ldrh	r3, [r3, #2]
 80156d6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80156d8:	429a      	cmp	r2, r3
 80156da:	d132      	bne.n	8015742 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80156dc:	69fb      	ldr	r3, [r7, #28]
 80156de:	685a      	ldr	r2, [r3, #4]
 80156e0:	4b8d      	ldr	r3, [pc, #564]	; (8015918 <tcp_input+0x528>)
 80156e2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80156e4:	429a      	cmp	r2, r3
 80156e6:	d12c      	bne.n	8015742 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80156e8:	69fb      	ldr	r3, [r7, #28]
 80156ea:	681a      	ldr	r2, [r3, #0]
 80156ec:	4b8a      	ldr	r3, [pc, #552]	; (8015918 <tcp_input+0x528>)
 80156ee:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80156f0:	429a      	cmp	r2, r3
 80156f2:	d126      	bne.n	8015742 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80156f4:	69fb      	ldr	r3, [r7, #28]
 80156f6:	68db      	ldr	r3, [r3, #12]
 80156f8:	69fa      	ldr	r2, [r7, #28]
 80156fa:	429a      	cmp	r2, r3
 80156fc:	d106      	bne.n	801570c <tcp_input+0x31c>
 80156fe:	4b87      	ldr	r3, [pc, #540]	; (801591c <tcp_input+0x52c>)
 8015700:	f240 120d 	movw	r2, #269	; 0x10d
 8015704:	4986      	ldr	r1, [pc, #536]	; (8015920 <tcp_input+0x530>)
 8015706:	4887      	ldr	r0, [pc, #540]	; (8015924 <tcp_input+0x534>)
 8015708:	f00a fac6 	bl	801fc98 <iprintf>
      if (prev != NULL) {
 801570c:	69bb      	ldr	r3, [r7, #24]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d00a      	beq.n	8015728 <tcp_input+0x338>
        prev->next = pcb->next;
 8015712:	69fb      	ldr	r3, [r7, #28]
 8015714:	68da      	ldr	r2, [r3, #12]
 8015716:	69bb      	ldr	r3, [r7, #24]
 8015718:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801571a:	4b83      	ldr	r3, [pc, #524]	; (8015928 <tcp_input+0x538>)
 801571c:	681a      	ldr	r2, [r3, #0]
 801571e:	69fb      	ldr	r3, [r7, #28]
 8015720:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015722:	4a81      	ldr	r2, [pc, #516]	; (8015928 <tcp_input+0x538>)
 8015724:	69fb      	ldr	r3, [r7, #28]
 8015726:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015728:	69fb      	ldr	r3, [r7, #28]
 801572a:	68db      	ldr	r3, [r3, #12]
 801572c:	69fa      	ldr	r2, [r7, #28]
 801572e:	429a      	cmp	r2, r3
 8015730:	d111      	bne.n	8015756 <tcp_input+0x366>
 8015732:	4b7a      	ldr	r3, [pc, #488]	; (801591c <tcp_input+0x52c>)
 8015734:	f240 1215 	movw	r2, #277	; 0x115
 8015738:	497c      	ldr	r1, [pc, #496]	; (801592c <tcp_input+0x53c>)
 801573a:	487a      	ldr	r0, [pc, #488]	; (8015924 <tcp_input+0x534>)
 801573c:	f00a faac 	bl	801fc98 <iprintf>
      break;
 8015740:	e009      	b.n	8015756 <tcp_input+0x366>
    }
    prev = pcb;
 8015742:	69fb      	ldr	r3, [r7, #28]
 8015744:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015746:	69fb      	ldr	r3, [r7, #28]
 8015748:	68db      	ldr	r3, [r3, #12]
 801574a:	61fb      	str	r3, [r7, #28]
 801574c:	69fb      	ldr	r3, [r7, #28]
 801574e:	2b00      	cmp	r3, #0
 8015750:	f47f af5e 	bne.w	8015610 <tcp_input+0x220>
 8015754:	e000      	b.n	8015758 <tcp_input+0x368>
      break;
 8015756:	bf00      	nop
  }

  if (pcb == NULL) {
 8015758:	69fb      	ldr	r3, [r7, #28]
 801575a:	2b00      	cmp	r3, #0
 801575c:	f040 8095 	bne.w	801588a <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015760:	4b73      	ldr	r3, [pc, #460]	; (8015930 <tcp_input+0x540>)
 8015762:	681b      	ldr	r3, [r3, #0]
 8015764:	61fb      	str	r3, [r7, #28]
 8015766:	e03f      	b.n	80157e8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015768:	69fb      	ldr	r3, [r7, #28]
 801576a:	7d1b      	ldrb	r3, [r3, #20]
 801576c:	2b0a      	cmp	r3, #10
 801576e:	d006      	beq.n	801577e <tcp_input+0x38e>
 8015770:	4b6a      	ldr	r3, [pc, #424]	; (801591c <tcp_input+0x52c>)
 8015772:	f240 121f 	movw	r2, #287	; 0x11f
 8015776:	496f      	ldr	r1, [pc, #444]	; (8015934 <tcp_input+0x544>)
 8015778:	486a      	ldr	r0, [pc, #424]	; (8015924 <tcp_input+0x534>)
 801577a:	f00a fa8d 	bl	801fc98 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801577e:	69fb      	ldr	r3, [r7, #28]
 8015780:	7a1b      	ldrb	r3, [r3, #8]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d009      	beq.n	801579a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015786:	69fb      	ldr	r3, [r7, #28]
 8015788:	7a1a      	ldrb	r2, [r3, #8]
 801578a:	4b63      	ldr	r3, [pc, #396]	; (8015918 <tcp_input+0x528>)
 801578c:	685b      	ldr	r3, [r3, #4]
 801578e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015792:	3301      	adds	r3, #1
 8015794:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015796:	429a      	cmp	r2, r3
 8015798:	d122      	bne.n	80157e0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801579a:	69fb      	ldr	r3, [r7, #28]
 801579c:	8b1a      	ldrh	r2, [r3, #24]
 801579e:	4b5d      	ldr	r3, [pc, #372]	; (8015914 <tcp_input+0x524>)
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	881b      	ldrh	r3, [r3, #0]
 80157a4:	b29b      	uxth	r3, r3
 80157a6:	429a      	cmp	r2, r3
 80157a8:	d11b      	bne.n	80157e2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	8ada      	ldrh	r2, [r3, #22]
 80157ae:	4b59      	ldr	r3, [pc, #356]	; (8015914 <tcp_input+0x524>)
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	885b      	ldrh	r3, [r3, #2]
 80157b4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80157b6:	429a      	cmp	r2, r3
 80157b8:	d113      	bne.n	80157e2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80157ba:	69fb      	ldr	r3, [r7, #28]
 80157bc:	685a      	ldr	r2, [r3, #4]
 80157be:	4b56      	ldr	r3, [pc, #344]	; (8015918 <tcp_input+0x528>)
 80157c0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80157c2:	429a      	cmp	r2, r3
 80157c4:	d10d      	bne.n	80157e2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80157c6:	69fb      	ldr	r3, [r7, #28]
 80157c8:	681a      	ldr	r2, [r3, #0]
 80157ca:	4b53      	ldr	r3, [pc, #332]	; (8015918 <tcp_input+0x528>)
 80157cc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80157ce:	429a      	cmp	r2, r3
 80157d0:	d107      	bne.n	80157e2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80157d2:	69f8      	ldr	r0, [r7, #28]
 80157d4:	f000 fb54 	bl	8015e80 <tcp_timewait_input>
        }
        pbuf_free(p);
 80157d8:	6878      	ldr	r0, [r7, #4]
 80157da:	f7fd fcf3 	bl	80131c4 <pbuf_free>
        return;
 80157de:	e1f0      	b.n	8015bc2 <tcp_input+0x7d2>
        continue;
 80157e0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80157e2:	69fb      	ldr	r3, [r7, #28]
 80157e4:	68db      	ldr	r3, [r3, #12]
 80157e6:	61fb      	str	r3, [r7, #28]
 80157e8:	69fb      	ldr	r3, [r7, #28]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d1bc      	bne.n	8015768 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80157ee:	2300      	movs	r3, #0
 80157f0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80157f2:	4b51      	ldr	r3, [pc, #324]	; (8015938 <tcp_input+0x548>)
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	617b      	str	r3, [r7, #20]
 80157f8:	e02a      	b.n	8015850 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80157fa:	697b      	ldr	r3, [r7, #20]
 80157fc:	7a1b      	ldrb	r3, [r3, #8]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d00c      	beq.n	801581c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015802:	697b      	ldr	r3, [r7, #20]
 8015804:	7a1a      	ldrb	r2, [r3, #8]
 8015806:	4b44      	ldr	r3, [pc, #272]	; (8015918 <tcp_input+0x528>)
 8015808:	685b      	ldr	r3, [r3, #4]
 801580a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801580e:	3301      	adds	r3, #1
 8015810:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015812:	429a      	cmp	r2, r3
 8015814:	d002      	beq.n	801581c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015816:	697b      	ldr	r3, [r7, #20]
 8015818:	61bb      	str	r3, [r7, #24]
        continue;
 801581a:	e016      	b.n	801584a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801581c:	697b      	ldr	r3, [r7, #20]
 801581e:	8ada      	ldrh	r2, [r3, #22]
 8015820:	4b3c      	ldr	r3, [pc, #240]	; (8015914 <tcp_input+0x524>)
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	885b      	ldrh	r3, [r3, #2]
 8015826:	b29b      	uxth	r3, r3
 8015828:	429a      	cmp	r2, r3
 801582a:	d10c      	bne.n	8015846 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801582c:	697b      	ldr	r3, [r7, #20]
 801582e:	681a      	ldr	r2, [r3, #0]
 8015830:	4b39      	ldr	r3, [pc, #228]	; (8015918 <tcp_input+0x528>)
 8015832:	695b      	ldr	r3, [r3, #20]
 8015834:	429a      	cmp	r2, r3
 8015836:	d00f      	beq.n	8015858 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015838:	697b      	ldr	r3, [r7, #20]
 801583a:	2b00      	cmp	r3, #0
 801583c:	d00d      	beq.n	801585a <tcp_input+0x46a>
 801583e:	697b      	ldr	r3, [r7, #20]
 8015840:	681b      	ldr	r3, [r3, #0]
 8015842:	2b00      	cmp	r3, #0
 8015844:	d009      	beq.n	801585a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801584a:	697b      	ldr	r3, [r7, #20]
 801584c:	68db      	ldr	r3, [r3, #12]
 801584e:	617b      	str	r3, [r7, #20]
 8015850:	697b      	ldr	r3, [r7, #20]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d1d1      	bne.n	80157fa <tcp_input+0x40a>
 8015856:	e000      	b.n	801585a <tcp_input+0x46a>
            break;
 8015858:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801585a:	697b      	ldr	r3, [r7, #20]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d014      	beq.n	801588a <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015860:	69bb      	ldr	r3, [r7, #24]
 8015862:	2b00      	cmp	r3, #0
 8015864:	d00a      	beq.n	801587c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015866:	697b      	ldr	r3, [r7, #20]
 8015868:	68da      	ldr	r2, [r3, #12]
 801586a:	69bb      	ldr	r3, [r7, #24]
 801586c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801586e:	4b32      	ldr	r3, [pc, #200]	; (8015938 <tcp_input+0x548>)
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	697b      	ldr	r3, [r7, #20]
 8015874:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015876:	4a30      	ldr	r2, [pc, #192]	; (8015938 <tcp_input+0x548>)
 8015878:	697b      	ldr	r3, [r7, #20]
 801587a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801587c:	6978      	ldr	r0, [r7, #20]
 801587e:	f000 fa01 	bl	8015c84 <tcp_listen_input>
      }
      pbuf_free(p);
 8015882:	6878      	ldr	r0, [r7, #4]
 8015884:	f7fd fc9e 	bl	80131c4 <pbuf_free>
      return;
 8015888:	e19b      	b.n	8015bc2 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801588a:	69fb      	ldr	r3, [r7, #28]
 801588c:	2b00      	cmp	r3, #0
 801588e:	f000 8160 	beq.w	8015b52 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015892:	4b2a      	ldr	r3, [pc, #168]	; (801593c <tcp_input+0x54c>)
 8015894:	2200      	movs	r2, #0
 8015896:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	891a      	ldrh	r2, [r3, #8]
 801589c:	4b27      	ldr	r3, [pc, #156]	; (801593c <tcp_input+0x54c>)
 801589e:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80158a0:	4a26      	ldr	r2, [pc, #152]	; (801593c <tcp_input+0x54c>)
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80158a6:	4b1b      	ldr	r3, [pc, #108]	; (8015914 <tcp_input+0x524>)
 80158a8:	681b      	ldr	r3, [r3, #0]
 80158aa:	4a24      	ldr	r2, [pc, #144]	; (801593c <tcp_input+0x54c>)
 80158ac:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80158ae:	4b24      	ldr	r3, [pc, #144]	; (8015940 <tcp_input+0x550>)
 80158b0:	2200      	movs	r2, #0
 80158b2:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80158b4:	4b23      	ldr	r3, [pc, #140]	; (8015944 <tcp_input+0x554>)
 80158b6:	2200      	movs	r2, #0
 80158b8:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80158ba:	4b23      	ldr	r3, [pc, #140]	; (8015948 <tcp_input+0x558>)
 80158bc:	2200      	movs	r2, #0
 80158be:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80158c0:	4b22      	ldr	r3, [pc, #136]	; (801594c <tcp_input+0x55c>)
 80158c2:	781b      	ldrb	r3, [r3, #0]
 80158c4:	f003 0308 	and.w	r3, r3, #8
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d006      	beq.n	80158da <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	7b5b      	ldrb	r3, [r3, #13]
 80158d0:	f043 0301 	orr.w	r3, r3, #1
 80158d4:	b2da      	uxtb	r2, r3
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80158da:	69fb      	ldr	r3, [r7, #28]
 80158dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d038      	beq.n	8015954 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80158e2:	69f8      	ldr	r0, [r7, #28]
 80158e4:	f7ff f870 	bl	80149c8 <tcp_process_refused_data>
 80158e8:	4603      	mov	r3, r0
 80158ea:	f113 0f0d 	cmn.w	r3, #13
 80158ee:	d007      	beq.n	8015900 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80158f0:	69fb      	ldr	r3, [r7, #28]
 80158f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d02d      	beq.n	8015954 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80158f8:	4b15      	ldr	r3, [pc, #84]	; (8015950 <tcp_input+0x560>)
 80158fa:	881b      	ldrh	r3, [r3, #0]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d029      	beq.n	8015954 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015900:	69fb      	ldr	r3, [r7, #28]
 8015902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015904:	2b00      	cmp	r3, #0
 8015906:	f040 8104 	bne.w	8015b12 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801590a:	69f8      	ldr	r0, [r7, #28]
 801590c:	f003 fe16 	bl	801953c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015910:	e0ff      	b.n	8015b12 <tcp_input+0x722>
 8015912:	bf00      	nop
 8015914:	2000afbc 	.word	0x2000afbc
 8015918:	200102c0 	.word	0x200102c0
 801591c:	08022db8 	.word	0x08022db8
 8015920:	08022ee4 	.word	0x08022ee4
 8015924:	08022e04 	.word	0x08022e04
 8015928:	200139f4 	.word	0x200139f4
 801592c:	08022f10 	.word	0x08022f10
 8015930:	20013a04 	.word	0x20013a04
 8015934:	08022f3c 	.word	0x08022f3c
 8015938:	200139fc 	.word	0x200139fc
 801593c:	2000afac 	.word	0x2000afac
 8015940:	2000afdc 	.word	0x2000afdc
 8015944:	2000afd9 	.word	0x2000afd9
 8015948:	2000afd4 	.word	0x2000afd4
 801594c:	2000afd8 	.word	0x2000afd8
 8015950:	2000afd6 	.word	0x2000afd6
      }
    }
    tcp_input_pcb = pcb;
 8015954:	4a9c      	ldr	r2, [pc, #624]	; (8015bc8 <tcp_input+0x7d8>)
 8015956:	69fb      	ldr	r3, [r7, #28]
 8015958:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801595a:	69f8      	ldr	r0, [r7, #28]
 801595c:	f000 fb0a 	bl	8015f74 <tcp_process>
 8015960:	4603      	mov	r3, r0
 8015962:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015964:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015968:	f113 0f0d 	cmn.w	r3, #13
 801596c:	f000 80d3 	beq.w	8015b16 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8015970:	4b96      	ldr	r3, [pc, #600]	; (8015bcc <tcp_input+0x7dc>)
 8015972:	781b      	ldrb	r3, [r3, #0]
 8015974:	f003 0308 	and.w	r3, r3, #8
 8015978:	2b00      	cmp	r3, #0
 801597a:	d015      	beq.n	80159a8 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801597c:	69fb      	ldr	r3, [r7, #28]
 801597e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015982:	2b00      	cmp	r3, #0
 8015984:	d008      	beq.n	8015998 <tcp_input+0x5a8>
 8015986:	69fb      	ldr	r3, [r7, #28]
 8015988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801598c:	69fa      	ldr	r2, [r7, #28]
 801598e:	6912      	ldr	r2, [r2, #16]
 8015990:	f06f 010d 	mvn.w	r1, #13
 8015994:	4610      	mov	r0, r2
 8015996:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015998:	69f9      	ldr	r1, [r7, #28]
 801599a:	488d      	ldr	r0, [pc, #564]	; (8015bd0 <tcp_input+0x7e0>)
 801599c:	f7ff fbb0 	bl	8015100 <tcp_pcb_remove>
        tcp_free(pcb);
 80159a0:	69f8      	ldr	r0, [r7, #28]
 80159a2:	f7fd fecb 	bl	801373c <tcp_free>
 80159a6:	e0c1      	b.n	8015b2c <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80159a8:	2300      	movs	r3, #0
 80159aa:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80159ac:	4b89      	ldr	r3, [pc, #548]	; (8015bd4 <tcp_input+0x7e4>)
 80159ae:	881b      	ldrh	r3, [r3, #0]
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d01d      	beq.n	80159f0 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80159b4:	4b87      	ldr	r3, [pc, #540]	; (8015bd4 <tcp_input+0x7e4>)
 80159b6:	881b      	ldrh	r3, [r3, #0]
 80159b8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80159ba:	69fb      	ldr	r3, [r7, #28]
 80159bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d00a      	beq.n	80159da <tcp_input+0x5ea>
 80159c4:	69fb      	ldr	r3, [r7, #28]
 80159c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80159ca:	69fa      	ldr	r2, [r7, #28]
 80159cc:	6910      	ldr	r0, [r2, #16]
 80159ce:	89fa      	ldrh	r2, [r7, #14]
 80159d0:	69f9      	ldr	r1, [r7, #28]
 80159d2:	4798      	blx	r3
 80159d4:	4603      	mov	r3, r0
 80159d6:	74fb      	strb	r3, [r7, #19]
 80159d8:	e001      	b.n	80159de <tcp_input+0x5ee>
 80159da:	2300      	movs	r3, #0
 80159dc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80159de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80159e2:	f113 0f0d 	cmn.w	r3, #13
 80159e6:	f000 8098 	beq.w	8015b1a <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 80159ea:	4b7a      	ldr	r3, [pc, #488]	; (8015bd4 <tcp_input+0x7e4>)
 80159ec:	2200      	movs	r2, #0
 80159ee:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80159f0:	69f8      	ldr	r0, [r7, #28]
 80159f2:	f000 f907 	bl	8015c04 <tcp_input_delayed_close>
 80159f6:	4603      	mov	r3, r0
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	f040 8090 	bne.w	8015b1e <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80159fe:	4b76      	ldr	r3, [pc, #472]	; (8015bd8 <tcp_input+0x7e8>)
 8015a00:	681b      	ldr	r3, [r3, #0]
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d041      	beq.n	8015a8a <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015a06:	69fb      	ldr	r3, [r7, #28]
 8015a08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d006      	beq.n	8015a1c <tcp_input+0x62c>
 8015a0e:	4b73      	ldr	r3, [pc, #460]	; (8015bdc <tcp_input+0x7ec>)
 8015a10:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8015a14:	4972      	ldr	r1, [pc, #456]	; (8015be0 <tcp_input+0x7f0>)
 8015a16:	4873      	ldr	r0, [pc, #460]	; (8015be4 <tcp_input+0x7f4>)
 8015a18:	f00a f93e 	bl	801fc98 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015a1c:	69fb      	ldr	r3, [r7, #28]
 8015a1e:	8b5b      	ldrh	r3, [r3, #26]
 8015a20:	f003 0310 	and.w	r3, r3, #16
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d008      	beq.n	8015a3a <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015a28:	4b6b      	ldr	r3, [pc, #428]	; (8015bd8 <tcp_input+0x7e8>)
 8015a2a:	681b      	ldr	r3, [r3, #0]
 8015a2c:	4618      	mov	r0, r3
 8015a2e:	f7fd fbc9 	bl	80131c4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015a32:	69f8      	ldr	r0, [r7, #28]
 8015a34:	f7fe f9c6 	bl	8013dc4 <tcp_abort>
            goto aborted;
 8015a38:	e078      	b.n	8015b2c <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015a3a:	69fb      	ldr	r3, [r7, #28]
 8015a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d00c      	beq.n	8015a5e <tcp_input+0x66e>
 8015a44:	69fb      	ldr	r3, [r7, #28]
 8015a46:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015a4a:	69fb      	ldr	r3, [r7, #28]
 8015a4c:	6918      	ldr	r0, [r3, #16]
 8015a4e:	4b62      	ldr	r3, [pc, #392]	; (8015bd8 <tcp_input+0x7e8>)
 8015a50:	681a      	ldr	r2, [r3, #0]
 8015a52:	2300      	movs	r3, #0
 8015a54:	69f9      	ldr	r1, [r7, #28]
 8015a56:	47a0      	blx	r4
 8015a58:	4603      	mov	r3, r0
 8015a5a:	74fb      	strb	r3, [r7, #19]
 8015a5c:	e008      	b.n	8015a70 <tcp_input+0x680>
 8015a5e:	4b5e      	ldr	r3, [pc, #376]	; (8015bd8 <tcp_input+0x7e8>)
 8015a60:	681a      	ldr	r2, [r3, #0]
 8015a62:	2300      	movs	r3, #0
 8015a64:	69f9      	ldr	r1, [r7, #28]
 8015a66:	2000      	movs	r0, #0
 8015a68:	f7ff f884 	bl	8014b74 <tcp_recv_null>
 8015a6c:	4603      	mov	r3, r0
 8015a6e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015a70:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015a74:	f113 0f0d 	cmn.w	r3, #13
 8015a78:	d053      	beq.n	8015b22 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015a7a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d003      	beq.n	8015a8a <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015a82:	4b55      	ldr	r3, [pc, #340]	; (8015bd8 <tcp_input+0x7e8>)
 8015a84:	681a      	ldr	r2, [r3, #0]
 8015a86:	69fb      	ldr	r3, [r7, #28]
 8015a88:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015a8a:	4b50      	ldr	r3, [pc, #320]	; (8015bcc <tcp_input+0x7dc>)
 8015a8c:	781b      	ldrb	r3, [r3, #0]
 8015a8e:	f003 0320 	and.w	r3, r3, #32
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d030      	beq.n	8015af8 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8015a96:	69fb      	ldr	r3, [r7, #28]
 8015a98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d009      	beq.n	8015ab2 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015a9e:	69fb      	ldr	r3, [r7, #28]
 8015aa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015aa2:	7b5a      	ldrb	r2, [r3, #13]
 8015aa4:	69fb      	ldr	r3, [r7, #28]
 8015aa6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015aa8:	f042 0220 	orr.w	r2, r2, #32
 8015aac:	b2d2      	uxtb	r2, r2
 8015aae:	735a      	strb	r2, [r3, #13]
 8015ab0:	e022      	b.n	8015af8 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015ab2:	69fb      	ldr	r3, [r7, #28]
 8015ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015ab6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015aba:	d005      	beq.n	8015ac8 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8015abc:	69fb      	ldr	r3, [r7, #28]
 8015abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015ac0:	3301      	adds	r3, #1
 8015ac2:	b29a      	uxth	r2, r3
 8015ac4:	69fb      	ldr	r3, [r7, #28]
 8015ac6:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8015ac8:	69fb      	ldr	r3, [r7, #28]
 8015aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d00b      	beq.n	8015aea <tcp_input+0x6fa>
 8015ad2:	69fb      	ldr	r3, [r7, #28]
 8015ad4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015ad8:	69fb      	ldr	r3, [r7, #28]
 8015ada:	6918      	ldr	r0, [r3, #16]
 8015adc:	2300      	movs	r3, #0
 8015ade:	2200      	movs	r2, #0
 8015ae0:	69f9      	ldr	r1, [r7, #28]
 8015ae2:	47a0      	blx	r4
 8015ae4:	4603      	mov	r3, r0
 8015ae6:	74fb      	strb	r3, [r7, #19]
 8015ae8:	e001      	b.n	8015aee <tcp_input+0x6fe>
 8015aea:	2300      	movs	r3, #0
 8015aec:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015aee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015af2:	f113 0f0d 	cmn.w	r3, #13
 8015af6:	d016      	beq.n	8015b26 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8015af8:	4b33      	ldr	r3, [pc, #204]	; (8015bc8 <tcp_input+0x7d8>)
 8015afa:	2200      	movs	r2, #0
 8015afc:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015afe:	69f8      	ldr	r0, [r7, #28]
 8015b00:	f000 f880 	bl	8015c04 <tcp_input_delayed_close>
 8015b04:	4603      	mov	r3, r0
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d10f      	bne.n	8015b2a <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015b0a:	69f8      	ldr	r0, [r7, #28]
 8015b0c:	f002 ff10 	bl	8018930 <tcp_output>
 8015b10:	e00c      	b.n	8015b2c <tcp_input+0x73c>
        goto aborted;
 8015b12:	bf00      	nop
 8015b14:	e00a      	b.n	8015b2c <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015b16:	bf00      	nop
 8015b18:	e008      	b.n	8015b2c <tcp_input+0x73c>
              goto aborted;
 8015b1a:	bf00      	nop
 8015b1c:	e006      	b.n	8015b2c <tcp_input+0x73c>
          goto aborted;
 8015b1e:	bf00      	nop
 8015b20:	e004      	b.n	8015b2c <tcp_input+0x73c>
            goto aborted;
 8015b22:	bf00      	nop
 8015b24:	e002      	b.n	8015b2c <tcp_input+0x73c>
              goto aborted;
 8015b26:	bf00      	nop
 8015b28:	e000      	b.n	8015b2c <tcp_input+0x73c>
          goto aborted;
 8015b2a:	bf00      	nop
    tcp_input_pcb = NULL;
 8015b2c:	4b26      	ldr	r3, [pc, #152]	; (8015bc8 <tcp_input+0x7d8>)
 8015b2e:	2200      	movs	r2, #0
 8015b30:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8015b32:	4b29      	ldr	r3, [pc, #164]	; (8015bd8 <tcp_input+0x7e8>)
 8015b34:	2200      	movs	r2, #0
 8015b36:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015b38:	4b2b      	ldr	r3, [pc, #172]	; (8015be8 <tcp_input+0x7f8>)
 8015b3a:	685b      	ldr	r3, [r3, #4]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d03f      	beq.n	8015bc0 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 8015b40:	4b29      	ldr	r3, [pc, #164]	; (8015be8 <tcp_input+0x7f8>)
 8015b42:	685b      	ldr	r3, [r3, #4]
 8015b44:	4618      	mov	r0, r3
 8015b46:	f7fd fb3d 	bl	80131c4 <pbuf_free>
      inseg.p = NULL;
 8015b4a:	4b27      	ldr	r3, [pc, #156]	; (8015be8 <tcp_input+0x7f8>)
 8015b4c:	2200      	movs	r2, #0
 8015b4e:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8015b50:	e036      	b.n	8015bc0 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8015b52:	4b26      	ldr	r3, [pc, #152]	; (8015bec <tcp_input+0x7fc>)
 8015b54:	681b      	ldr	r3, [r3, #0]
 8015b56:	899b      	ldrh	r3, [r3, #12]
 8015b58:	b29b      	uxth	r3, r3
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	f7fb ff7a 	bl	8011a54 <lwip_htons>
 8015b60:	4603      	mov	r3, r0
 8015b62:	b2db      	uxtb	r3, r3
 8015b64:	f003 0304 	and.w	r3, r3, #4
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d118      	bne.n	8015b9e <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015b6c:	4b20      	ldr	r3, [pc, #128]	; (8015bf0 <tcp_input+0x800>)
 8015b6e:	6819      	ldr	r1, [r3, #0]
 8015b70:	4b20      	ldr	r3, [pc, #128]	; (8015bf4 <tcp_input+0x804>)
 8015b72:	881b      	ldrh	r3, [r3, #0]
 8015b74:	461a      	mov	r2, r3
 8015b76:	4b20      	ldr	r3, [pc, #128]	; (8015bf8 <tcp_input+0x808>)
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015b7c:	4b1b      	ldr	r3, [pc, #108]	; (8015bec <tcp_input+0x7fc>)
 8015b7e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015b80:	885b      	ldrh	r3, [r3, #2]
 8015b82:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015b84:	4a19      	ldr	r2, [pc, #100]	; (8015bec <tcp_input+0x7fc>)
 8015b86:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015b88:	8812      	ldrh	r2, [r2, #0]
 8015b8a:	b292      	uxth	r2, r2
 8015b8c:	9202      	str	r2, [sp, #8]
 8015b8e:	9301      	str	r3, [sp, #4]
 8015b90:	4b1a      	ldr	r3, [pc, #104]	; (8015bfc <tcp_input+0x80c>)
 8015b92:	9300      	str	r3, [sp, #0]
 8015b94:	4b1a      	ldr	r3, [pc, #104]	; (8015c00 <tcp_input+0x810>)
 8015b96:	4602      	mov	r2, r0
 8015b98:	2000      	movs	r0, #0
 8015b9a:	f003 fc7d 	bl	8019498 <tcp_rst>
    pbuf_free(p);
 8015b9e:	6878      	ldr	r0, [r7, #4]
 8015ba0:	f7fd fb10 	bl	80131c4 <pbuf_free>
  return;
 8015ba4:	e00c      	b.n	8015bc0 <tcp_input+0x7d0>
    goto dropped;
 8015ba6:	bf00      	nop
 8015ba8:	e006      	b.n	8015bb8 <tcp_input+0x7c8>
    goto dropped;
 8015baa:	bf00      	nop
 8015bac:	e004      	b.n	8015bb8 <tcp_input+0x7c8>
    goto dropped;
 8015bae:	bf00      	nop
 8015bb0:	e002      	b.n	8015bb8 <tcp_input+0x7c8>
      goto dropped;
 8015bb2:	bf00      	nop
 8015bb4:	e000      	b.n	8015bb8 <tcp_input+0x7c8>
      goto dropped;
 8015bb6:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8015bb8:	6878      	ldr	r0, [r7, #4]
 8015bba:	f7fd fb03 	bl	80131c4 <pbuf_free>
 8015bbe:	e000      	b.n	8015bc2 <tcp_input+0x7d2>
  return;
 8015bc0:	bf00      	nop
}
 8015bc2:	3724      	adds	r7, #36	; 0x24
 8015bc4:	46bd      	mov	sp, r7
 8015bc6:	bd90      	pop	{r4, r7, pc}
 8015bc8:	20013a08 	.word	0x20013a08
 8015bcc:	2000afd9 	.word	0x2000afd9
 8015bd0:	200139f4 	.word	0x200139f4
 8015bd4:	2000afd4 	.word	0x2000afd4
 8015bd8:	2000afdc 	.word	0x2000afdc
 8015bdc:	08022db8 	.word	0x08022db8
 8015be0:	08022f6c 	.word	0x08022f6c
 8015be4:	08022e04 	.word	0x08022e04
 8015be8:	2000afac 	.word	0x2000afac
 8015bec:	2000afbc 	.word	0x2000afbc
 8015bf0:	2000afd0 	.word	0x2000afd0
 8015bf4:	2000afd6 	.word	0x2000afd6
 8015bf8:	2000afcc 	.word	0x2000afcc
 8015bfc:	200102d0 	.word	0x200102d0
 8015c00:	200102d4 	.word	0x200102d4

08015c04 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b082      	sub	sp, #8
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d106      	bne.n	8015c20 <tcp_input_delayed_close+0x1c>
 8015c12:	4b17      	ldr	r3, [pc, #92]	; (8015c70 <tcp_input_delayed_close+0x6c>)
 8015c14:	f240 225a 	movw	r2, #602	; 0x25a
 8015c18:	4916      	ldr	r1, [pc, #88]	; (8015c74 <tcp_input_delayed_close+0x70>)
 8015c1a:	4817      	ldr	r0, [pc, #92]	; (8015c78 <tcp_input_delayed_close+0x74>)
 8015c1c:	f00a f83c 	bl	801fc98 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015c20:	4b16      	ldr	r3, [pc, #88]	; (8015c7c <tcp_input_delayed_close+0x78>)
 8015c22:	781b      	ldrb	r3, [r3, #0]
 8015c24:	f003 0310 	and.w	r3, r3, #16
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d01c      	beq.n	8015c66 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	8b5b      	ldrh	r3, [r3, #26]
 8015c30:	f003 0310 	and.w	r3, r3, #16
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d10d      	bne.n	8015c54 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8015c38:	687b      	ldr	r3, [r7, #4]
 8015c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d008      	beq.n	8015c54 <tcp_input_delayed_close+0x50>
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015c48:	687a      	ldr	r2, [r7, #4]
 8015c4a:	6912      	ldr	r2, [r2, #16]
 8015c4c:	f06f 010e 	mvn.w	r1, #14
 8015c50:	4610      	mov	r0, r2
 8015c52:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015c54:	6879      	ldr	r1, [r7, #4]
 8015c56:	480a      	ldr	r0, [pc, #40]	; (8015c80 <tcp_input_delayed_close+0x7c>)
 8015c58:	f7ff fa52 	bl	8015100 <tcp_pcb_remove>
    tcp_free(pcb);
 8015c5c:	6878      	ldr	r0, [r7, #4]
 8015c5e:	f7fd fd6d 	bl	801373c <tcp_free>
    return 1;
 8015c62:	2301      	movs	r3, #1
 8015c64:	e000      	b.n	8015c68 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8015c66:	2300      	movs	r3, #0
}
 8015c68:	4618      	mov	r0, r3
 8015c6a:	3708      	adds	r7, #8
 8015c6c:	46bd      	mov	sp, r7
 8015c6e:	bd80      	pop	{r7, pc}
 8015c70:	08022db8 	.word	0x08022db8
 8015c74:	08022f88 	.word	0x08022f88
 8015c78:	08022e04 	.word	0x08022e04
 8015c7c:	2000afd9 	.word	0x2000afd9
 8015c80:	200139f4 	.word	0x200139f4

08015c84 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015c84:	b590      	push	{r4, r7, lr}
 8015c86:	b08b      	sub	sp, #44	; 0x2c
 8015c88:	af04      	add	r7, sp, #16
 8015c8a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8015c8c:	4b6f      	ldr	r3, [pc, #444]	; (8015e4c <tcp_listen_input+0x1c8>)
 8015c8e:	781b      	ldrb	r3, [r3, #0]
 8015c90:	f003 0304 	and.w	r3, r3, #4
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	f040 80d2 	bne.w	8015e3e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d106      	bne.n	8015cae <tcp_listen_input+0x2a>
 8015ca0:	4b6b      	ldr	r3, [pc, #428]	; (8015e50 <tcp_listen_input+0x1cc>)
 8015ca2:	f240 2281 	movw	r2, #641	; 0x281
 8015ca6:	496b      	ldr	r1, [pc, #428]	; (8015e54 <tcp_listen_input+0x1d0>)
 8015ca8:	486b      	ldr	r0, [pc, #428]	; (8015e58 <tcp_listen_input+0x1d4>)
 8015caa:	f009 fff5 	bl	801fc98 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8015cae:	4b67      	ldr	r3, [pc, #412]	; (8015e4c <tcp_listen_input+0x1c8>)
 8015cb0:	781b      	ldrb	r3, [r3, #0]
 8015cb2:	f003 0310 	and.w	r3, r3, #16
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d019      	beq.n	8015cee <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015cba:	4b68      	ldr	r3, [pc, #416]	; (8015e5c <tcp_listen_input+0x1d8>)
 8015cbc:	6819      	ldr	r1, [r3, #0]
 8015cbe:	4b68      	ldr	r3, [pc, #416]	; (8015e60 <tcp_listen_input+0x1dc>)
 8015cc0:	881b      	ldrh	r3, [r3, #0]
 8015cc2:	461a      	mov	r2, r3
 8015cc4:	4b67      	ldr	r3, [pc, #412]	; (8015e64 <tcp_listen_input+0x1e0>)
 8015cc6:	681b      	ldr	r3, [r3, #0]
 8015cc8:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015cca:	4b67      	ldr	r3, [pc, #412]	; (8015e68 <tcp_listen_input+0x1e4>)
 8015ccc:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015cce:	885b      	ldrh	r3, [r3, #2]
 8015cd0:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015cd2:	4a65      	ldr	r2, [pc, #404]	; (8015e68 <tcp_listen_input+0x1e4>)
 8015cd4:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015cd6:	8812      	ldrh	r2, [r2, #0]
 8015cd8:	b292      	uxth	r2, r2
 8015cda:	9202      	str	r2, [sp, #8]
 8015cdc:	9301      	str	r3, [sp, #4]
 8015cde:	4b63      	ldr	r3, [pc, #396]	; (8015e6c <tcp_listen_input+0x1e8>)
 8015ce0:	9300      	str	r3, [sp, #0]
 8015ce2:	4b63      	ldr	r3, [pc, #396]	; (8015e70 <tcp_listen_input+0x1ec>)
 8015ce4:	4602      	mov	r2, r0
 8015ce6:	6878      	ldr	r0, [r7, #4]
 8015ce8:	f003 fbd6 	bl	8019498 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015cec:	e0a9      	b.n	8015e42 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015cee:	4b57      	ldr	r3, [pc, #348]	; (8015e4c <tcp_listen_input+0x1c8>)
 8015cf0:	781b      	ldrb	r3, [r3, #0]
 8015cf2:	f003 0302 	and.w	r3, r3, #2
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	f000 80a3 	beq.w	8015e42 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	7d5b      	ldrb	r3, [r3, #21]
 8015d00:	4618      	mov	r0, r3
 8015d02:	f7ff f85b 	bl	8014dbc <tcp_alloc>
 8015d06:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8015d08:	697b      	ldr	r3, [r7, #20]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d111      	bne.n	8015d32 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	699b      	ldr	r3, [r3, #24]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d00a      	beq.n	8015d2c <tcp_listen_input+0xa8>
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	699b      	ldr	r3, [r3, #24]
 8015d1a:	687a      	ldr	r2, [r7, #4]
 8015d1c:	6910      	ldr	r0, [r2, #16]
 8015d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8015d22:	2100      	movs	r1, #0
 8015d24:	4798      	blx	r3
 8015d26:	4603      	mov	r3, r0
 8015d28:	73bb      	strb	r3, [r7, #14]
      return;
 8015d2a:	e08b      	b.n	8015e44 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015d2c:	23f0      	movs	r3, #240	; 0xf0
 8015d2e:	73bb      	strb	r3, [r7, #14]
      return;
 8015d30:	e088      	b.n	8015e44 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015d32:	4b50      	ldr	r3, [pc, #320]	; (8015e74 <tcp_listen_input+0x1f0>)
 8015d34:	695a      	ldr	r2, [r3, #20]
 8015d36:	697b      	ldr	r3, [r7, #20]
 8015d38:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8015d3a:	4b4e      	ldr	r3, [pc, #312]	; (8015e74 <tcp_listen_input+0x1f0>)
 8015d3c:	691a      	ldr	r2, [r3, #16]
 8015d3e:	697b      	ldr	r3, [r7, #20]
 8015d40:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	8ada      	ldrh	r2, [r3, #22]
 8015d46:	697b      	ldr	r3, [r7, #20]
 8015d48:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8015d4a:	4b47      	ldr	r3, [pc, #284]	; (8015e68 <tcp_listen_input+0x1e4>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	881b      	ldrh	r3, [r3, #0]
 8015d50:	b29a      	uxth	r2, r3
 8015d52:	697b      	ldr	r3, [r7, #20]
 8015d54:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8015d56:	697b      	ldr	r3, [r7, #20]
 8015d58:	2203      	movs	r2, #3
 8015d5a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015d5c:	4b41      	ldr	r3, [pc, #260]	; (8015e64 <tcp_listen_input+0x1e0>)
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	1c5a      	adds	r2, r3, #1
 8015d62:	697b      	ldr	r3, [r7, #20]
 8015d64:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8015d66:	697b      	ldr	r3, [r7, #20]
 8015d68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015d6a:	697b      	ldr	r3, [r7, #20]
 8015d6c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8015d6e:	6978      	ldr	r0, [r7, #20]
 8015d70:	f7ff fa5a 	bl	8015228 <tcp_next_iss>
 8015d74:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8015d76:	697b      	ldr	r3, [r7, #20]
 8015d78:	693a      	ldr	r2, [r7, #16]
 8015d7a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8015d7c:	697b      	ldr	r3, [r7, #20]
 8015d7e:	693a      	ldr	r2, [r7, #16]
 8015d80:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8015d82:	697b      	ldr	r3, [r7, #20]
 8015d84:	693a      	ldr	r2, [r7, #16]
 8015d86:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8015d88:	697b      	ldr	r3, [r7, #20]
 8015d8a:	693a      	ldr	r2, [r7, #16]
 8015d8c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8015d8e:	4b35      	ldr	r3, [pc, #212]	; (8015e64 <tcp_listen_input+0x1e0>)
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	1e5a      	subs	r2, r3, #1
 8015d94:	697b      	ldr	r3, [r7, #20]
 8015d96:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	691a      	ldr	r2, [r3, #16]
 8015d9c:	697b      	ldr	r3, [r7, #20]
 8015d9e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8015da0:	697b      	ldr	r3, [r7, #20]
 8015da2:	687a      	ldr	r2, [r7, #4]
 8015da4:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	7a5b      	ldrb	r3, [r3, #9]
 8015daa:	f003 030c 	and.w	r3, r3, #12
 8015dae:	b2da      	uxtb	r2, r3
 8015db0:	697b      	ldr	r3, [r7, #20]
 8015db2:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	7a1a      	ldrb	r2, [r3, #8]
 8015db8:	697b      	ldr	r3, [r7, #20]
 8015dba:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8015dbc:	4b2e      	ldr	r3, [pc, #184]	; (8015e78 <tcp_listen_input+0x1f4>)
 8015dbe:	681a      	ldr	r2, [r3, #0]
 8015dc0:	697b      	ldr	r3, [r7, #20]
 8015dc2:	60da      	str	r2, [r3, #12]
 8015dc4:	4a2c      	ldr	r2, [pc, #176]	; (8015e78 <tcp_listen_input+0x1f4>)
 8015dc6:	697b      	ldr	r3, [r7, #20]
 8015dc8:	6013      	str	r3, [r2, #0]
 8015dca:	f003 fd27 	bl	801981c <tcp_timer_needed>
 8015dce:	4b2b      	ldr	r3, [pc, #172]	; (8015e7c <tcp_listen_input+0x1f8>)
 8015dd0:	2201      	movs	r2, #1
 8015dd2:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015dd4:	6978      	ldr	r0, [r7, #20]
 8015dd6:	f001 fd8d 	bl	80178f4 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8015dda:	4b23      	ldr	r3, [pc, #140]	; (8015e68 <tcp_listen_input+0x1e4>)
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	89db      	ldrh	r3, [r3, #14]
 8015de0:	b29a      	uxth	r2, r3
 8015de2:	697b      	ldr	r3, [r7, #20]
 8015de4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8015de8:	697b      	ldr	r3, [r7, #20]
 8015dea:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015dee:	697b      	ldr	r3, [r7, #20]
 8015df0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015df4:	697b      	ldr	r3, [r7, #20]
 8015df6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8015df8:	697b      	ldr	r3, [r7, #20]
 8015dfa:	3304      	adds	r3, #4
 8015dfc:	4618      	mov	r0, r3
 8015dfe:	f007 fabf 	bl	801d380 <ip4_route>
 8015e02:	4601      	mov	r1, r0
 8015e04:	697b      	ldr	r3, [r7, #20]
 8015e06:	3304      	adds	r3, #4
 8015e08:	461a      	mov	r2, r3
 8015e0a:	4620      	mov	r0, r4
 8015e0c:	f7ff fa32 	bl	8015274 <tcp_eff_send_mss_netif>
 8015e10:	4603      	mov	r3, r0
 8015e12:	461a      	mov	r2, r3
 8015e14:	697b      	ldr	r3, [r7, #20]
 8015e16:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8015e18:	2112      	movs	r1, #18
 8015e1a:	6978      	ldr	r0, [r7, #20]
 8015e1c:	f002 fc9a 	bl	8018754 <tcp_enqueue_flags>
 8015e20:	4603      	mov	r3, r0
 8015e22:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d004      	beq.n	8015e36 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015e2c:	2100      	movs	r1, #0
 8015e2e:	6978      	ldr	r0, [r7, #20]
 8015e30:	f7fd ff0a 	bl	8013c48 <tcp_abandon>
      return;
 8015e34:	e006      	b.n	8015e44 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8015e36:	6978      	ldr	r0, [r7, #20]
 8015e38:	f002 fd7a 	bl	8018930 <tcp_output>
  return;
 8015e3c:	e001      	b.n	8015e42 <tcp_listen_input+0x1be>
    return;
 8015e3e:	bf00      	nop
 8015e40:	e000      	b.n	8015e44 <tcp_listen_input+0x1c0>
  return;
 8015e42:	bf00      	nop
}
 8015e44:	371c      	adds	r7, #28
 8015e46:	46bd      	mov	sp, r7
 8015e48:	bd90      	pop	{r4, r7, pc}
 8015e4a:	bf00      	nop
 8015e4c:	2000afd8 	.word	0x2000afd8
 8015e50:	08022db8 	.word	0x08022db8
 8015e54:	08022fb0 	.word	0x08022fb0
 8015e58:	08022e04 	.word	0x08022e04
 8015e5c:	2000afd0 	.word	0x2000afd0
 8015e60:	2000afd6 	.word	0x2000afd6
 8015e64:	2000afcc 	.word	0x2000afcc
 8015e68:	2000afbc 	.word	0x2000afbc
 8015e6c:	200102d0 	.word	0x200102d0
 8015e70:	200102d4 	.word	0x200102d4
 8015e74:	200102c0 	.word	0x200102c0
 8015e78:	200139f4 	.word	0x200139f4
 8015e7c:	200139f0 	.word	0x200139f0

08015e80 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8015e80:	b580      	push	{r7, lr}
 8015e82:	b086      	sub	sp, #24
 8015e84:	af04      	add	r7, sp, #16
 8015e86:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8015e88:	4b2f      	ldr	r3, [pc, #188]	; (8015f48 <tcp_timewait_input+0xc8>)
 8015e8a:	781b      	ldrb	r3, [r3, #0]
 8015e8c:	f003 0304 	and.w	r3, r3, #4
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d153      	bne.n	8015f3c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d106      	bne.n	8015ea8 <tcp_timewait_input+0x28>
 8015e9a:	4b2c      	ldr	r3, [pc, #176]	; (8015f4c <tcp_timewait_input+0xcc>)
 8015e9c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8015ea0:	492b      	ldr	r1, [pc, #172]	; (8015f50 <tcp_timewait_input+0xd0>)
 8015ea2:	482c      	ldr	r0, [pc, #176]	; (8015f54 <tcp_timewait_input+0xd4>)
 8015ea4:	f009 fef8 	bl	801fc98 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8015ea8:	4b27      	ldr	r3, [pc, #156]	; (8015f48 <tcp_timewait_input+0xc8>)
 8015eaa:	781b      	ldrb	r3, [r3, #0]
 8015eac:	f003 0302 	and.w	r3, r3, #2
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d02a      	beq.n	8015f0a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8015eb4:	4b28      	ldr	r3, [pc, #160]	; (8015f58 <tcp_timewait_input+0xd8>)
 8015eb6:	681a      	ldr	r2, [r3, #0]
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ebc:	1ad3      	subs	r3, r2, r3
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	db2d      	blt.n	8015f1e <tcp_timewait_input+0x9e>
 8015ec2:	4b25      	ldr	r3, [pc, #148]	; (8015f58 <tcp_timewait_input+0xd8>)
 8015ec4:	681a      	ldr	r2, [r3, #0]
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015eca:	6879      	ldr	r1, [r7, #4]
 8015ecc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015ece:	440b      	add	r3, r1
 8015ed0:	1ad3      	subs	r3, r2, r3
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	dc23      	bgt.n	8015f1e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015ed6:	4b21      	ldr	r3, [pc, #132]	; (8015f5c <tcp_timewait_input+0xdc>)
 8015ed8:	6819      	ldr	r1, [r3, #0]
 8015eda:	4b21      	ldr	r3, [pc, #132]	; (8015f60 <tcp_timewait_input+0xe0>)
 8015edc:	881b      	ldrh	r3, [r3, #0]
 8015ede:	461a      	mov	r2, r3
 8015ee0:	4b1d      	ldr	r3, [pc, #116]	; (8015f58 <tcp_timewait_input+0xd8>)
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015ee6:	4b1f      	ldr	r3, [pc, #124]	; (8015f64 <tcp_timewait_input+0xe4>)
 8015ee8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015eea:	885b      	ldrh	r3, [r3, #2]
 8015eec:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015eee:	4a1d      	ldr	r2, [pc, #116]	; (8015f64 <tcp_timewait_input+0xe4>)
 8015ef0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015ef2:	8812      	ldrh	r2, [r2, #0]
 8015ef4:	b292      	uxth	r2, r2
 8015ef6:	9202      	str	r2, [sp, #8]
 8015ef8:	9301      	str	r3, [sp, #4]
 8015efa:	4b1b      	ldr	r3, [pc, #108]	; (8015f68 <tcp_timewait_input+0xe8>)
 8015efc:	9300      	str	r3, [sp, #0]
 8015efe:	4b1b      	ldr	r3, [pc, #108]	; (8015f6c <tcp_timewait_input+0xec>)
 8015f00:	4602      	mov	r2, r0
 8015f02:	6878      	ldr	r0, [r7, #4]
 8015f04:	f003 fac8 	bl	8019498 <tcp_rst>
      return;
 8015f08:	e01b      	b.n	8015f42 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8015f0a:	4b0f      	ldr	r3, [pc, #60]	; (8015f48 <tcp_timewait_input+0xc8>)
 8015f0c:	781b      	ldrb	r3, [r3, #0]
 8015f0e:	f003 0301 	and.w	r3, r3, #1
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d003      	beq.n	8015f1e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8015f16:	4b16      	ldr	r3, [pc, #88]	; (8015f70 <tcp_timewait_input+0xf0>)
 8015f18:	681a      	ldr	r2, [r3, #0]
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015f1e:	4b10      	ldr	r3, [pc, #64]	; (8015f60 <tcp_timewait_input+0xe0>)
 8015f20:	881b      	ldrh	r3, [r3, #0]
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d00c      	beq.n	8015f40 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	8b5b      	ldrh	r3, [r3, #26]
 8015f2a:	f043 0302 	orr.w	r3, r3, #2
 8015f2e:	b29a      	uxth	r2, r3
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015f34:	6878      	ldr	r0, [r7, #4]
 8015f36:	f002 fcfb 	bl	8018930 <tcp_output>
  }
  return;
 8015f3a:	e001      	b.n	8015f40 <tcp_timewait_input+0xc0>
    return;
 8015f3c:	bf00      	nop
 8015f3e:	e000      	b.n	8015f42 <tcp_timewait_input+0xc2>
  return;
 8015f40:	bf00      	nop
}
 8015f42:	3708      	adds	r7, #8
 8015f44:	46bd      	mov	sp, r7
 8015f46:	bd80      	pop	{r7, pc}
 8015f48:	2000afd8 	.word	0x2000afd8
 8015f4c:	08022db8 	.word	0x08022db8
 8015f50:	08022fd0 	.word	0x08022fd0
 8015f54:	08022e04 	.word	0x08022e04
 8015f58:	2000afcc 	.word	0x2000afcc
 8015f5c:	2000afd0 	.word	0x2000afd0
 8015f60:	2000afd6 	.word	0x2000afd6
 8015f64:	2000afbc 	.word	0x2000afbc
 8015f68:	200102d0 	.word	0x200102d0
 8015f6c:	200102d4 	.word	0x200102d4
 8015f70:	200139f8 	.word	0x200139f8

08015f74 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8015f74:	b590      	push	{r4, r7, lr}
 8015f76:	b08d      	sub	sp, #52	; 0x34
 8015f78:	af04      	add	r7, sp, #16
 8015f7a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8015f7c:	2300      	movs	r3, #0
 8015f7e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8015f80:	2300      	movs	r3, #0
 8015f82:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d106      	bne.n	8015f98 <tcp_process+0x24>
 8015f8a:	4ba5      	ldr	r3, [pc, #660]	; (8016220 <tcp_process+0x2ac>)
 8015f8c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8015f90:	49a4      	ldr	r1, [pc, #656]	; (8016224 <tcp_process+0x2b0>)
 8015f92:	48a5      	ldr	r0, [pc, #660]	; (8016228 <tcp_process+0x2b4>)
 8015f94:	f009 fe80 	bl	801fc98 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8015f98:	4ba4      	ldr	r3, [pc, #656]	; (801622c <tcp_process+0x2b8>)
 8015f9a:	781b      	ldrb	r3, [r3, #0]
 8015f9c:	f003 0304 	and.w	r3, r3, #4
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d04e      	beq.n	8016042 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	7d1b      	ldrb	r3, [r3, #20]
 8015fa8:	2b02      	cmp	r3, #2
 8015faa:	d108      	bne.n	8015fbe <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015fb0:	4b9f      	ldr	r3, [pc, #636]	; (8016230 <tcp_process+0x2bc>)
 8015fb2:	681b      	ldr	r3, [r3, #0]
 8015fb4:	429a      	cmp	r2, r3
 8015fb6:	d123      	bne.n	8016000 <tcp_process+0x8c>
        acceptable = 1;
 8015fb8:	2301      	movs	r3, #1
 8015fba:	76fb      	strb	r3, [r7, #27]
 8015fbc:	e020      	b.n	8016000 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015fc2:	4b9c      	ldr	r3, [pc, #624]	; (8016234 <tcp_process+0x2c0>)
 8015fc4:	681b      	ldr	r3, [r3, #0]
 8015fc6:	429a      	cmp	r2, r3
 8015fc8:	d102      	bne.n	8015fd0 <tcp_process+0x5c>
        acceptable = 1;
 8015fca:	2301      	movs	r3, #1
 8015fcc:	76fb      	strb	r3, [r7, #27]
 8015fce:	e017      	b.n	8016000 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015fd0:	4b98      	ldr	r3, [pc, #608]	; (8016234 <tcp_process+0x2c0>)
 8015fd2:	681a      	ldr	r2, [r3, #0]
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015fd8:	1ad3      	subs	r3, r2, r3
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	db10      	blt.n	8016000 <tcp_process+0x8c>
 8015fde:	4b95      	ldr	r3, [pc, #596]	; (8016234 <tcp_process+0x2c0>)
 8015fe0:	681a      	ldr	r2, [r3, #0]
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015fe6:	6879      	ldr	r1, [r7, #4]
 8015fe8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015fea:	440b      	add	r3, r1
 8015fec:	1ad3      	subs	r3, r2, r3
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	dc06      	bgt.n	8016000 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	8b5b      	ldrh	r3, [r3, #26]
 8015ff6:	f043 0302 	orr.w	r3, r3, #2
 8015ffa:	b29a      	uxth	r2, r3
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016000:	7efb      	ldrb	r3, [r7, #27]
 8016002:	2b00      	cmp	r3, #0
 8016004:	d01b      	beq.n	801603e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	7d1b      	ldrb	r3, [r3, #20]
 801600a:	2b00      	cmp	r3, #0
 801600c:	d106      	bne.n	801601c <tcp_process+0xa8>
 801600e:	4b84      	ldr	r3, [pc, #528]	; (8016220 <tcp_process+0x2ac>)
 8016010:	f44f 724e 	mov.w	r2, #824	; 0x338
 8016014:	4988      	ldr	r1, [pc, #544]	; (8016238 <tcp_process+0x2c4>)
 8016016:	4884      	ldr	r0, [pc, #528]	; (8016228 <tcp_process+0x2b4>)
 8016018:	f009 fe3e 	bl	801fc98 <iprintf>
      recv_flags |= TF_RESET;
 801601c:	4b87      	ldr	r3, [pc, #540]	; (801623c <tcp_process+0x2c8>)
 801601e:	781b      	ldrb	r3, [r3, #0]
 8016020:	f043 0308 	orr.w	r3, r3, #8
 8016024:	b2da      	uxtb	r2, r3
 8016026:	4b85      	ldr	r3, [pc, #532]	; (801623c <tcp_process+0x2c8>)
 8016028:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	8b5b      	ldrh	r3, [r3, #26]
 801602e:	f023 0301 	bic.w	r3, r3, #1
 8016032:	b29a      	uxth	r2, r3
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016038:	f06f 030d 	mvn.w	r3, #13
 801603c:	e37a      	b.n	8016734 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801603e:	2300      	movs	r3, #0
 8016040:	e378      	b.n	8016734 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016042:	4b7a      	ldr	r3, [pc, #488]	; (801622c <tcp_process+0x2b8>)
 8016044:	781b      	ldrb	r3, [r3, #0]
 8016046:	f003 0302 	and.w	r3, r3, #2
 801604a:	2b00      	cmp	r3, #0
 801604c:	d010      	beq.n	8016070 <tcp_process+0xfc>
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	7d1b      	ldrb	r3, [r3, #20]
 8016052:	2b02      	cmp	r3, #2
 8016054:	d00c      	beq.n	8016070 <tcp_process+0xfc>
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	7d1b      	ldrb	r3, [r3, #20]
 801605a:	2b03      	cmp	r3, #3
 801605c:	d008      	beq.n	8016070 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	8b5b      	ldrh	r3, [r3, #26]
 8016062:	f043 0302 	orr.w	r3, r3, #2
 8016066:	b29a      	uxth	r2, r3
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 801606c:	2300      	movs	r3, #0
 801606e:	e361      	b.n	8016734 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	8b5b      	ldrh	r3, [r3, #26]
 8016074:	f003 0310 	and.w	r3, r3, #16
 8016078:	2b00      	cmp	r3, #0
 801607a:	d103      	bne.n	8016084 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801607c:	4b70      	ldr	r3, [pc, #448]	; (8016240 <tcp_process+0x2cc>)
 801607e:	681a      	ldr	r2, [r3, #0]
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	2200      	movs	r2, #0
 8016088:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2200      	movs	r2, #0
 8016090:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8016094:	6878      	ldr	r0, [r7, #4]
 8016096:	f001 fc2d 	bl	80178f4 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	7d1b      	ldrb	r3, [r3, #20]
 801609e:	3b02      	subs	r3, #2
 80160a0:	2b07      	cmp	r3, #7
 80160a2:	f200 8337 	bhi.w	8016714 <tcp_process+0x7a0>
 80160a6:	a201      	add	r2, pc, #4	; (adr r2, 80160ac <tcp_process+0x138>)
 80160a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80160ac:	080160cd 	.word	0x080160cd
 80160b0:	080162fd 	.word	0x080162fd
 80160b4:	08016475 	.word	0x08016475
 80160b8:	0801649f 	.word	0x0801649f
 80160bc:	080165c3 	.word	0x080165c3
 80160c0:	08016475 	.word	0x08016475
 80160c4:	0801664f 	.word	0x0801664f
 80160c8:	080166df 	.word	0x080166df
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80160cc:	4b57      	ldr	r3, [pc, #348]	; (801622c <tcp_process+0x2b8>)
 80160ce:	781b      	ldrb	r3, [r3, #0]
 80160d0:	f003 0310 	and.w	r3, r3, #16
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	f000 80e4 	beq.w	80162a2 <tcp_process+0x32e>
 80160da:	4b54      	ldr	r3, [pc, #336]	; (801622c <tcp_process+0x2b8>)
 80160dc:	781b      	ldrb	r3, [r3, #0]
 80160de:	f003 0302 	and.w	r3, r3, #2
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	f000 80dd 	beq.w	80162a2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80160ec:	1c5a      	adds	r2, r3, #1
 80160ee:	4b50      	ldr	r3, [pc, #320]	; (8016230 <tcp_process+0x2bc>)
 80160f0:	681b      	ldr	r3, [r3, #0]
 80160f2:	429a      	cmp	r2, r3
 80160f4:	f040 80d5 	bne.w	80162a2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80160f8:	4b4e      	ldr	r3, [pc, #312]	; (8016234 <tcp_process+0x2c0>)
 80160fa:	681b      	ldr	r3, [r3, #0]
 80160fc:	1c5a      	adds	r2, r3, #1
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801610a:	4b49      	ldr	r3, [pc, #292]	; (8016230 <tcp_process+0x2bc>)
 801610c:	681a      	ldr	r2, [r3, #0]
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016112:	4b4c      	ldr	r3, [pc, #304]	; (8016244 <tcp_process+0x2d0>)
 8016114:	681b      	ldr	r3, [r3, #0]
 8016116:	89db      	ldrh	r3, [r3, #14]
 8016118:	b29a      	uxth	r2, r3
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801612c:	4b41      	ldr	r3, [pc, #260]	; (8016234 <tcp_process+0x2c0>)
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	1e5a      	subs	r2, r3, #1
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	2204      	movs	r2, #4
 801613a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	3304      	adds	r3, #4
 8016144:	4618      	mov	r0, r3
 8016146:	f007 f91b 	bl	801d380 <ip4_route>
 801614a:	4601      	mov	r1, r0
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	3304      	adds	r3, #4
 8016150:	461a      	mov	r2, r3
 8016152:	4620      	mov	r0, r4
 8016154:	f7ff f88e 	bl	8015274 <tcp_eff_send_mss_netif>
 8016158:	4603      	mov	r3, r0
 801615a:	461a      	mov	r2, r3
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016164:	009a      	lsls	r2, r3, #2
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801616a:	005b      	lsls	r3, r3, #1
 801616c:	f241 111c 	movw	r1, #4380	; 0x111c
 8016170:	428b      	cmp	r3, r1
 8016172:	bf38      	it	cc
 8016174:	460b      	movcc	r3, r1
 8016176:	429a      	cmp	r2, r3
 8016178:	d204      	bcs.n	8016184 <tcp_process+0x210>
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801617e:	009b      	lsls	r3, r3, #2
 8016180:	b29b      	uxth	r3, r3
 8016182:	e00d      	b.n	80161a0 <tcp_process+0x22c>
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016188:	005b      	lsls	r3, r3, #1
 801618a:	f241 121c 	movw	r2, #4380	; 0x111c
 801618e:	4293      	cmp	r3, r2
 8016190:	d904      	bls.n	801619c <tcp_process+0x228>
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016196:	005b      	lsls	r3, r3, #1
 8016198:	b29b      	uxth	r3, r3
 801619a:	e001      	b.n	80161a0 <tcp_process+0x22c>
 801619c:	f241 131c 	movw	r3, #4380	; 0x111c
 80161a0:	687a      	ldr	r2, [r7, #4]
 80161a2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d106      	bne.n	80161be <tcp_process+0x24a>
 80161b0:	4b1b      	ldr	r3, [pc, #108]	; (8016220 <tcp_process+0x2ac>)
 80161b2:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80161b6:	4924      	ldr	r1, [pc, #144]	; (8016248 <tcp_process+0x2d4>)
 80161b8:	481b      	ldr	r0, [pc, #108]	; (8016228 <tcp_process+0x2b4>)
 80161ba:	f009 fd6d 	bl	801fc98 <iprintf>
        --pcb->snd_queuelen;
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80161c4:	3b01      	subs	r3, #1
 80161c6:	b29a      	uxth	r2, r3
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80161d2:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80161d4:	69fb      	ldr	r3, [r7, #28]
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	d111      	bne.n	80161fe <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80161de:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80161e0:	69fb      	ldr	r3, [r7, #28]
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	d106      	bne.n	80161f4 <tcp_process+0x280>
 80161e6:	4b0e      	ldr	r3, [pc, #56]	; (8016220 <tcp_process+0x2ac>)
 80161e8:	f44f 725d 	mov.w	r2, #884	; 0x374
 80161ec:	4917      	ldr	r1, [pc, #92]	; (801624c <tcp_process+0x2d8>)
 80161ee:	480e      	ldr	r0, [pc, #56]	; (8016228 <tcp_process+0x2b4>)
 80161f0:	f009 fd52 	bl	801fc98 <iprintf>
          pcb->unsent = rseg->next;
 80161f4:	69fb      	ldr	r3, [r7, #28]
 80161f6:	681a      	ldr	r2, [r3, #0]
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	66da      	str	r2, [r3, #108]	; 0x6c
 80161fc:	e003      	b.n	8016206 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80161fe:	69fb      	ldr	r3, [r7, #28]
 8016200:	681a      	ldr	r2, [r3, #0]
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8016206:	69f8      	ldr	r0, [r7, #28]
 8016208:	f7fe fc6f 	bl	8014aea <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016210:	2b00      	cmp	r3, #0
 8016212:	d11d      	bne.n	8016250 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801621a:	861a      	strh	r2, [r3, #48]	; 0x30
 801621c:	e01f      	b.n	801625e <tcp_process+0x2ea>
 801621e:	bf00      	nop
 8016220:	08022db8 	.word	0x08022db8
 8016224:	08022ff0 	.word	0x08022ff0
 8016228:	08022e04 	.word	0x08022e04
 801622c:	2000afd8 	.word	0x2000afd8
 8016230:	2000afd0 	.word	0x2000afd0
 8016234:	2000afcc 	.word	0x2000afcc
 8016238:	0802300c 	.word	0x0802300c
 801623c:	2000afd9 	.word	0x2000afd9
 8016240:	200139f8 	.word	0x200139f8
 8016244:	2000afbc 	.word	0x2000afbc
 8016248:	0802302c 	.word	0x0802302c
 801624c:	08023044 	.word	0x08023044
        } else {
          pcb->rtime = 0;
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	2200      	movs	r2, #0
 8016254:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	2200      	movs	r2, #0
 801625a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016264:	2b00      	cmp	r3, #0
 8016266:	d00a      	beq.n	801627e <tcp_process+0x30a>
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801626e:	687a      	ldr	r2, [r7, #4]
 8016270:	6910      	ldr	r0, [r2, #16]
 8016272:	2200      	movs	r2, #0
 8016274:	6879      	ldr	r1, [r7, #4]
 8016276:	4798      	blx	r3
 8016278:	4603      	mov	r3, r0
 801627a:	76bb      	strb	r3, [r7, #26]
 801627c:	e001      	b.n	8016282 <tcp_process+0x30e>
 801627e:	2300      	movs	r3, #0
 8016280:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8016282:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016286:	f113 0f0d 	cmn.w	r3, #13
 801628a:	d102      	bne.n	8016292 <tcp_process+0x31e>
          return ERR_ABRT;
 801628c:	f06f 030c 	mvn.w	r3, #12
 8016290:	e250      	b.n	8016734 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	8b5b      	ldrh	r3, [r3, #26]
 8016296:	f043 0302 	orr.w	r3, r3, #2
 801629a:	b29a      	uxth	r2, r3
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80162a0:	e23a      	b.n	8016718 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80162a2:	4b9d      	ldr	r3, [pc, #628]	; (8016518 <tcp_process+0x5a4>)
 80162a4:	781b      	ldrb	r3, [r3, #0]
 80162a6:	f003 0310 	and.w	r3, r3, #16
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	f000 8234 	beq.w	8016718 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80162b0:	4b9a      	ldr	r3, [pc, #616]	; (801651c <tcp_process+0x5a8>)
 80162b2:	6819      	ldr	r1, [r3, #0]
 80162b4:	4b9a      	ldr	r3, [pc, #616]	; (8016520 <tcp_process+0x5ac>)
 80162b6:	881b      	ldrh	r3, [r3, #0]
 80162b8:	461a      	mov	r2, r3
 80162ba:	4b9a      	ldr	r3, [pc, #616]	; (8016524 <tcp_process+0x5b0>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80162c0:	4b99      	ldr	r3, [pc, #612]	; (8016528 <tcp_process+0x5b4>)
 80162c2:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80162c4:	885b      	ldrh	r3, [r3, #2]
 80162c6:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80162c8:	4a97      	ldr	r2, [pc, #604]	; (8016528 <tcp_process+0x5b4>)
 80162ca:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80162cc:	8812      	ldrh	r2, [r2, #0]
 80162ce:	b292      	uxth	r2, r2
 80162d0:	9202      	str	r2, [sp, #8]
 80162d2:	9301      	str	r3, [sp, #4]
 80162d4:	4b95      	ldr	r3, [pc, #596]	; (801652c <tcp_process+0x5b8>)
 80162d6:	9300      	str	r3, [sp, #0]
 80162d8:	4b95      	ldr	r3, [pc, #596]	; (8016530 <tcp_process+0x5bc>)
 80162da:	4602      	mov	r2, r0
 80162dc:	6878      	ldr	r0, [r7, #4]
 80162de:	f003 f8db 	bl	8019498 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80162e8:	2b05      	cmp	r3, #5
 80162ea:	f200 8215 	bhi.w	8016718 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	2200      	movs	r2, #0
 80162f2:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80162f4:	6878      	ldr	r0, [r7, #4]
 80162f6:	f002 fea5 	bl	8019044 <tcp_rexmit_rto>
      break;
 80162fa:	e20d      	b.n	8016718 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80162fc:	4b86      	ldr	r3, [pc, #536]	; (8016518 <tcp_process+0x5a4>)
 80162fe:	781b      	ldrb	r3, [r3, #0]
 8016300:	f003 0310 	and.w	r3, r3, #16
 8016304:	2b00      	cmp	r3, #0
 8016306:	f000 80a1 	beq.w	801644c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801630a:	4b84      	ldr	r3, [pc, #528]	; (801651c <tcp_process+0x5a8>)
 801630c:	681a      	ldr	r2, [r3, #0]
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016312:	1ad3      	subs	r3, r2, r3
 8016314:	3b01      	subs	r3, #1
 8016316:	2b00      	cmp	r3, #0
 8016318:	db7e      	blt.n	8016418 <tcp_process+0x4a4>
 801631a:	4b80      	ldr	r3, [pc, #512]	; (801651c <tcp_process+0x5a8>)
 801631c:	681a      	ldr	r2, [r3, #0]
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016322:	1ad3      	subs	r3, r2, r3
 8016324:	2b00      	cmp	r3, #0
 8016326:	dc77      	bgt.n	8016418 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	2204      	movs	r2, #4
 801632c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016332:	2b00      	cmp	r3, #0
 8016334:	d102      	bne.n	801633c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016336:	23fa      	movs	r3, #250	; 0xfa
 8016338:	76bb      	strb	r3, [r7, #26]
 801633a:	e01d      	b.n	8016378 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016340:	699b      	ldr	r3, [r3, #24]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d106      	bne.n	8016354 <tcp_process+0x3e0>
 8016346:	4b7b      	ldr	r3, [pc, #492]	; (8016534 <tcp_process+0x5c0>)
 8016348:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801634c:	497a      	ldr	r1, [pc, #488]	; (8016538 <tcp_process+0x5c4>)
 801634e:	487b      	ldr	r0, [pc, #492]	; (801653c <tcp_process+0x5c8>)
 8016350:	f009 fca2 	bl	801fc98 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016358:	699b      	ldr	r3, [r3, #24]
 801635a:	2b00      	cmp	r3, #0
 801635c:	d00a      	beq.n	8016374 <tcp_process+0x400>
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016362:	699b      	ldr	r3, [r3, #24]
 8016364:	687a      	ldr	r2, [r7, #4]
 8016366:	6910      	ldr	r0, [r2, #16]
 8016368:	2200      	movs	r2, #0
 801636a:	6879      	ldr	r1, [r7, #4]
 801636c:	4798      	blx	r3
 801636e:	4603      	mov	r3, r0
 8016370:	76bb      	strb	r3, [r7, #26]
 8016372:	e001      	b.n	8016378 <tcp_process+0x404>
 8016374:	23f0      	movs	r3, #240	; 0xf0
 8016376:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016378:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801637c:	2b00      	cmp	r3, #0
 801637e:	d00a      	beq.n	8016396 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016380:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016384:	f113 0f0d 	cmn.w	r3, #13
 8016388:	d002      	beq.n	8016390 <tcp_process+0x41c>
              tcp_abort(pcb);
 801638a:	6878      	ldr	r0, [r7, #4]
 801638c:	f7fd fd1a 	bl	8013dc4 <tcp_abort>
            }
            return ERR_ABRT;
 8016390:	f06f 030c 	mvn.w	r3, #12
 8016394:	e1ce      	b.n	8016734 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8016396:	6878      	ldr	r0, [r7, #4]
 8016398:	f000 fae0 	bl	801695c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801639c:	4b68      	ldr	r3, [pc, #416]	; (8016540 <tcp_process+0x5cc>)
 801639e:	881b      	ldrh	r3, [r3, #0]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d005      	beq.n	80163b0 <tcp_process+0x43c>
            recv_acked--;
 80163a4:	4b66      	ldr	r3, [pc, #408]	; (8016540 <tcp_process+0x5cc>)
 80163a6:	881b      	ldrh	r3, [r3, #0]
 80163a8:	3b01      	subs	r3, #1
 80163aa:	b29a      	uxth	r2, r3
 80163ac:	4b64      	ldr	r3, [pc, #400]	; (8016540 <tcp_process+0x5cc>)
 80163ae:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80163b4:	009a      	lsls	r2, r3, #2
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80163ba:	005b      	lsls	r3, r3, #1
 80163bc:	f241 111c 	movw	r1, #4380	; 0x111c
 80163c0:	428b      	cmp	r3, r1
 80163c2:	bf38      	it	cc
 80163c4:	460b      	movcc	r3, r1
 80163c6:	429a      	cmp	r2, r3
 80163c8:	d204      	bcs.n	80163d4 <tcp_process+0x460>
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80163ce:	009b      	lsls	r3, r3, #2
 80163d0:	b29b      	uxth	r3, r3
 80163d2:	e00d      	b.n	80163f0 <tcp_process+0x47c>
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80163d8:	005b      	lsls	r3, r3, #1
 80163da:	f241 121c 	movw	r2, #4380	; 0x111c
 80163de:	4293      	cmp	r3, r2
 80163e0:	d904      	bls.n	80163ec <tcp_process+0x478>
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80163e6:	005b      	lsls	r3, r3, #1
 80163e8:	b29b      	uxth	r3, r3
 80163ea:	e001      	b.n	80163f0 <tcp_process+0x47c>
 80163ec:	f241 131c 	movw	r3, #4380	; 0x111c
 80163f0:	687a      	ldr	r2, [r7, #4]
 80163f2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80163f6:	4b53      	ldr	r3, [pc, #332]	; (8016544 <tcp_process+0x5d0>)
 80163f8:	781b      	ldrb	r3, [r3, #0]
 80163fa:	f003 0320 	and.w	r3, r3, #32
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d037      	beq.n	8016472 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	8b5b      	ldrh	r3, [r3, #26]
 8016406:	f043 0302 	orr.w	r3, r3, #2
 801640a:	b29a      	uxth	r2, r3
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	2207      	movs	r2, #7
 8016414:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016416:	e02c      	b.n	8016472 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016418:	4b40      	ldr	r3, [pc, #256]	; (801651c <tcp_process+0x5a8>)
 801641a:	6819      	ldr	r1, [r3, #0]
 801641c:	4b40      	ldr	r3, [pc, #256]	; (8016520 <tcp_process+0x5ac>)
 801641e:	881b      	ldrh	r3, [r3, #0]
 8016420:	461a      	mov	r2, r3
 8016422:	4b40      	ldr	r3, [pc, #256]	; (8016524 <tcp_process+0x5b0>)
 8016424:	681b      	ldr	r3, [r3, #0]
 8016426:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016428:	4b3f      	ldr	r3, [pc, #252]	; (8016528 <tcp_process+0x5b4>)
 801642a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801642c:	885b      	ldrh	r3, [r3, #2]
 801642e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016430:	4a3d      	ldr	r2, [pc, #244]	; (8016528 <tcp_process+0x5b4>)
 8016432:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016434:	8812      	ldrh	r2, [r2, #0]
 8016436:	b292      	uxth	r2, r2
 8016438:	9202      	str	r2, [sp, #8]
 801643a:	9301      	str	r3, [sp, #4]
 801643c:	4b3b      	ldr	r3, [pc, #236]	; (801652c <tcp_process+0x5b8>)
 801643e:	9300      	str	r3, [sp, #0]
 8016440:	4b3b      	ldr	r3, [pc, #236]	; (8016530 <tcp_process+0x5bc>)
 8016442:	4602      	mov	r2, r0
 8016444:	6878      	ldr	r0, [r7, #4]
 8016446:	f003 f827 	bl	8019498 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801644a:	e167      	b.n	801671c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801644c:	4b32      	ldr	r3, [pc, #200]	; (8016518 <tcp_process+0x5a4>)
 801644e:	781b      	ldrb	r3, [r3, #0]
 8016450:	f003 0302 	and.w	r3, r3, #2
 8016454:	2b00      	cmp	r3, #0
 8016456:	f000 8161 	beq.w	801671c <tcp_process+0x7a8>
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801645e:	1e5a      	subs	r2, r3, #1
 8016460:	4b30      	ldr	r3, [pc, #192]	; (8016524 <tcp_process+0x5b0>)
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	429a      	cmp	r2, r3
 8016466:	f040 8159 	bne.w	801671c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801646a:	6878      	ldr	r0, [r7, #4]
 801646c:	f002 fe0c 	bl	8019088 <tcp_rexmit>
      break;
 8016470:	e154      	b.n	801671c <tcp_process+0x7a8>
 8016472:	e153      	b.n	801671c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016474:	6878      	ldr	r0, [r7, #4]
 8016476:	f000 fa71 	bl	801695c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801647a:	4b32      	ldr	r3, [pc, #200]	; (8016544 <tcp_process+0x5d0>)
 801647c:	781b      	ldrb	r3, [r3, #0]
 801647e:	f003 0320 	and.w	r3, r3, #32
 8016482:	2b00      	cmp	r3, #0
 8016484:	f000 814c 	beq.w	8016720 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	8b5b      	ldrh	r3, [r3, #26]
 801648c:	f043 0302 	orr.w	r3, r3, #2
 8016490:	b29a      	uxth	r2, r3
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	2207      	movs	r2, #7
 801649a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801649c:	e140      	b.n	8016720 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801649e:	6878      	ldr	r0, [r7, #4]
 80164a0:	f000 fa5c 	bl	801695c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80164a4:	4b27      	ldr	r3, [pc, #156]	; (8016544 <tcp_process+0x5d0>)
 80164a6:	781b      	ldrb	r3, [r3, #0]
 80164a8:	f003 0320 	and.w	r3, r3, #32
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d071      	beq.n	8016594 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80164b0:	4b19      	ldr	r3, [pc, #100]	; (8016518 <tcp_process+0x5a4>)
 80164b2:	781b      	ldrb	r3, [r3, #0]
 80164b4:	f003 0310 	and.w	r3, r3, #16
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d060      	beq.n	801657e <tcp_process+0x60a>
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80164c0:	4b16      	ldr	r3, [pc, #88]	; (801651c <tcp_process+0x5a8>)
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	429a      	cmp	r2, r3
 80164c6:	d15a      	bne.n	801657e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80164c8:	687b      	ldr	r3, [r7, #4]
 80164ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d156      	bne.n	801657e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	8b5b      	ldrh	r3, [r3, #26]
 80164d4:	f043 0302 	orr.w	r3, r3, #2
 80164d8:	b29a      	uxth	r2, r3
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80164de:	6878      	ldr	r0, [r7, #4]
 80164e0:	f7fe fdbe 	bl	8015060 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80164e4:	4b18      	ldr	r3, [pc, #96]	; (8016548 <tcp_process+0x5d4>)
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	687a      	ldr	r2, [r7, #4]
 80164ea:	429a      	cmp	r2, r3
 80164ec:	d105      	bne.n	80164fa <tcp_process+0x586>
 80164ee:	4b16      	ldr	r3, [pc, #88]	; (8016548 <tcp_process+0x5d4>)
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	68db      	ldr	r3, [r3, #12]
 80164f4:	4a14      	ldr	r2, [pc, #80]	; (8016548 <tcp_process+0x5d4>)
 80164f6:	6013      	str	r3, [r2, #0]
 80164f8:	e02e      	b.n	8016558 <tcp_process+0x5e4>
 80164fa:	4b13      	ldr	r3, [pc, #76]	; (8016548 <tcp_process+0x5d4>)
 80164fc:	681b      	ldr	r3, [r3, #0]
 80164fe:	617b      	str	r3, [r7, #20]
 8016500:	e027      	b.n	8016552 <tcp_process+0x5de>
 8016502:	697b      	ldr	r3, [r7, #20]
 8016504:	68db      	ldr	r3, [r3, #12]
 8016506:	687a      	ldr	r2, [r7, #4]
 8016508:	429a      	cmp	r2, r3
 801650a:	d11f      	bne.n	801654c <tcp_process+0x5d8>
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	68da      	ldr	r2, [r3, #12]
 8016510:	697b      	ldr	r3, [r7, #20]
 8016512:	60da      	str	r2, [r3, #12]
 8016514:	e020      	b.n	8016558 <tcp_process+0x5e4>
 8016516:	bf00      	nop
 8016518:	2000afd8 	.word	0x2000afd8
 801651c:	2000afd0 	.word	0x2000afd0
 8016520:	2000afd6 	.word	0x2000afd6
 8016524:	2000afcc 	.word	0x2000afcc
 8016528:	2000afbc 	.word	0x2000afbc
 801652c:	200102d0 	.word	0x200102d0
 8016530:	200102d4 	.word	0x200102d4
 8016534:	08022db8 	.word	0x08022db8
 8016538:	08023058 	.word	0x08023058
 801653c:	08022e04 	.word	0x08022e04
 8016540:	2000afd4 	.word	0x2000afd4
 8016544:	2000afd9 	.word	0x2000afd9
 8016548:	200139f4 	.word	0x200139f4
 801654c:	697b      	ldr	r3, [r7, #20]
 801654e:	68db      	ldr	r3, [r3, #12]
 8016550:	617b      	str	r3, [r7, #20]
 8016552:	697b      	ldr	r3, [r7, #20]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d1d4      	bne.n	8016502 <tcp_process+0x58e>
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	2200      	movs	r2, #0
 801655c:	60da      	str	r2, [r3, #12]
 801655e:	4b77      	ldr	r3, [pc, #476]	; (801673c <tcp_process+0x7c8>)
 8016560:	2201      	movs	r2, #1
 8016562:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	220a      	movs	r2, #10
 8016568:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801656a:	4b75      	ldr	r3, [pc, #468]	; (8016740 <tcp_process+0x7cc>)
 801656c:	681a      	ldr	r2, [r3, #0]
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	60da      	str	r2, [r3, #12]
 8016572:	4a73      	ldr	r2, [pc, #460]	; (8016740 <tcp_process+0x7cc>)
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	6013      	str	r3, [r2, #0]
 8016578:	f003 f950 	bl	801981c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801657c:	e0d2      	b.n	8016724 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	8b5b      	ldrh	r3, [r3, #26]
 8016582:	f043 0302 	orr.w	r3, r3, #2
 8016586:	b29a      	uxth	r2, r3
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2208      	movs	r2, #8
 8016590:	751a      	strb	r2, [r3, #20]
      break;
 8016592:	e0c7      	b.n	8016724 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016594:	4b6b      	ldr	r3, [pc, #428]	; (8016744 <tcp_process+0x7d0>)
 8016596:	781b      	ldrb	r3, [r3, #0]
 8016598:	f003 0310 	and.w	r3, r3, #16
 801659c:	2b00      	cmp	r3, #0
 801659e:	f000 80c1 	beq.w	8016724 <tcp_process+0x7b0>
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80165a6:	4b68      	ldr	r3, [pc, #416]	; (8016748 <tcp_process+0x7d4>)
 80165a8:	681b      	ldr	r3, [r3, #0]
 80165aa:	429a      	cmp	r2, r3
 80165ac:	f040 80ba 	bne.w	8016724 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	f040 80b5 	bne.w	8016724 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	2206      	movs	r2, #6
 80165be:	751a      	strb	r2, [r3, #20]
      break;
 80165c0:	e0b0      	b.n	8016724 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80165c2:	6878      	ldr	r0, [r7, #4]
 80165c4:	f000 f9ca 	bl	801695c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80165c8:	4b60      	ldr	r3, [pc, #384]	; (801674c <tcp_process+0x7d8>)
 80165ca:	781b      	ldrb	r3, [r3, #0]
 80165cc:	f003 0320 	and.w	r3, r3, #32
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	f000 80a9 	beq.w	8016728 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	8b5b      	ldrh	r3, [r3, #26]
 80165da:	f043 0302 	orr.w	r3, r3, #2
 80165de:	b29a      	uxth	r2, r3
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80165e4:	6878      	ldr	r0, [r7, #4]
 80165e6:	f7fe fd3b 	bl	8015060 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80165ea:	4b59      	ldr	r3, [pc, #356]	; (8016750 <tcp_process+0x7dc>)
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	687a      	ldr	r2, [r7, #4]
 80165f0:	429a      	cmp	r2, r3
 80165f2:	d105      	bne.n	8016600 <tcp_process+0x68c>
 80165f4:	4b56      	ldr	r3, [pc, #344]	; (8016750 <tcp_process+0x7dc>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	68db      	ldr	r3, [r3, #12]
 80165fa:	4a55      	ldr	r2, [pc, #340]	; (8016750 <tcp_process+0x7dc>)
 80165fc:	6013      	str	r3, [r2, #0]
 80165fe:	e013      	b.n	8016628 <tcp_process+0x6b4>
 8016600:	4b53      	ldr	r3, [pc, #332]	; (8016750 <tcp_process+0x7dc>)
 8016602:	681b      	ldr	r3, [r3, #0]
 8016604:	613b      	str	r3, [r7, #16]
 8016606:	e00c      	b.n	8016622 <tcp_process+0x6ae>
 8016608:	693b      	ldr	r3, [r7, #16]
 801660a:	68db      	ldr	r3, [r3, #12]
 801660c:	687a      	ldr	r2, [r7, #4]
 801660e:	429a      	cmp	r2, r3
 8016610:	d104      	bne.n	801661c <tcp_process+0x6a8>
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	68da      	ldr	r2, [r3, #12]
 8016616:	693b      	ldr	r3, [r7, #16]
 8016618:	60da      	str	r2, [r3, #12]
 801661a:	e005      	b.n	8016628 <tcp_process+0x6b4>
 801661c:	693b      	ldr	r3, [r7, #16]
 801661e:	68db      	ldr	r3, [r3, #12]
 8016620:	613b      	str	r3, [r7, #16]
 8016622:	693b      	ldr	r3, [r7, #16]
 8016624:	2b00      	cmp	r3, #0
 8016626:	d1ef      	bne.n	8016608 <tcp_process+0x694>
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	2200      	movs	r2, #0
 801662c:	60da      	str	r2, [r3, #12]
 801662e:	4b43      	ldr	r3, [pc, #268]	; (801673c <tcp_process+0x7c8>)
 8016630:	2201      	movs	r2, #1
 8016632:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	220a      	movs	r2, #10
 8016638:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801663a:	4b41      	ldr	r3, [pc, #260]	; (8016740 <tcp_process+0x7cc>)
 801663c:	681a      	ldr	r2, [r3, #0]
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	60da      	str	r2, [r3, #12]
 8016642:	4a3f      	ldr	r2, [pc, #252]	; (8016740 <tcp_process+0x7cc>)
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	6013      	str	r3, [r2, #0]
 8016648:	f003 f8e8 	bl	801981c <tcp_timer_needed>
      }
      break;
 801664c:	e06c      	b.n	8016728 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801664e:	6878      	ldr	r0, [r7, #4]
 8016650:	f000 f984 	bl	801695c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016654:	4b3b      	ldr	r3, [pc, #236]	; (8016744 <tcp_process+0x7d0>)
 8016656:	781b      	ldrb	r3, [r3, #0]
 8016658:	f003 0310 	and.w	r3, r3, #16
 801665c:	2b00      	cmp	r3, #0
 801665e:	d065      	beq.n	801672c <tcp_process+0x7b8>
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016664:	4b38      	ldr	r3, [pc, #224]	; (8016748 <tcp_process+0x7d4>)
 8016666:	681b      	ldr	r3, [r3, #0]
 8016668:	429a      	cmp	r2, r3
 801666a:	d15f      	bne.n	801672c <tcp_process+0x7b8>
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016670:	2b00      	cmp	r3, #0
 8016672:	d15b      	bne.n	801672c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016674:	6878      	ldr	r0, [r7, #4]
 8016676:	f7fe fcf3 	bl	8015060 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801667a:	4b35      	ldr	r3, [pc, #212]	; (8016750 <tcp_process+0x7dc>)
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	687a      	ldr	r2, [r7, #4]
 8016680:	429a      	cmp	r2, r3
 8016682:	d105      	bne.n	8016690 <tcp_process+0x71c>
 8016684:	4b32      	ldr	r3, [pc, #200]	; (8016750 <tcp_process+0x7dc>)
 8016686:	681b      	ldr	r3, [r3, #0]
 8016688:	68db      	ldr	r3, [r3, #12]
 801668a:	4a31      	ldr	r2, [pc, #196]	; (8016750 <tcp_process+0x7dc>)
 801668c:	6013      	str	r3, [r2, #0]
 801668e:	e013      	b.n	80166b8 <tcp_process+0x744>
 8016690:	4b2f      	ldr	r3, [pc, #188]	; (8016750 <tcp_process+0x7dc>)
 8016692:	681b      	ldr	r3, [r3, #0]
 8016694:	60fb      	str	r3, [r7, #12]
 8016696:	e00c      	b.n	80166b2 <tcp_process+0x73e>
 8016698:	68fb      	ldr	r3, [r7, #12]
 801669a:	68db      	ldr	r3, [r3, #12]
 801669c:	687a      	ldr	r2, [r7, #4]
 801669e:	429a      	cmp	r2, r3
 80166a0:	d104      	bne.n	80166ac <tcp_process+0x738>
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	68da      	ldr	r2, [r3, #12]
 80166a6:	68fb      	ldr	r3, [r7, #12]
 80166a8:	60da      	str	r2, [r3, #12]
 80166aa:	e005      	b.n	80166b8 <tcp_process+0x744>
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	68db      	ldr	r3, [r3, #12]
 80166b0:	60fb      	str	r3, [r7, #12]
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d1ef      	bne.n	8016698 <tcp_process+0x724>
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	2200      	movs	r2, #0
 80166bc:	60da      	str	r2, [r3, #12]
 80166be:	4b1f      	ldr	r3, [pc, #124]	; (801673c <tcp_process+0x7c8>)
 80166c0:	2201      	movs	r2, #1
 80166c2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	220a      	movs	r2, #10
 80166c8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80166ca:	4b1d      	ldr	r3, [pc, #116]	; (8016740 <tcp_process+0x7cc>)
 80166cc:	681a      	ldr	r2, [r3, #0]
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	60da      	str	r2, [r3, #12]
 80166d2:	4a1b      	ldr	r2, [pc, #108]	; (8016740 <tcp_process+0x7cc>)
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	6013      	str	r3, [r2, #0]
 80166d8:	f003 f8a0 	bl	801981c <tcp_timer_needed>
      }
      break;
 80166dc:	e026      	b.n	801672c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80166de:	6878      	ldr	r0, [r7, #4]
 80166e0:	f000 f93c 	bl	801695c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80166e4:	4b17      	ldr	r3, [pc, #92]	; (8016744 <tcp_process+0x7d0>)
 80166e6:	781b      	ldrb	r3, [r3, #0]
 80166e8:	f003 0310 	and.w	r3, r3, #16
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d01f      	beq.n	8016730 <tcp_process+0x7bc>
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80166f4:	4b14      	ldr	r3, [pc, #80]	; (8016748 <tcp_process+0x7d4>)
 80166f6:	681b      	ldr	r3, [r3, #0]
 80166f8:	429a      	cmp	r2, r3
 80166fa:	d119      	bne.n	8016730 <tcp_process+0x7bc>
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016700:	2b00      	cmp	r3, #0
 8016702:	d115      	bne.n	8016730 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016704:	4b11      	ldr	r3, [pc, #68]	; (801674c <tcp_process+0x7d8>)
 8016706:	781b      	ldrb	r3, [r3, #0]
 8016708:	f043 0310 	orr.w	r3, r3, #16
 801670c:	b2da      	uxtb	r2, r3
 801670e:	4b0f      	ldr	r3, [pc, #60]	; (801674c <tcp_process+0x7d8>)
 8016710:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016712:	e00d      	b.n	8016730 <tcp_process+0x7bc>
    default:
      break;
 8016714:	bf00      	nop
 8016716:	e00c      	b.n	8016732 <tcp_process+0x7be>
      break;
 8016718:	bf00      	nop
 801671a:	e00a      	b.n	8016732 <tcp_process+0x7be>
      break;
 801671c:	bf00      	nop
 801671e:	e008      	b.n	8016732 <tcp_process+0x7be>
      break;
 8016720:	bf00      	nop
 8016722:	e006      	b.n	8016732 <tcp_process+0x7be>
      break;
 8016724:	bf00      	nop
 8016726:	e004      	b.n	8016732 <tcp_process+0x7be>
      break;
 8016728:	bf00      	nop
 801672a:	e002      	b.n	8016732 <tcp_process+0x7be>
      break;
 801672c:	bf00      	nop
 801672e:	e000      	b.n	8016732 <tcp_process+0x7be>
      break;
 8016730:	bf00      	nop
  }
  return ERR_OK;
 8016732:	2300      	movs	r3, #0
}
 8016734:	4618      	mov	r0, r3
 8016736:	3724      	adds	r7, #36	; 0x24
 8016738:	46bd      	mov	sp, r7
 801673a:	bd90      	pop	{r4, r7, pc}
 801673c:	200139f0 	.word	0x200139f0
 8016740:	20013a04 	.word	0x20013a04
 8016744:	2000afd8 	.word	0x2000afd8
 8016748:	2000afd0 	.word	0x2000afd0
 801674c:	2000afd9 	.word	0x2000afd9
 8016750:	200139f4 	.word	0x200139f4

08016754 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016754:	b590      	push	{r4, r7, lr}
 8016756:	b085      	sub	sp, #20
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
 801675c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d106      	bne.n	8016772 <tcp_oos_insert_segment+0x1e>
 8016764:	4b3b      	ldr	r3, [pc, #236]	; (8016854 <tcp_oos_insert_segment+0x100>)
 8016766:	f240 421f 	movw	r2, #1055	; 0x41f
 801676a:	493b      	ldr	r1, [pc, #236]	; (8016858 <tcp_oos_insert_segment+0x104>)
 801676c:	483b      	ldr	r0, [pc, #236]	; (801685c <tcp_oos_insert_segment+0x108>)
 801676e:	f009 fa93 	bl	801fc98 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	68db      	ldr	r3, [r3, #12]
 8016776:	899b      	ldrh	r3, [r3, #12]
 8016778:	b29b      	uxth	r3, r3
 801677a:	4618      	mov	r0, r3
 801677c:	f7fb f96a 	bl	8011a54 <lwip_htons>
 8016780:	4603      	mov	r3, r0
 8016782:	b2db      	uxtb	r3, r3
 8016784:	f003 0301 	and.w	r3, r3, #1
 8016788:	2b00      	cmp	r3, #0
 801678a:	d028      	beq.n	80167de <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801678c:	6838      	ldr	r0, [r7, #0]
 801678e:	f7fe f997 	bl	8014ac0 <tcp_segs_free>
    next = NULL;
 8016792:	2300      	movs	r3, #0
 8016794:	603b      	str	r3, [r7, #0]
 8016796:	e056      	b.n	8016846 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016798:	683b      	ldr	r3, [r7, #0]
 801679a:	68db      	ldr	r3, [r3, #12]
 801679c:	899b      	ldrh	r3, [r3, #12]
 801679e:	b29b      	uxth	r3, r3
 80167a0:	4618      	mov	r0, r3
 80167a2:	f7fb f957 	bl	8011a54 <lwip_htons>
 80167a6:	4603      	mov	r3, r0
 80167a8:	b2db      	uxtb	r3, r3
 80167aa:	f003 0301 	and.w	r3, r3, #1
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d00d      	beq.n	80167ce <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	68db      	ldr	r3, [r3, #12]
 80167b6:	899b      	ldrh	r3, [r3, #12]
 80167b8:	b29c      	uxth	r4, r3
 80167ba:	2001      	movs	r0, #1
 80167bc:	f7fb f94a 	bl	8011a54 <lwip_htons>
 80167c0:	4603      	mov	r3, r0
 80167c2:	461a      	mov	r2, r3
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	68db      	ldr	r3, [r3, #12]
 80167c8:	4322      	orrs	r2, r4
 80167ca:	b292      	uxth	r2, r2
 80167cc:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80167ce:	683b      	ldr	r3, [r7, #0]
 80167d0:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80167d2:	683b      	ldr	r3, [r7, #0]
 80167d4:	681b      	ldr	r3, [r3, #0]
 80167d6:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80167d8:	68f8      	ldr	r0, [r7, #12]
 80167da:	f7fe f986 	bl	8014aea <tcp_seg_free>
    while (next &&
 80167de:	683b      	ldr	r3, [r7, #0]
 80167e0:	2b00      	cmp	r3, #0
 80167e2:	d00e      	beq.n	8016802 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	891b      	ldrh	r3, [r3, #8]
 80167e8:	461a      	mov	r2, r3
 80167ea:	4b1d      	ldr	r3, [pc, #116]	; (8016860 <tcp_oos_insert_segment+0x10c>)
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	441a      	add	r2, r3
 80167f0:	683b      	ldr	r3, [r7, #0]
 80167f2:	68db      	ldr	r3, [r3, #12]
 80167f4:	685b      	ldr	r3, [r3, #4]
 80167f6:	6839      	ldr	r1, [r7, #0]
 80167f8:	8909      	ldrh	r1, [r1, #8]
 80167fa:	440b      	add	r3, r1
 80167fc:	1ad3      	subs	r3, r2, r3
    while (next &&
 80167fe:	2b00      	cmp	r3, #0
 8016800:	daca      	bge.n	8016798 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016802:	683b      	ldr	r3, [r7, #0]
 8016804:	2b00      	cmp	r3, #0
 8016806:	d01e      	beq.n	8016846 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	891b      	ldrh	r3, [r3, #8]
 801680c:	461a      	mov	r2, r3
 801680e:	4b14      	ldr	r3, [pc, #80]	; (8016860 <tcp_oos_insert_segment+0x10c>)
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	441a      	add	r2, r3
 8016814:	683b      	ldr	r3, [r7, #0]
 8016816:	68db      	ldr	r3, [r3, #12]
 8016818:	685b      	ldr	r3, [r3, #4]
 801681a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801681c:	2b00      	cmp	r3, #0
 801681e:	dd12      	ble.n	8016846 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016820:	683b      	ldr	r3, [r7, #0]
 8016822:	68db      	ldr	r3, [r3, #12]
 8016824:	685b      	ldr	r3, [r3, #4]
 8016826:	b29a      	uxth	r2, r3
 8016828:	4b0d      	ldr	r3, [pc, #52]	; (8016860 <tcp_oos_insert_segment+0x10c>)
 801682a:	681b      	ldr	r3, [r3, #0]
 801682c:	b29b      	uxth	r3, r3
 801682e:	1ad3      	subs	r3, r2, r3
 8016830:	b29a      	uxth	r2, r3
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	685a      	ldr	r2, [r3, #4]
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	891b      	ldrh	r3, [r3, #8]
 801683e:	4619      	mov	r1, r3
 8016840:	4610      	mov	r0, r2
 8016842:	f7fc fb39 	bl	8012eb8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	683a      	ldr	r2, [r7, #0]
 801684a:	601a      	str	r2, [r3, #0]
}
 801684c:	bf00      	nop
 801684e:	3714      	adds	r7, #20
 8016850:	46bd      	mov	sp, r7
 8016852:	bd90      	pop	{r4, r7, pc}
 8016854:	08022db8 	.word	0x08022db8
 8016858:	08023078 	.word	0x08023078
 801685c:	08022e04 	.word	0x08022e04
 8016860:	2000afcc 	.word	0x2000afcc

08016864 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016864:	b5b0      	push	{r4, r5, r7, lr}
 8016866:	b086      	sub	sp, #24
 8016868:	af00      	add	r7, sp, #0
 801686a:	60f8      	str	r0, [r7, #12]
 801686c:	60b9      	str	r1, [r7, #8]
 801686e:	607a      	str	r2, [r7, #4]
 8016870:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016872:	e03e      	b.n	80168f2 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016874:	68bb      	ldr	r3, [r7, #8]
 8016876:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016878:	68bb      	ldr	r3, [r7, #8]
 801687a:	681b      	ldr	r3, [r3, #0]
 801687c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801687e:	697b      	ldr	r3, [r7, #20]
 8016880:	685b      	ldr	r3, [r3, #4]
 8016882:	4618      	mov	r0, r3
 8016884:	f7fc fd2c 	bl	80132e0 <pbuf_clen>
 8016888:	4603      	mov	r3, r0
 801688a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016892:	8a7a      	ldrh	r2, [r7, #18]
 8016894:	429a      	cmp	r2, r3
 8016896:	d906      	bls.n	80168a6 <tcp_free_acked_segments+0x42>
 8016898:	4b2a      	ldr	r3, [pc, #168]	; (8016944 <tcp_free_acked_segments+0xe0>)
 801689a:	f240 4257 	movw	r2, #1111	; 0x457
 801689e:	492a      	ldr	r1, [pc, #168]	; (8016948 <tcp_free_acked_segments+0xe4>)
 80168a0:	482a      	ldr	r0, [pc, #168]	; (801694c <tcp_free_acked_segments+0xe8>)
 80168a2:	f009 f9f9 	bl	801fc98 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80168ac:	8a7b      	ldrh	r3, [r7, #18]
 80168ae:	1ad3      	subs	r3, r2, r3
 80168b0:	b29a      	uxth	r2, r3
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80168b8:	697b      	ldr	r3, [r7, #20]
 80168ba:	891a      	ldrh	r2, [r3, #8]
 80168bc:	4b24      	ldr	r3, [pc, #144]	; (8016950 <tcp_free_acked_segments+0xec>)
 80168be:	881b      	ldrh	r3, [r3, #0]
 80168c0:	4413      	add	r3, r2
 80168c2:	b29a      	uxth	r2, r3
 80168c4:	4b22      	ldr	r3, [pc, #136]	; (8016950 <tcp_free_acked_segments+0xec>)
 80168c6:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80168c8:	6978      	ldr	r0, [r7, #20]
 80168ca:	f7fe f90e 	bl	8014aea <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80168ce:	68fb      	ldr	r3, [r7, #12]
 80168d0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d00c      	beq.n	80168f2 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80168d8:	68bb      	ldr	r3, [r7, #8]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d109      	bne.n	80168f2 <tcp_free_acked_segments+0x8e>
 80168de:	683b      	ldr	r3, [r7, #0]
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d106      	bne.n	80168f2 <tcp_free_acked_segments+0x8e>
 80168e4:	4b17      	ldr	r3, [pc, #92]	; (8016944 <tcp_free_acked_segments+0xe0>)
 80168e6:	f240 4261 	movw	r2, #1121	; 0x461
 80168ea:	491a      	ldr	r1, [pc, #104]	; (8016954 <tcp_free_acked_segments+0xf0>)
 80168ec:	4817      	ldr	r0, [pc, #92]	; (801694c <tcp_free_acked_segments+0xe8>)
 80168ee:	f009 f9d3 	bl	801fc98 <iprintf>
  while (seg_list != NULL &&
 80168f2:	68bb      	ldr	r3, [r7, #8]
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d020      	beq.n	801693a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	68db      	ldr	r3, [r3, #12]
 80168fc:	685b      	ldr	r3, [r3, #4]
 80168fe:	4618      	mov	r0, r3
 8016900:	f7fb f8bd 	bl	8011a7e <lwip_htonl>
 8016904:	4604      	mov	r4, r0
 8016906:	68bb      	ldr	r3, [r7, #8]
 8016908:	891b      	ldrh	r3, [r3, #8]
 801690a:	461d      	mov	r5, r3
 801690c:	68bb      	ldr	r3, [r7, #8]
 801690e:	68db      	ldr	r3, [r3, #12]
 8016910:	899b      	ldrh	r3, [r3, #12]
 8016912:	b29b      	uxth	r3, r3
 8016914:	4618      	mov	r0, r3
 8016916:	f7fb f89d 	bl	8011a54 <lwip_htons>
 801691a:	4603      	mov	r3, r0
 801691c:	b2db      	uxtb	r3, r3
 801691e:	f003 0303 	and.w	r3, r3, #3
 8016922:	2b00      	cmp	r3, #0
 8016924:	d001      	beq.n	801692a <tcp_free_acked_segments+0xc6>
 8016926:	2301      	movs	r3, #1
 8016928:	e000      	b.n	801692c <tcp_free_acked_segments+0xc8>
 801692a:	2300      	movs	r3, #0
 801692c:	442b      	add	r3, r5
 801692e:	18e2      	adds	r2, r4, r3
 8016930:	4b09      	ldr	r3, [pc, #36]	; (8016958 <tcp_free_acked_segments+0xf4>)
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016936:	2b00      	cmp	r3, #0
 8016938:	dd9c      	ble.n	8016874 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801693a:	68bb      	ldr	r3, [r7, #8]
}
 801693c:	4618      	mov	r0, r3
 801693e:	3718      	adds	r7, #24
 8016940:	46bd      	mov	sp, r7
 8016942:	bdb0      	pop	{r4, r5, r7, pc}
 8016944:	08022db8 	.word	0x08022db8
 8016948:	080230a0 	.word	0x080230a0
 801694c:	08022e04 	.word	0x08022e04
 8016950:	2000afd4 	.word	0x2000afd4
 8016954:	080230c8 	.word	0x080230c8
 8016958:	2000afd0 	.word	0x2000afd0

0801695c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801695c:	b5b0      	push	{r4, r5, r7, lr}
 801695e:	b094      	sub	sp, #80	; 0x50
 8016960:	af00      	add	r7, sp, #0
 8016962:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016964:	2300      	movs	r3, #0
 8016966:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	2b00      	cmp	r3, #0
 801696c:	d106      	bne.n	801697c <tcp_receive+0x20>
 801696e:	4ba6      	ldr	r3, [pc, #664]	; (8016c08 <tcp_receive+0x2ac>)
 8016970:	f240 427b 	movw	r2, #1147	; 0x47b
 8016974:	49a5      	ldr	r1, [pc, #660]	; (8016c0c <tcp_receive+0x2b0>)
 8016976:	48a6      	ldr	r0, [pc, #664]	; (8016c10 <tcp_receive+0x2b4>)
 8016978:	f009 f98e 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	7d1b      	ldrb	r3, [r3, #20]
 8016980:	2b03      	cmp	r3, #3
 8016982:	d806      	bhi.n	8016992 <tcp_receive+0x36>
 8016984:	4ba0      	ldr	r3, [pc, #640]	; (8016c08 <tcp_receive+0x2ac>)
 8016986:	f240 427c 	movw	r2, #1148	; 0x47c
 801698a:	49a2      	ldr	r1, [pc, #648]	; (8016c14 <tcp_receive+0x2b8>)
 801698c:	48a0      	ldr	r0, [pc, #640]	; (8016c10 <tcp_receive+0x2b4>)
 801698e:	f009 f983 	bl	801fc98 <iprintf>

  if (flags & TCP_ACK) {
 8016992:	4ba1      	ldr	r3, [pc, #644]	; (8016c18 <tcp_receive+0x2bc>)
 8016994:	781b      	ldrb	r3, [r3, #0]
 8016996:	f003 0310 	and.w	r3, r3, #16
 801699a:	2b00      	cmp	r3, #0
 801699c:	f000 8263 	beq.w	8016e66 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80169a6:	461a      	mov	r2, r3
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80169ac:	4413      	add	r3, r2
 80169ae:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80169b4:	4b99      	ldr	r3, [pc, #612]	; (8016c1c <tcp_receive+0x2c0>)
 80169b6:	681b      	ldr	r3, [r3, #0]
 80169b8:	1ad3      	subs	r3, r2, r3
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	db1b      	blt.n	80169f6 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80169c2:	4b96      	ldr	r3, [pc, #600]	; (8016c1c <tcp_receive+0x2c0>)
 80169c4:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80169c6:	429a      	cmp	r2, r3
 80169c8:	d106      	bne.n	80169d8 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80169ce:	4b94      	ldr	r3, [pc, #592]	; (8016c20 <tcp_receive+0x2c4>)
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	1ad3      	subs	r3, r2, r3
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	db0e      	blt.n	80169f6 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80169dc:	4b90      	ldr	r3, [pc, #576]	; (8016c20 <tcp_receive+0x2c4>)
 80169de:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80169e0:	429a      	cmp	r2, r3
 80169e2:	d125      	bne.n	8016a30 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80169e4:	4b8f      	ldr	r3, [pc, #572]	; (8016c24 <tcp_receive+0x2c8>)
 80169e6:	681b      	ldr	r3, [r3, #0]
 80169e8:	89db      	ldrh	r3, [r3, #14]
 80169ea:	b29a      	uxth	r2, r3
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80169f2:	429a      	cmp	r2, r3
 80169f4:	d91c      	bls.n	8016a30 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80169f6:	4b8b      	ldr	r3, [pc, #556]	; (8016c24 <tcp_receive+0x2c8>)
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	89db      	ldrh	r3, [r3, #14]
 80169fc:	b29a      	uxth	r2, r3
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016a10:	429a      	cmp	r2, r3
 8016a12:	d205      	bcs.n	8016a20 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8016a20:	4b7e      	ldr	r3, [pc, #504]	; (8016c1c <tcp_receive+0x2c0>)
 8016a22:	681a      	ldr	r2, [r3, #0]
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8016a28:	4b7d      	ldr	r3, [pc, #500]	; (8016c20 <tcp_receive+0x2c4>)
 8016a2a:	681a      	ldr	r2, [r3, #0]
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016a30:	4b7b      	ldr	r3, [pc, #492]	; (8016c20 <tcp_receive+0x2c4>)
 8016a32:	681a      	ldr	r2, [r3, #0]
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016a38:	1ad3      	subs	r3, r2, r3
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	dc58      	bgt.n	8016af0 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016a3e:	4b7a      	ldr	r3, [pc, #488]	; (8016c28 <tcp_receive+0x2cc>)
 8016a40:	881b      	ldrh	r3, [r3, #0]
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d14b      	bne.n	8016ade <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016a4a:	687a      	ldr	r2, [r7, #4]
 8016a4c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8016a50:	4413      	add	r3, r2
 8016a52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016a54:	429a      	cmp	r2, r3
 8016a56:	d142      	bne.n	8016ade <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	db3d      	blt.n	8016ade <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016a66:	4b6e      	ldr	r3, [pc, #440]	; (8016c20 <tcp_receive+0x2c4>)
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	429a      	cmp	r2, r3
 8016a6c:	d137      	bne.n	8016ade <tcp_receive+0x182>
              found_dupack = 1;
 8016a6e:	2301      	movs	r3, #1
 8016a70:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016a78:	2bff      	cmp	r3, #255	; 0xff
 8016a7a:	d007      	beq.n	8016a8c <tcp_receive+0x130>
                ++pcb->dupacks;
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016a82:	3301      	adds	r3, #1
 8016a84:	b2da      	uxtb	r2, r3
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016a92:	2b03      	cmp	r3, #3
 8016a94:	d91b      	bls.n	8016ace <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016aa0:	4413      	add	r3, r2
 8016aa2:	b29a      	uxth	r2, r3
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016aaa:	429a      	cmp	r2, r3
 8016aac:	d30a      	bcc.n	8016ac4 <tcp_receive+0x168>
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ab8:	4413      	add	r3, r2
 8016aba:	b29a      	uxth	r2, r3
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016ac2:	e004      	b.n	8016ace <tcp_receive+0x172>
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016aca:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016ad4:	2b02      	cmp	r3, #2
 8016ad6:	d902      	bls.n	8016ade <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8016ad8:	6878      	ldr	r0, [r7, #4]
 8016ada:	f002 fb41 	bl	8019160 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	f040 8160 	bne.w	8016da6 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8016ae6:	687b      	ldr	r3, [r7, #4]
 8016ae8:	2200      	movs	r2, #0
 8016aea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016aee:	e15a      	b.n	8016da6 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016af0:	4b4b      	ldr	r3, [pc, #300]	; (8016c20 <tcp_receive+0x2c4>)
 8016af2:	681a      	ldr	r2, [r3, #0]
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016af8:	1ad3      	subs	r3, r2, r3
 8016afa:	3b01      	subs	r3, #1
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	f2c0 814d 	blt.w	8016d9c <tcp_receive+0x440>
 8016b02:	4b47      	ldr	r3, [pc, #284]	; (8016c20 <tcp_receive+0x2c4>)
 8016b04:	681a      	ldr	r2, [r3, #0]
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016b0a:	1ad3      	subs	r3, r2, r3
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	f300 8145 	bgt.w	8016d9c <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	8b5b      	ldrh	r3, [r3, #26]
 8016b16:	f003 0304 	and.w	r3, r3, #4
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d010      	beq.n	8016b40 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	8b5b      	ldrh	r3, [r3, #26]
 8016b22:	f023 0304 	bic.w	r3, r3, #4
 8016b26:	b29a      	uxth	r2, r3
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016b2c:	687b      	ldr	r3, [r7, #4]
 8016b2e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	2200      	movs	r2, #0
 8016b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016b4e:	10db      	asrs	r3, r3, #3
 8016b50:	b21b      	sxth	r3, r3
 8016b52:	b29a      	uxth	r2, r3
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016b5a:	b29b      	uxth	r3, r3
 8016b5c:	4413      	add	r3, r2
 8016b5e:	b29b      	uxth	r3, r3
 8016b60:	b21a      	sxth	r2, r3
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8016b68:	4b2d      	ldr	r3, [pc, #180]	; (8016c20 <tcp_receive+0x2c4>)
 8016b6a:	681b      	ldr	r3, [r3, #0]
 8016b6c:	b29a      	uxth	r2, r3
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016b72:	b29b      	uxth	r3, r3
 8016b74:	1ad3      	subs	r3, r2, r3
 8016b76:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	2200      	movs	r2, #0
 8016b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8016b80:	4b27      	ldr	r3, [pc, #156]	; (8016c20 <tcp_receive+0x2c4>)
 8016b82:	681a      	ldr	r2, [r3, #0]
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	7d1b      	ldrb	r3, [r3, #20]
 8016b8c:	2b03      	cmp	r3, #3
 8016b8e:	f240 8096 	bls.w	8016cbe <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016b9e:	429a      	cmp	r2, r3
 8016ba0:	d244      	bcs.n	8016c2c <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	8b5b      	ldrh	r3, [r3, #26]
 8016ba6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d001      	beq.n	8016bb2 <tcp_receive+0x256>
 8016bae:	2301      	movs	r3, #1
 8016bb0:	e000      	b.n	8016bb4 <tcp_receive+0x258>
 8016bb2:	2302      	movs	r3, #2
 8016bb4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8016bb8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8016bbc:	b29a      	uxth	r2, r3
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016bc2:	fb12 f303 	smulbb	r3, r2, r3
 8016bc6:	b29b      	uxth	r3, r3
 8016bc8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016bca:	4293      	cmp	r3, r2
 8016bcc:	bf28      	it	cs
 8016bce:	4613      	movcs	r3, r2
 8016bd0:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016bd8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016bda:	4413      	add	r3, r2
 8016bdc:	b29a      	uxth	r2, r3
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016be4:	429a      	cmp	r2, r3
 8016be6:	d309      	bcc.n	8016bfc <tcp_receive+0x2a0>
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016bee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016bf0:	4413      	add	r3, r2
 8016bf2:	b29a      	uxth	r2, r3
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016bfa:	e060      	b.n	8016cbe <tcp_receive+0x362>
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016c02:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016c06:	e05a      	b.n	8016cbe <tcp_receive+0x362>
 8016c08:	08022db8 	.word	0x08022db8
 8016c0c:	080230e8 	.word	0x080230e8
 8016c10:	08022e04 	.word	0x08022e04
 8016c14:	08023104 	.word	0x08023104
 8016c18:	2000afd8 	.word	0x2000afd8
 8016c1c:	2000afcc 	.word	0x2000afcc
 8016c20:	2000afd0 	.word	0x2000afd0
 8016c24:	2000afbc 	.word	0x2000afbc
 8016c28:	2000afd6 	.word	0x2000afd6
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016c32:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016c34:	4413      	add	r3, r2
 8016c36:	b29a      	uxth	r2, r3
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016c3e:	429a      	cmp	r2, r3
 8016c40:	d309      	bcc.n	8016c56 <tcp_receive+0x2fa>
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016c48:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016c4a:	4413      	add	r3, r2
 8016c4c:	b29a      	uxth	r2, r3
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8016c54:	e004      	b.n	8016c60 <tcp_receive+0x304>
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016c5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016c6c:	429a      	cmp	r2, r3
 8016c6e:	d326      	bcc.n	8016cbe <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016c7c:	1ad3      	subs	r3, r2, r3
 8016c7e:	b29a      	uxth	r2, r3
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016c90:	4413      	add	r3, r2
 8016c92:	b29a      	uxth	r2, r3
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016c9a:	429a      	cmp	r2, r3
 8016c9c:	d30a      	bcc.n	8016cb4 <tcp_receive+0x358>
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ca8:	4413      	add	r3, r2
 8016caa:	b29a      	uxth	r2, r3
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016cb2:	e004      	b.n	8016cbe <tcp_receive+0x362>
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016cba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016cc6:	4a98      	ldr	r2, [pc, #608]	; (8016f28 <tcp_receive+0x5cc>)
 8016cc8:	6878      	ldr	r0, [r7, #4]
 8016cca:	f7ff fdcb 	bl	8016864 <tcp_free_acked_segments>
 8016cce:	4602      	mov	r2, r0
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016cdc:	4a93      	ldr	r2, [pc, #588]	; (8016f2c <tcp_receive+0x5d0>)
 8016cde:	6878      	ldr	r0, [r7, #4]
 8016ce0:	f7ff fdc0 	bl	8016864 <tcp_free_acked_segments>
 8016ce4:	4602      	mov	r2, r0
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d104      	bne.n	8016cfc <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016cf8:	861a      	strh	r2, [r3, #48]	; 0x30
 8016cfa:	e002      	b.n	8016d02 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	2200      	movs	r2, #0
 8016d00:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	2200      	movs	r2, #0
 8016d06:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d103      	bne.n	8016d18 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	2200      	movs	r2, #0
 8016d14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016d1e:	4b84      	ldr	r3, [pc, #528]	; (8016f30 <tcp_receive+0x5d4>)
 8016d20:	881b      	ldrh	r3, [r3, #0]
 8016d22:	4413      	add	r3, r2
 8016d24:	b29a      	uxth	r2, r3
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	8b5b      	ldrh	r3, [r3, #26]
 8016d30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	d035      	beq.n	8016da4 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d118      	bne.n	8016d72 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d00c      	beq.n	8016d62 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d50:	68db      	ldr	r3, [r3, #12]
 8016d52:	685b      	ldr	r3, [r3, #4]
 8016d54:	4618      	mov	r0, r3
 8016d56:	f7fa fe92 	bl	8011a7e <lwip_htonl>
 8016d5a:	4603      	mov	r3, r0
 8016d5c:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	dc20      	bgt.n	8016da4 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	8b5b      	ldrh	r3, [r3, #26]
 8016d66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016d6a:	b29a      	uxth	r2, r3
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016d70:	e018      	b.n	8016da4 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d7a:	68db      	ldr	r3, [r3, #12]
 8016d7c:	685b      	ldr	r3, [r3, #4]
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f7fa fe7d 	bl	8011a7e <lwip_htonl>
 8016d84:	4603      	mov	r3, r0
 8016d86:	1ae3      	subs	r3, r4, r3
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	dc0b      	bgt.n	8016da4 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	8b5b      	ldrh	r3, [r3, #26]
 8016d90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016d94:	b29a      	uxth	r2, r3
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016d9a:	e003      	b.n	8016da4 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8016d9c:	6878      	ldr	r0, [r7, #4]
 8016d9e:	f002 fbcd 	bl	801953c <tcp_send_empty_ack>
 8016da2:	e000      	b.n	8016da6 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016da4:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d05b      	beq.n	8016e66 <tcp_receive+0x50a>
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016db2:	4b60      	ldr	r3, [pc, #384]	; (8016f34 <tcp_receive+0x5d8>)
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	1ad3      	subs	r3, r2, r3
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	da54      	bge.n	8016e66 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8016dbc:	4b5e      	ldr	r3, [pc, #376]	; (8016f38 <tcp_receive+0x5dc>)
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	b29a      	uxth	r2, r3
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016dc6:	b29b      	uxth	r3, r3
 8016dc8:	1ad3      	subs	r3, r2, r3
 8016dca:	b29b      	uxth	r3, r3
 8016dcc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016dd0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016dda:	10db      	asrs	r3, r3, #3
 8016ddc:	b21b      	sxth	r3, r3
 8016dde:	b29b      	uxth	r3, r3
 8016de0:	1ad3      	subs	r3, r2, r3
 8016de2:	b29b      	uxth	r3, r3
 8016de4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016dee:	b29a      	uxth	r2, r3
 8016df0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016df4:	4413      	add	r3, r2
 8016df6:	b29b      	uxth	r3, r3
 8016df8:	b21a      	sxth	r2, r3
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8016dfe:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8016e02:	2b00      	cmp	r3, #0
 8016e04:	da05      	bge.n	8016e12 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8016e06:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016e0a:	425b      	negs	r3, r3
 8016e0c:	b29b      	uxth	r3, r3
 8016e0e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016e12:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016e1c:	109b      	asrs	r3, r3, #2
 8016e1e:	b21b      	sxth	r3, r3
 8016e20:	b29b      	uxth	r3, r3
 8016e22:	1ad3      	subs	r3, r2, r3
 8016e24:	b29b      	uxth	r3, r3
 8016e26:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016e30:	b29a      	uxth	r2, r3
 8016e32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016e36:	4413      	add	r3, r2
 8016e38:	b29b      	uxth	r3, r3
 8016e3a:	b21a      	sxth	r2, r3
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016e46:	10db      	asrs	r3, r3, #3
 8016e48:	b21b      	sxth	r3, r3
 8016e4a:	b29a      	uxth	r2, r3
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016e52:	b29b      	uxth	r3, r3
 8016e54:	4413      	add	r3, r2
 8016e56:	b29b      	uxth	r3, r3
 8016e58:	b21a      	sxth	r2, r3
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	2200      	movs	r2, #0
 8016e64:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8016e66:	4b35      	ldr	r3, [pc, #212]	; (8016f3c <tcp_receive+0x5e0>)
 8016e68:	881b      	ldrh	r3, [r3, #0]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	f000 84e1 	beq.w	8017832 <tcp_receive+0xed6>
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	7d1b      	ldrb	r3, [r3, #20]
 8016e74:	2b06      	cmp	r3, #6
 8016e76:	f200 84dc 	bhi.w	8017832 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016e7e:	4b30      	ldr	r3, [pc, #192]	; (8016f40 <tcp_receive+0x5e4>)
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	1ad3      	subs	r3, r2, r3
 8016e84:	3b01      	subs	r3, #1
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	f2c0 808e 	blt.w	8016fa8 <tcp_receive+0x64c>
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016e90:	4b2a      	ldr	r3, [pc, #168]	; (8016f3c <tcp_receive+0x5e0>)
 8016e92:	881b      	ldrh	r3, [r3, #0]
 8016e94:	4619      	mov	r1, r3
 8016e96:	4b2a      	ldr	r3, [pc, #168]	; (8016f40 <tcp_receive+0x5e4>)
 8016e98:	681b      	ldr	r3, [r3, #0]
 8016e9a:	440b      	add	r3, r1
 8016e9c:	1ad3      	subs	r3, r2, r3
 8016e9e:	3301      	adds	r3, #1
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	f300 8081 	bgt.w	8016fa8 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8016ea6:	4b27      	ldr	r3, [pc, #156]	; (8016f44 <tcp_receive+0x5e8>)
 8016ea8:	685b      	ldr	r3, [r3, #4]
 8016eaa:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016eb0:	4b23      	ldr	r3, [pc, #140]	; (8016f40 <tcp_receive+0x5e4>)
 8016eb2:	681b      	ldr	r3, [r3, #0]
 8016eb4:	1ad3      	subs	r3, r2, r3
 8016eb6:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8016eb8:	4b22      	ldr	r3, [pc, #136]	; (8016f44 <tcp_receive+0x5e8>)
 8016eba:	685b      	ldr	r3, [r3, #4]
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d106      	bne.n	8016ece <tcp_receive+0x572>
 8016ec0:	4b21      	ldr	r3, [pc, #132]	; (8016f48 <tcp_receive+0x5ec>)
 8016ec2:	f240 5294 	movw	r2, #1428	; 0x594
 8016ec6:	4921      	ldr	r1, [pc, #132]	; (8016f4c <tcp_receive+0x5f0>)
 8016ec8:	4821      	ldr	r0, [pc, #132]	; (8016f50 <tcp_receive+0x5f4>)
 8016eca:	f008 fee5 	bl	801fc98 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8016ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ed0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8016ed4:	4293      	cmp	r3, r2
 8016ed6:	d906      	bls.n	8016ee6 <tcp_receive+0x58a>
 8016ed8:	4b1b      	ldr	r3, [pc, #108]	; (8016f48 <tcp_receive+0x5ec>)
 8016eda:	f240 5295 	movw	r2, #1429	; 0x595
 8016ede:	491d      	ldr	r1, [pc, #116]	; (8016f54 <tcp_receive+0x5f8>)
 8016ee0:	481b      	ldr	r0, [pc, #108]	; (8016f50 <tcp_receive+0x5f4>)
 8016ee2:	f008 fed9 	bl	801fc98 <iprintf>
      off = (u16_t)off32;
 8016ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ee8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016eec:	4b15      	ldr	r3, [pc, #84]	; (8016f44 <tcp_receive+0x5e8>)
 8016eee:	685b      	ldr	r3, [r3, #4]
 8016ef0:	891b      	ldrh	r3, [r3, #8]
 8016ef2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016ef6:	429a      	cmp	r2, r3
 8016ef8:	d906      	bls.n	8016f08 <tcp_receive+0x5ac>
 8016efa:	4b13      	ldr	r3, [pc, #76]	; (8016f48 <tcp_receive+0x5ec>)
 8016efc:	f240 5297 	movw	r2, #1431	; 0x597
 8016f00:	4915      	ldr	r1, [pc, #84]	; (8016f58 <tcp_receive+0x5fc>)
 8016f02:	4813      	ldr	r0, [pc, #76]	; (8016f50 <tcp_receive+0x5f4>)
 8016f04:	f008 fec8 	bl	801fc98 <iprintf>
      inseg.len -= off;
 8016f08:	4b0e      	ldr	r3, [pc, #56]	; (8016f44 <tcp_receive+0x5e8>)
 8016f0a:	891a      	ldrh	r2, [r3, #8]
 8016f0c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016f10:	1ad3      	subs	r3, r2, r3
 8016f12:	b29a      	uxth	r2, r3
 8016f14:	4b0b      	ldr	r3, [pc, #44]	; (8016f44 <tcp_receive+0x5e8>)
 8016f16:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8016f18:	4b0a      	ldr	r3, [pc, #40]	; (8016f44 <tcp_receive+0x5e8>)
 8016f1a:	685b      	ldr	r3, [r3, #4]
 8016f1c:	891a      	ldrh	r2, [r3, #8]
 8016f1e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016f22:	1ad3      	subs	r3, r2, r3
 8016f24:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8016f26:	e029      	b.n	8016f7c <tcp_receive+0x620>
 8016f28:	08023120 	.word	0x08023120
 8016f2c:	08023128 	.word	0x08023128
 8016f30:	2000afd4 	.word	0x2000afd4
 8016f34:	2000afd0 	.word	0x2000afd0
 8016f38:	200139f8 	.word	0x200139f8
 8016f3c:	2000afd6 	.word	0x2000afd6
 8016f40:	2000afcc 	.word	0x2000afcc
 8016f44:	2000afac 	.word	0x2000afac
 8016f48:	08022db8 	.word	0x08022db8
 8016f4c:	08023130 	.word	0x08023130
 8016f50:	08022e04 	.word	0x08022e04
 8016f54:	08023140 	.word	0x08023140
 8016f58:	08023150 	.word	0x08023150
        off -= p->len;
 8016f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f5e:	895b      	ldrh	r3, [r3, #10]
 8016f60:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016f64:	1ad3      	subs	r3, r2, r3
 8016f66:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8016f6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f6c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016f6e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8016f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f72:	2200      	movs	r2, #0
 8016f74:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8016f76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8016f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f7e:	895b      	ldrh	r3, [r3, #10]
 8016f80:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016f84:	429a      	cmp	r2, r3
 8016f86:	d8e9      	bhi.n	8016f5c <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8016f88:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016f8c:	4619      	mov	r1, r3
 8016f8e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8016f90:	f7fc f892 	bl	80130b8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f98:	4a91      	ldr	r2, [pc, #580]	; (80171e0 <tcp_receive+0x884>)
 8016f9a:	6013      	str	r3, [r2, #0]
 8016f9c:	4b91      	ldr	r3, [pc, #580]	; (80171e4 <tcp_receive+0x888>)
 8016f9e:	68db      	ldr	r3, [r3, #12]
 8016fa0:	4a8f      	ldr	r2, [pc, #572]	; (80171e0 <tcp_receive+0x884>)
 8016fa2:	6812      	ldr	r2, [r2, #0]
 8016fa4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016fa6:	e00d      	b.n	8016fc4 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8016fa8:	4b8d      	ldr	r3, [pc, #564]	; (80171e0 <tcp_receive+0x884>)
 8016faa:	681a      	ldr	r2, [r3, #0]
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fb0:	1ad3      	subs	r3, r2, r3
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	da06      	bge.n	8016fc4 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	8b5b      	ldrh	r3, [r3, #26]
 8016fba:	f043 0302 	orr.w	r3, r3, #2
 8016fbe:	b29a      	uxth	r2, r3
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016fc4:	4b86      	ldr	r3, [pc, #536]	; (80171e0 <tcp_receive+0x884>)
 8016fc6:	681a      	ldr	r2, [r3, #0]
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fcc:	1ad3      	subs	r3, r2, r3
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	f2c0 842a 	blt.w	8017828 <tcp_receive+0xecc>
 8016fd4:	4b82      	ldr	r3, [pc, #520]	; (80171e0 <tcp_receive+0x884>)
 8016fd6:	681a      	ldr	r2, [r3, #0]
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fdc:	6879      	ldr	r1, [r7, #4]
 8016fde:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016fe0:	440b      	add	r3, r1
 8016fe2:	1ad3      	subs	r3, r2, r3
 8016fe4:	3301      	adds	r3, #1
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	f300 841e 	bgt.w	8017828 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016ff0:	4b7b      	ldr	r3, [pc, #492]	; (80171e0 <tcp_receive+0x884>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	429a      	cmp	r2, r3
 8016ff6:	f040 829a 	bne.w	801752e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016ffa:	4b7a      	ldr	r3, [pc, #488]	; (80171e4 <tcp_receive+0x888>)
 8016ffc:	891c      	ldrh	r4, [r3, #8]
 8016ffe:	4b79      	ldr	r3, [pc, #484]	; (80171e4 <tcp_receive+0x888>)
 8017000:	68db      	ldr	r3, [r3, #12]
 8017002:	899b      	ldrh	r3, [r3, #12]
 8017004:	b29b      	uxth	r3, r3
 8017006:	4618      	mov	r0, r3
 8017008:	f7fa fd24 	bl	8011a54 <lwip_htons>
 801700c:	4603      	mov	r3, r0
 801700e:	b2db      	uxtb	r3, r3
 8017010:	f003 0303 	and.w	r3, r3, #3
 8017014:	2b00      	cmp	r3, #0
 8017016:	d001      	beq.n	801701c <tcp_receive+0x6c0>
 8017018:	2301      	movs	r3, #1
 801701a:	e000      	b.n	801701e <tcp_receive+0x6c2>
 801701c:	2300      	movs	r3, #0
 801701e:	4423      	add	r3, r4
 8017020:	b29a      	uxth	r2, r3
 8017022:	4b71      	ldr	r3, [pc, #452]	; (80171e8 <tcp_receive+0x88c>)
 8017024:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801702a:	4b6f      	ldr	r3, [pc, #444]	; (80171e8 <tcp_receive+0x88c>)
 801702c:	881b      	ldrh	r3, [r3, #0]
 801702e:	429a      	cmp	r2, r3
 8017030:	d275      	bcs.n	801711e <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017032:	4b6c      	ldr	r3, [pc, #432]	; (80171e4 <tcp_receive+0x888>)
 8017034:	68db      	ldr	r3, [r3, #12]
 8017036:	899b      	ldrh	r3, [r3, #12]
 8017038:	b29b      	uxth	r3, r3
 801703a:	4618      	mov	r0, r3
 801703c:	f7fa fd0a 	bl	8011a54 <lwip_htons>
 8017040:	4603      	mov	r3, r0
 8017042:	b2db      	uxtb	r3, r3
 8017044:	f003 0301 	and.w	r3, r3, #1
 8017048:	2b00      	cmp	r3, #0
 801704a:	d01f      	beq.n	801708c <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801704c:	4b65      	ldr	r3, [pc, #404]	; (80171e4 <tcp_receive+0x888>)
 801704e:	68db      	ldr	r3, [r3, #12]
 8017050:	899b      	ldrh	r3, [r3, #12]
 8017052:	b29b      	uxth	r3, r3
 8017054:	b21b      	sxth	r3, r3
 8017056:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801705a:	b21c      	sxth	r4, r3
 801705c:	4b61      	ldr	r3, [pc, #388]	; (80171e4 <tcp_receive+0x888>)
 801705e:	68db      	ldr	r3, [r3, #12]
 8017060:	899b      	ldrh	r3, [r3, #12]
 8017062:	b29b      	uxth	r3, r3
 8017064:	4618      	mov	r0, r3
 8017066:	f7fa fcf5 	bl	8011a54 <lwip_htons>
 801706a:	4603      	mov	r3, r0
 801706c:	b2db      	uxtb	r3, r3
 801706e:	b29b      	uxth	r3, r3
 8017070:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8017074:	b29b      	uxth	r3, r3
 8017076:	4618      	mov	r0, r3
 8017078:	f7fa fcec 	bl	8011a54 <lwip_htons>
 801707c:	4603      	mov	r3, r0
 801707e:	b21b      	sxth	r3, r3
 8017080:	4323      	orrs	r3, r4
 8017082:	b21a      	sxth	r2, r3
 8017084:	4b57      	ldr	r3, [pc, #348]	; (80171e4 <tcp_receive+0x888>)
 8017086:	68db      	ldr	r3, [r3, #12]
 8017088:	b292      	uxth	r2, r2
 801708a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017090:	4b54      	ldr	r3, [pc, #336]	; (80171e4 <tcp_receive+0x888>)
 8017092:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017094:	4b53      	ldr	r3, [pc, #332]	; (80171e4 <tcp_receive+0x888>)
 8017096:	68db      	ldr	r3, [r3, #12]
 8017098:	899b      	ldrh	r3, [r3, #12]
 801709a:	b29b      	uxth	r3, r3
 801709c:	4618      	mov	r0, r3
 801709e:	f7fa fcd9 	bl	8011a54 <lwip_htons>
 80170a2:	4603      	mov	r3, r0
 80170a4:	b2db      	uxtb	r3, r3
 80170a6:	f003 0302 	and.w	r3, r3, #2
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d005      	beq.n	80170ba <tcp_receive+0x75e>
            inseg.len -= 1;
 80170ae:	4b4d      	ldr	r3, [pc, #308]	; (80171e4 <tcp_receive+0x888>)
 80170b0:	891b      	ldrh	r3, [r3, #8]
 80170b2:	3b01      	subs	r3, #1
 80170b4:	b29a      	uxth	r2, r3
 80170b6:	4b4b      	ldr	r3, [pc, #300]	; (80171e4 <tcp_receive+0x888>)
 80170b8:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80170ba:	4b4a      	ldr	r3, [pc, #296]	; (80171e4 <tcp_receive+0x888>)
 80170bc:	685b      	ldr	r3, [r3, #4]
 80170be:	4a49      	ldr	r2, [pc, #292]	; (80171e4 <tcp_receive+0x888>)
 80170c0:	8912      	ldrh	r2, [r2, #8]
 80170c2:	4611      	mov	r1, r2
 80170c4:	4618      	mov	r0, r3
 80170c6:	f7fb fef7 	bl	8012eb8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80170ca:	4b46      	ldr	r3, [pc, #280]	; (80171e4 <tcp_receive+0x888>)
 80170cc:	891c      	ldrh	r4, [r3, #8]
 80170ce:	4b45      	ldr	r3, [pc, #276]	; (80171e4 <tcp_receive+0x888>)
 80170d0:	68db      	ldr	r3, [r3, #12]
 80170d2:	899b      	ldrh	r3, [r3, #12]
 80170d4:	b29b      	uxth	r3, r3
 80170d6:	4618      	mov	r0, r3
 80170d8:	f7fa fcbc 	bl	8011a54 <lwip_htons>
 80170dc:	4603      	mov	r3, r0
 80170de:	b2db      	uxtb	r3, r3
 80170e0:	f003 0303 	and.w	r3, r3, #3
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d001      	beq.n	80170ec <tcp_receive+0x790>
 80170e8:	2301      	movs	r3, #1
 80170ea:	e000      	b.n	80170ee <tcp_receive+0x792>
 80170ec:	2300      	movs	r3, #0
 80170ee:	4423      	add	r3, r4
 80170f0:	b29a      	uxth	r2, r3
 80170f2:	4b3d      	ldr	r3, [pc, #244]	; (80171e8 <tcp_receive+0x88c>)
 80170f4:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80170f6:	4b3c      	ldr	r3, [pc, #240]	; (80171e8 <tcp_receive+0x88c>)
 80170f8:	881b      	ldrh	r3, [r3, #0]
 80170fa:	461a      	mov	r2, r3
 80170fc:	4b38      	ldr	r3, [pc, #224]	; (80171e0 <tcp_receive+0x884>)
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	441a      	add	r2, r3
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017106:	6879      	ldr	r1, [r7, #4]
 8017108:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801710a:	440b      	add	r3, r1
 801710c:	429a      	cmp	r2, r3
 801710e:	d006      	beq.n	801711e <tcp_receive+0x7c2>
 8017110:	4b36      	ldr	r3, [pc, #216]	; (80171ec <tcp_receive+0x890>)
 8017112:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8017116:	4936      	ldr	r1, [pc, #216]	; (80171f0 <tcp_receive+0x894>)
 8017118:	4836      	ldr	r0, [pc, #216]	; (80171f4 <tcp_receive+0x898>)
 801711a:	f008 fdbd 	bl	801fc98 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017122:	2b00      	cmp	r3, #0
 8017124:	f000 80e7 	beq.w	80172f6 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017128:	4b2e      	ldr	r3, [pc, #184]	; (80171e4 <tcp_receive+0x888>)
 801712a:	68db      	ldr	r3, [r3, #12]
 801712c:	899b      	ldrh	r3, [r3, #12]
 801712e:	b29b      	uxth	r3, r3
 8017130:	4618      	mov	r0, r3
 8017132:	f7fa fc8f 	bl	8011a54 <lwip_htons>
 8017136:	4603      	mov	r3, r0
 8017138:	b2db      	uxtb	r3, r3
 801713a:	f003 0301 	and.w	r3, r3, #1
 801713e:	2b00      	cmp	r3, #0
 8017140:	d010      	beq.n	8017164 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017142:	e00a      	b.n	801715a <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017148:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801714e:	681a      	ldr	r2, [r3, #0]
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8017154:	68f8      	ldr	r0, [r7, #12]
 8017156:	f7fd fcc8 	bl	8014aea <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801715e:	2b00      	cmp	r3, #0
 8017160:	d1f0      	bne.n	8017144 <tcp_receive+0x7e8>
 8017162:	e0c8      	b.n	80172f6 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017168:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801716a:	e052      	b.n	8017212 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801716c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801716e:	68db      	ldr	r3, [r3, #12]
 8017170:	899b      	ldrh	r3, [r3, #12]
 8017172:	b29b      	uxth	r3, r3
 8017174:	4618      	mov	r0, r3
 8017176:	f7fa fc6d 	bl	8011a54 <lwip_htons>
 801717a:	4603      	mov	r3, r0
 801717c:	b2db      	uxtb	r3, r3
 801717e:	f003 0301 	and.w	r3, r3, #1
 8017182:	2b00      	cmp	r3, #0
 8017184:	d03d      	beq.n	8017202 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017186:	4b17      	ldr	r3, [pc, #92]	; (80171e4 <tcp_receive+0x888>)
 8017188:	68db      	ldr	r3, [r3, #12]
 801718a:	899b      	ldrh	r3, [r3, #12]
 801718c:	b29b      	uxth	r3, r3
 801718e:	4618      	mov	r0, r3
 8017190:	f7fa fc60 	bl	8011a54 <lwip_htons>
 8017194:	4603      	mov	r3, r0
 8017196:	b2db      	uxtb	r3, r3
 8017198:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801719c:	2b00      	cmp	r3, #0
 801719e:	d130      	bne.n	8017202 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80171a0:	4b10      	ldr	r3, [pc, #64]	; (80171e4 <tcp_receive+0x888>)
 80171a2:	68db      	ldr	r3, [r3, #12]
 80171a4:	899b      	ldrh	r3, [r3, #12]
 80171a6:	b29c      	uxth	r4, r3
 80171a8:	2001      	movs	r0, #1
 80171aa:	f7fa fc53 	bl	8011a54 <lwip_htons>
 80171ae:	4603      	mov	r3, r0
 80171b0:	461a      	mov	r2, r3
 80171b2:	4b0c      	ldr	r3, [pc, #48]	; (80171e4 <tcp_receive+0x888>)
 80171b4:	68db      	ldr	r3, [r3, #12]
 80171b6:	4322      	orrs	r2, r4
 80171b8:	b292      	uxth	r2, r2
 80171ba:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80171bc:	4b09      	ldr	r3, [pc, #36]	; (80171e4 <tcp_receive+0x888>)
 80171be:	891c      	ldrh	r4, [r3, #8]
 80171c0:	4b08      	ldr	r3, [pc, #32]	; (80171e4 <tcp_receive+0x888>)
 80171c2:	68db      	ldr	r3, [r3, #12]
 80171c4:	899b      	ldrh	r3, [r3, #12]
 80171c6:	b29b      	uxth	r3, r3
 80171c8:	4618      	mov	r0, r3
 80171ca:	f7fa fc43 	bl	8011a54 <lwip_htons>
 80171ce:	4603      	mov	r3, r0
 80171d0:	b2db      	uxtb	r3, r3
 80171d2:	f003 0303 	and.w	r3, r3, #3
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d00e      	beq.n	80171f8 <tcp_receive+0x89c>
 80171da:	2301      	movs	r3, #1
 80171dc:	e00d      	b.n	80171fa <tcp_receive+0x89e>
 80171de:	bf00      	nop
 80171e0:	2000afcc 	.word	0x2000afcc
 80171e4:	2000afac 	.word	0x2000afac
 80171e8:	2000afd6 	.word	0x2000afd6
 80171ec:	08022db8 	.word	0x08022db8
 80171f0:	08023160 	.word	0x08023160
 80171f4:	08022e04 	.word	0x08022e04
 80171f8:	2300      	movs	r3, #0
 80171fa:	4423      	add	r3, r4
 80171fc:	b29a      	uxth	r2, r3
 80171fe:	4b98      	ldr	r3, [pc, #608]	; (8017460 <tcp_receive+0xb04>)
 8017200:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017204:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017208:	681b      	ldr	r3, [r3, #0]
 801720a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801720c:	6938      	ldr	r0, [r7, #16]
 801720e:	f7fd fc6c 	bl	8014aea <tcp_seg_free>
            while (next &&
 8017212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017214:	2b00      	cmp	r3, #0
 8017216:	d00e      	beq.n	8017236 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017218:	4b91      	ldr	r3, [pc, #580]	; (8017460 <tcp_receive+0xb04>)
 801721a:	881b      	ldrh	r3, [r3, #0]
 801721c:	461a      	mov	r2, r3
 801721e:	4b91      	ldr	r3, [pc, #580]	; (8017464 <tcp_receive+0xb08>)
 8017220:	681b      	ldr	r3, [r3, #0]
 8017222:	441a      	add	r2, r3
 8017224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017226:	68db      	ldr	r3, [r3, #12]
 8017228:	685b      	ldr	r3, [r3, #4]
 801722a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801722c:	8909      	ldrh	r1, [r1, #8]
 801722e:	440b      	add	r3, r1
 8017230:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017232:	2b00      	cmp	r3, #0
 8017234:	da9a      	bge.n	801716c <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017238:	2b00      	cmp	r3, #0
 801723a:	d059      	beq.n	80172f0 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801723c:	4b88      	ldr	r3, [pc, #544]	; (8017460 <tcp_receive+0xb04>)
 801723e:	881b      	ldrh	r3, [r3, #0]
 8017240:	461a      	mov	r2, r3
 8017242:	4b88      	ldr	r3, [pc, #544]	; (8017464 <tcp_receive+0xb08>)
 8017244:	681b      	ldr	r3, [r3, #0]
 8017246:	441a      	add	r2, r3
 8017248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801724a:	68db      	ldr	r3, [r3, #12]
 801724c:	685b      	ldr	r3, [r3, #4]
 801724e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017250:	2b00      	cmp	r3, #0
 8017252:	dd4d      	ble.n	80172f0 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017254:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017256:	68db      	ldr	r3, [r3, #12]
 8017258:	685b      	ldr	r3, [r3, #4]
 801725a:	b29a      	uxth	r2, r3
 801725c:	4b81      	ldr	r3, [pc, #516]	; (8017464 <tcp_receive+0xb08>)
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	b29b      	uxth	r3, r3
 8017262:	1ad3      	subs	r3, r2, r3
 8017264:	b29a      	uxth	r2, r3
 8017266:	4b80      	ldr	r3, [pc, #512]	; (8017468 <tcp_receive+0xb0c>)
 8017268:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801726a:	4b7f      	ldr	r3, [pc, #508]	; (8017468 <tcp_receive+0xb0c>)
 801726c:	68db      	ldr	r3, [r3, #12]
 801726e:	899b      	ldrh	r3, [r3, #12]
 8017270:	b29b      	uxth	r3, r3
 8017272:	4618      	mov	r0, r3
 8017274:	f7fa fbee 	bl	8011a54 <lwip_htons>
 8017278:	4603      	mov	r3, r0
 801727a:	b2db      	uxtb	r3, r3
 801727c:	f003 0302 	and.w	r3, r3, #2
 8017280:	2b00      	cmp	r3, #0
 8017282:	d005      	beq.n	8017290 <tcp_receive+0x934>
                inseg.len -= 1;
 8017284:	4b78      	ldr	r3, [pc, #480]	; (8017468 <tcp_receive+0xb0c>)
 8017286:	891b      	ldrh	r3, [r3, #8]
 8017288:	3b01      	subs	r3, #1
 801728a:	b29a      	uxth	r2, r3
 801728c:	4b76      	ldr	r3, [pc, #472]	; (8017468 <tcp_receive+0xb0c>)
 801728e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017290:	4b75      	ldr	r3, [pc, #468]	; (8017468 <tcp_receive+0xb0c>)
 8017292:	685b      	ldr	r3, [r3, #4]
 8017294:	4a74      	ldr	r2, [pc, #464]	; (8017468 <tcp_receive+0xb0c>)
 8017296:	8912      	ldrh	r2, [r2, #8]
 8017298:	4611      	mov	r1, r2
 801729a:	4618      	mov	r0, r3
 801729c:	f7fb fe0c 	bl	8012eb8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80172a0:	4b71      	ldr	r3, [pc, #452]	; (8017468 <tcp_receive+0xb0c>)
 80172a2:	891c      	ldrh	r4, [r3, #8]
 80172a4:	4b70      	ldr	r3, [pc, #448]	; (8017468 <tcp_receive+0xb0c>)
 80172a6:	68db      	ldr	r3, [r3, #12]
 80172a8:	899b      	ldrh	r3, [r3, #12]
 80172aa:	b29b      	uxth	r3, r3
 80172ac:	4618      	mov	r0, r3
 80172ae:	f7fa fbd1 	bl	8011a54 <lwip_htons>
 80172b2:	4603      	mov	r3, r0
 80172b4:	b2db      	uxtb	r3, r3
 80172b6:	f003 0303 	and.w	r3, r3, #3
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d001      	beq.n	80172c2 <tcp_receive+0x966>
 80172be:	2301      	movs	r3, #1
 80172c0:	e000      	b.n	80172c4 <tcp_receive+0x968>
 80172c2:	2300      	movs	r3, #0
 80172c4:	4423      	add	r3, r4
 80172c6:	b29a      	uxth	r2, r3
 80172c8:	4b65      	ldr	r3, [pc, #404]	; (8017460 <tcp_receive+0xb04>)
 80172ca:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80172cc:	4b64      	ldr	r3, [pc, #400]	; (8017460 <tcp_receive+0xb04>)
 80172ce:	881b      	ldrh	r3, [r3, #0]
 80172d0:	461a      	mov	r2, r3
 80172d2:	4b64      	ldr	r3, [pc, #400]	; (8017464 <tcp_receive+0xb08>)
 80172d4:	681b      	ldr	r3, [r3, #0]
 80172d6:	441a      	add	r2, r3
 80172d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80172da:	68db      	ldr	r3, [r3, #12]
 80172dc:	685b      	ldr	r3, [r3, #4]
 80172de:	429a      	cmp	r2, r3
 80172e0:	d006      	beq.n	80172f0 <tcp_receive+0x994>
 80172e2:	4b62      	ldr	r3, [pc, #392]	; (801746c <tcp_receive+0xb10>)
 80172e4:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80172e8:	4961      	ldr	r1, [pc, #388]	; (8017470 <tcp_receive+0xb14>)
 80172ea:	4862      	ldr	r0, [pc, #392]	; (8017474 <tcp_receive+0xb18>)
 80172ec:	f008 fcd4 	bl	801fc98 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80172f4:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80172f6:	4b5a      	ldr	r3, [pc, #360]	; (8017460 <tcp_receive+0xb04>)
 80172f8:	881b      	ldrh	r3, [r3, #0]
 80172fa:	461a      	mov	r2, r3
 80172fc:	4b59      	ldr	r3, [pc, #356]	; (8017464 <tcp_receive+0xb08>)
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	441a      	add	r2, r3
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801730a:	4b55      	ldr	r3, [pc, #340]	; (8017460 <tcp_receive+0xb04>)
 801730c:	881b      	ldrh	r3, [r3, #0]
 801730e:	429a      	cmp	r2, r3
 8017310:	d206      	bcs.n	8017320 <tcp_receive+0x9c4>
 8017312:	4b56      	ldr	r3, [pc, #344]	; (801746c <tcp_receive+0xb10>)
 8017314:	f240 6207 	movw	r2, #1543	; 0x607
 8017318:	4957      	ldr	r1, [pc, #348]	; (8017478 <tcp_receive+0xb1c>)
 801731a:	4856      	ldr	r0, [pc, #344]	; (8017474 <tcp_receive+0xb18>)
 801731c:	f008 fcbc 	bl	801fc98 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017320:	687b      	ldr	r3, [r7, #4]
 8017322:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017324:	4b4e      	ldr	r3, [pc, #312]	; (8017460 <tcp_receive+0xb04>)
 8017326:	881b      	ldrh	r3, [r3, #0]
 8017328:	1ad3      	subs	r3, r2, r3
 801732a:	b29a      	uxth	r2, r3
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017330:	6878      	ldr	r0, [r7, #4]
 8017332:	f7fc feb5 	bl	80140a0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017336:	4b4c      	ldr	r3, [pc, #304]	; (8017468 <tcp_receive+0xb0c>)
 8017338:	685b      	ldr	r3, [r3, #4]
 801733a:	891b      	ldrh	r3, [r3, #8]
 801733c:	2b00      	cmp	r3, #0
 801733e:	d006      	beq.n	801734e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017340:	4b49      	ldr	r3, [pc, #292]	; (8017468 <tcp_receive+0xb0c>)
 8017342:	685b      	ldr	r3, [r3, #4]
 8017344:	4a4d      	ldr	r2, [pc, #308]	; (801747c <tcp_receive+0xb20>)
 8017346:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017348:	4b47      	ldr	r3, [pc, #284]	; (8017468 <tcp_receive+0xb0c>)
 801734a:	2200      	movs	r2, #0
 801734c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801734e:	4b46      	ldr	r3, [pc, #280]	; (8017468 <tcp_receive+0xb0c>)
 8017350:	68db      	ldr	r3, [r3, #12]
 8017352:	899b      	ldrh	r3, [r3, #12]
 8017354:	b29b      	uxth	r3, r3
 8017356:	4618      	mov	r0, r3
 8017358:	f7fa fb7c 	bl	8011a54 <lwip_htons>
 801735c:	4603      	mov	r3, r0
 801735e:	b2db      	uxtb	r3, r3
 8017360:	f003 0301 	and.w	r3, r3, #1
 8017364:	2b00      	cmp	r3, #0
 8017366:	f000 80b8 	beq.w	80174da <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801736a:	4b45      	ldr	r3, [pc, #276]	; (8017480 <tcp_receive+0xb24>)
 801736c:	781b      	ldrb	r3, [r3, #0]
 801736e:	f043 0320 	orr.w	r3, r3, #32
 8017372:	b2da      	uxtb	r2, r3
 8017374:	4b42      	ldr	r3, [pc, #264]	; (8017480 <tcp_receive+0xb24>)
 8017376:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017378:	e0af      	b.n	80174da <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801737e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017384:	68db      	ldr	r3, [r3, #12]
 8017386:	685b      	ldr	r3, [r3, #4]
 8017388:	4a36      	ldr	r2, [pc, #216]	; (8017464 <tcp_receive+0xb08>)
 801738a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801738c:	68bb      	ldr	r3, [r7, #8]
 801738e:	891b      	ldrh	r3, [r3, #8]
 8017390:	461c      	mov	r4, r3
 8017392:	68bb      	ldr	r3, [r7, #8]
 8017394:	68db      	ldr	r3, [r3, #12]
 8017396:	899b      	ldrh	r3, [r3, #12]
 8017398:	b29b      	uxth	r3, r3
 801739a:	4618      	mov	r0, r3
 801739c:	f7fa fb5a 	bl	8011a54 <lwip_htons>
 80173a0:	4603      	mov	r3, r0
 80173a2:	b2db      	uxtb	r3, r3
 80173a4:	f003 0303 	and.w	r3, r3, #3
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d001      	beq.n	80173b0 <tcp_receive+0xa54>
 80173ac:	2301      	movs	r3, #1
 80173ae:	e000      	b.n	80173b2 <tcp_receive+0xa56>
 80173b0:	2300      	movs	r3, #0
 80173b2:	191a      	adds	r2, r3, r4
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80173b8:	441a      	add	r2, r3
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80173c2:	461c      	mov	r4, r3
 80173c4:	68bb      	ldr	r3, [r7, #8]
 80173c6:	891b      	ldrh	r3, [r3, #8]
 80173c8:	461d      	mov	r5, r3
 80173ca:	68bb      	ldr	r3, [r7, #8]
 80173cc:	68db      	ldr	r3, [r3, #12]
 80173ce:	899b      	ldrh	r3, [r3, #12]
 80173d0:	b29b      	uxth	r3, r3
 80173d2:	4618      	mov	r0, r3
 80173d4:	f7fa fb3e 	bl	8011a54 <lwip_htons>
 80173d8:	4603      	mov	r3, r0
 80173da:	b2db      	uxtb	r3, r3
 80173dc:	f003 0303 	and.w	r3, r3, #3
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d001      	beq.n	80173e8 <tcp_receive+0xa8c>
 80173e4:	2301      	movs	r3, #1
 80173e6:	e000      	b.n	80173ea <tcp_receive+0xa8e>
 80173e8:	2300      	movs	r3, #0
 80173ea:	442b      	add	r3, r5
 80173ec:	429c      	cmp	r4, r3
 80173ee:	d206      	bcs.n	80173fe <tcp_receive+0xaa2>
 80173f0:	4b1e      	ldr	r3, [pc, #120]	; (801746c <tcp_receive+0xb10>)
 80173f2:	f240 622b 	movw	r2, #1579	; 0x62b
 80173f6:	4923      	ldr	r1, [pc, #140]	; (8017484 <tcp_receive+0xb28>)
 80173f8:	481e      	ldr	r0, [pc, #120]	; (8017474 <tcp_receive+0xb18>)
 80173fa:	f008 fc4d 	bl	801fc98 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80173fe:	68bb      	ldr	r3, [r7, #8]
 8017400:	891b      	ldrh	r3, [r3, #8]
 8017402:	461c      	mov	r4, r3
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	68db      	ldr	r3, [r3, #12]
 8017408:	899b      	ldrh	r3, [r3, #12]
 801740a:	b29b      	uxth	r3, r3
 801740c:	4618      	mov	r0, r3
 801740e:	f7fa fb21 	bl	8011a54 <lwip_htons>
 8017412:	4603      	mov	r3, r0
 8017414:	b2db      	uxtb	r3, r3
 8017416:	f003 0303 	and.w	r3, r3, #3
 801741a:	2b00      	cmp	r3, #0
 801741c:	d001      	beq.n	8017422 <tcp_receive+0xac6>
 801741e:	2301      	movs	r3, #1
 8017420:	e000      	b.n	8017424 <tcp_receive+0xac8>
 8017422:	2300      	movs	r3, #0
 8017424:	1919      	adds	r1, r3, r4
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801742a:	b28b      	uxth	r3, r1
 801742c:	1ad3      	subs	r3, r2, r3
 801742e:	b29a      	uxth	r2, r3
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017434:	6878      	ldr	r0, [r7, #4]
 8017436:	f7fc fe33 	bl	80140a0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801743a:	68bb      	ldr	r3, [r7, #8]
 801743c:	685b      	ldr	r3, [r3, #4]
 801743e:	891b      	ldrh	r3, [r3, #8]
 8017440:	2b00      	cmp	r3, #0
 8017442:	d028      	beq.n	8017496 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017444:	4b0d      	ldr	r3, [pc, #52]	; (801747c <tcp_receive+0xb20>)
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	2b00      	cmp	r3, #0
 801744a:	d01d      	beq.n	8017488 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801744c:	4b0b      	ldr	r3, [pc, #44]	; (801747c <tcp_receive+0xb20>)
 801744e:	681a      	ldr	r2, [r3, #0]
 8017450:	68bb      	ldr	r3, [r7, #8]
 8017452:	685b      	ldr	r3, [r3, #4]
 8017454:	4619      	mov	r1, r3
 8017456:	4610      	mov	r0, r2
 8017458:	f7fb ff82 	bl	8013360 <pbuf_cat>
 801745c:	e018      	b.n	8017490 <tcp_receive+0xb34>
 801745e:	bf00      	nop
 8017460:	2000afd6 	.word	0x2000afd6
 8017464:	2000afcc 	.word	0x2000afcc
 8017468:	2000afac 	.word	0x2000afac
 801746c:	08022db8 	.word	0x08022db8
 8017470:	08023198 	.word	0x08023198
 8017474:	08022e04 	.word	0x08022e04
 8017478:	080231d4 	.word	0x080231d4
 801747c:	2000afdc 	.word	0x2000afdc
 8017480:	2000afd9 	.word	0x2000afd9
 8017484:	080231f4 	.word	0x080231f4
            } else {
              recv_data = cseg->p;
 8017488:	68bb      	ldr	r3, [r7, #8]
 801748a:	685b      	ldr	r3, [r3, #4]
 801748c:	4a70      	ldr	r2, [pc, #448]	; (8017650 <tcp_receive+0xcf4>)
 801748e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017490:	68bb      	ldr	r3, [r7, #8]
 8017492:	2200      	movs	r2, #0
 8017494:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017496:	68bb      	ldr	r3, [r7, #8]
 8017498:	68db      	ldr	r3, [r3, #12]
 801749a:	899b      	ldrh	r3, [r3, #12]
 801749c:	b29b      	uxth	r3, r3
 801749e:	4618      	mov	r0, r3
 80174a0:	f7fa fad8 	bl	8011a54 <lwip_htons>
 80174a4:	4603      	mov	r3, r0
 80174a6:	b2db      	uxtb	r3, r3
 80174a8:	f003 0301 	and.w	r3, r3, #1
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d00d      	beq.n	80174cc <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80174b0:	4b68      	ldr	r3, [pc, #416]	; (8017654 <tcp_receive+0xcf8>)
 80174b2:	781b      	ldrb	r3, [r3, #0]
 80174b4:	f043 0320 	orr.w	r3, r3, #32
 80174b8:	b2da      	uxtb	r2, r3
 80174ba:	4b66      	ldr	r3, [pc, #408]	; (8017654 <tcp_receive+0xcf8>)
 80174bc:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	7d1b      	ldrb	r3, [r3, #20]
 80174c2:	2b04      	cmp	r3, #4
 80174c4:	d102      	bne.n	80174cc <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80174c6:	687b      	ldr	r3, [r7, #4]
 80174c8:	2207      	movs	r2, #7
 80174ca:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80174cc:	68bb      	ldr	r3, [r7, #8]
 80174ce:	681a      	ldr	r2, [r3, #0]
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80174d4:	68b8      	ldr	r0, [r7, #8]
 80174d6:	f7fd fb08 	bl	8014aea <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80174da:	687b      	ldr	r3, [r7, #4]
 80174dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80174de:	2b00      	cmp	r3, #0
 80174e0:	d008      	beq.n	80174f4 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80174e6:	68db      	ldr	r3, [r3, #12]
 80174e8:	685a      	ldr	r2, [r3, #4]
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80174ee:	429a      	cmp	r2, r3
 80174f0:	f43f af43 	beq.w	801737a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	8b5b      	ldrh	r3, [r3, #26]
 80174f8:	f003 0301 	and.w	r3, r3, #1
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	d00e      	beq.n	801751e <tcp_receive+0xbc2>
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	8b5b      	ldrh	r3, [r3, #26]
 8017504:	f023 0301 	bic.w	r3, r3, #1
 8017508:	b29a      	uxth	r2, r3
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	835a      	strh	r2, [r3, #26]
 801750e:	687b      	ldr	r3, [r7, #4]
 8017510:	8b5b      	ldrh	r3, [r3, #26]
 8017512:	f043 0302 	orr.w	r3, r3, #2
 8017516:	b29a      	uxth	r2, r3
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801751c:	e188      	b.n	8017830 <tcp_receive+0xed4>
        tcp_ack(pcb);
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	8b5b      	ldrh	r3, [r3, #26]
 8017522:	f043 0301 	orr.w	r3, r3, #1
 8017526:	b29a      	uxth	r2, r3
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801752c:	e180      	b.n	8017830 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017532:	2b00      	cmp	r3, #0
 8017534:	d106      	bne.n	8017544 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017536:	4848      	ldr	r0, [pc, #288]	; (8017658 <tcp_receive+0xcfc>)
 8017538:	f7fd faf0 	bl	8014b1c <tcp_seg_copy>
 801753c:	4602      	mov	r2, r0
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	675a      	str	r2, [r3, #116]	; 0x74
 8017542:	e16d      	b.n	8017820 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017544:	2300      	movs	r3, #0
 8017546:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801754c:	63bb      	str	r3, [r7, #56]	; 0x38
 801754e:	e157      	b.n	8017800 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8017550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017552:	68db      	ldr	r3, [r3, #12]
 8017554:	685a      	ldr	r2, [r3, #4]
 8017556:	4b41      	ldr	r3, [pc, #260]	; (801765c <tcp_receive+0xd00>)
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	429a      	cmp	r2, r3
 801755c:	d11d      	bne.n	801759a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801755e:	4b3e      	ldr	r3, [pc, #248]	; (8017658 <tcp_receive+0xcfc>)
 8017560:	891a      	ldrh	r2, [r3, #8]
 8017562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017564:	891b      	ldrh	r3, [r3, #8]
 8017566:	429a      	cmp	r2, r3
 8017568:	f240 814f 	bls.w	801780a <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801756c:	483a      	ldr	r0, [pc, #232]	; (8017658 <tcp_receive+0xcfc>)
 801756e:	f7fd fad5 	bl	8014b1c <tcp_seg_copy>
 8017572:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017574:	697b      	ldr	r3, [r7, #20]
 8017576:	2b00      	cmp	r3, #0
 8017578:	f000 8149 	beq.w	801780e <tcp_receive+0xeb2>
                  if (prev != NULL) {
 801757c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801757e:	2b00      	cmp	r3, #0
 8017580:	d003      	beq.n	801758a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017584:	697a      	ldr	r2, [r7, #20]
 8017586:	601a      	str	r2, [r3, #0]
 8017588:	e002      	b.n	8017590 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	697a      	ldr	r2, [r7, #20]
 801758e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017590:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017592:	6978      	ldr	r0, [r7, #20]
 8017594:	f7ff f8de 	bl	8016754 <tcp_oos_insert_segment>
                }
                break;
 8017598:	e139      	b.n	801780e <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801759a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801759c:	2b00      	cmp	r3, #0
 801759e:	d117      	bne.n	80175d0 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80175a0:	4b2e      	ldr	r3, [pc, #184]	; (801765c <tcp_receive+0xd00>)
 80175a2:	681a      	ldr	r2, [r3, #0]
 80175a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175a6:	68db      	ldr	r3, [r3, #12]
 80175a8:	685b      	ldr	r3, [r3, #4]
 80175aa:	1ad3      	subs	r3, r2, r3
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	da57      	bge.n	8017660 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80175b0:	4829      	ldr	r0, [pc, #164]	; (8017658 <tcp_receive+0xcfc>)
 80175b2:	f7fd fab3 	bl	8014b1c <tcp_seg_copy>
 80175b6:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80175b8:	69bb      	ldr	r3, [r7, #24]
 80175ba:	2b00      	cmp	r3, #0
 80175bc:	f000 8129 	beq.w	8017812 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	69ba      	ldr	r2, [r7, #24]
 80175c4:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80175c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80175c8:	69b8      	ldr	r0, [r7, #24]
 80175ca:	f7ff f8c3 	bl	8016754 <tcp_oos_insert_segment>
                  }
                  break;
 80175ce:	e120      	b.n	8017812 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80175d0:	4b22      	ldr	r3, [pc, #136]	; (801765c <tcp_receive+0xd00>)
 80175d2:	681a      	ldr	r2, [r3, #0]
 80175d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80175d6:	68db      	ldr	r3, [r3, #12]
 80175d8:	685b      	ldr	r3, [r3, #4]
 80175da:	1ad3      	subs	r3, r2, r3
 80175dc:	3b01      	subs	r3, #1
 80175de:	2b00      	cmp	r3, #0
 80175e0:	db3e      	blt.n	8017660 <tcp_receive+0xd04>
 80175e2:	4b1e      	ldr	r3, [pc, #120]	; (801765c <tcp_receive+0xd00>)
 80175e4:	681a      	ldr	r2, [r3, #0]
 80175e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175e8:	68db      	ldr	r3, [r3, #12]
 80175ea:	685b      	ldr	r3, [r3, #4]
 80175ec:	1ad3      	subs	r3, r2, r3
 80175ee:	3301      	adds	r3, #1
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	dc35      	bgt.n	8017660 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80175f4:	4818      	ldr	r0, [pc, #96]	; (8017658 <tcp_receive+0xcfc>)
 80175f6:	f7fd fa91 	bl	8014b1c <tcp_seg_copy>
 80175fa:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80175fc:	69fb      	ldr	r3, [r7, #28]
 80175fe:	2b00      	cmp	r3, #0
 8017600:	f000 8109 	beq.w	8017816 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017606:	68db      	ldr	r3, [r3, #12]
 8017608:	685b      	ldr	r3, [r3, #4]
 801760a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801760c:	8912      	ldrh	r2, [r2, #8]
 801760e:	441a      	add	r2, r3
 8017610:	4b12      	ldr	r3, [pc, #72]	; (801765c <tcp_receive+0xd00>)
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	1ad3      	subs	r3, r2, r3
 8017616:	2b00      	cmp	r3, #0
 8017618:	dd12      	ble.n	8017640 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801761a:	4b10      	ldr	r3, [pc, #64]	; (801765c <tcp_receive+0xd00>)
 801761c:	681b      	ldr	r3, [r3, #0]
 801761e:	b29a      	uxth	r2, r3
 8017620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017622:	68db      	ldr	r3, [r3, #12]
 8017624:	685b      	ldr	r3, [r3, #4]
 8017626:	b29b      	uxth	r3, r3
 8017628:	1ad3      	subs	r3, r2, r3
 801762a:	b29a      	uxth	r2, r3
 801762c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801762e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017632:	685a      	ldr	r2, [r3, #4]
 8017634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017636:	891b      	ldrh	r3, [r3, #8]
 8017638:	4619      	mov	r1, r3
 801763a:	4610      	mov	r0, r2
 801763c:	f7fb fc3c 	bl	8012eb8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017642:	69fa      	ldr	r2, [r7, #28]
 8017644:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017646:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017648:	69f8      	ldr	r0, [r7, #28]
 801764a:	f7ff f883 	bl	8016754 <tcp_oos_insert_segment>
                  }
                  break;
 801764e:	e0e2      	b.n	8017816 <tcp_receive+0xeba>
 8017650:	2000afdc 	.word	0x2000afdc
 8017654:	2000afd9 	.word	0x2000afd9
 8017658:	2000afac 	.word	0x2000afac
 801765c:	2000afcc 	.word	0x2000afcc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017662:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017666:	681b      	ldr	r3, [r3, #0]
 8017668:	2b00      	cmp	r3, #0
 801766a:	f040 80c6 	bne.w	80177fa <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801766e:	4b80      	ldr	r3, [pc, #512]	; (8017870 <tcp_receive+0xf14>)
 8017670:	681a      	ldr	r2, [r3, #0]
 8017672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017674:	68db      	ldr	r3, [r3, #12]
 8017676:	685b      	ldr	r3, [r3, #4]
 8017678:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801767a:	2b00      	cmp	r3, #0
 801767c:	f340 80bd 	ble.w	80177fa <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017682:	68db      	ldr	r3, [r3, #12]
 8017684:	899b      	ldrh	r3, [r3, #12]
 8017686:	b29b      	uxth	r3, r3
 8017688:	4618      	mov	r0, r3
 801768a:	f7fa f9e3 	bl	8011a54 <lwip_htons>
 801768e:	4603      	mov	r3, r0
 8017690:	b2db      	uxtb	r3, r3
 8017692:	f003 0301 	and.w	r3, r3, #1
 8017696:	2b00      	cmp	r3, #0
 8017698:	f040 80bf 	bne.w	801781a <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801769c:	4875      	ldr	r0, [pc, #468]	; (8017874 <tcp_receive+0xf18>)
 801769e:	f7fd fa3d 	bl	8014b1c <tcp_seg_copy>
 80176a2:	4602      	mov	r2, r0
 80176a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176a6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80176a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176aa:	681b      	ldr	r3, [r3, #0]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	f000 80b6 	beq.w	801781e <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80176b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176b4:	68db      	ldr	r3, [r3, #12]
 80176b6:	685b      	ldr	r3, [r3, #4]
 80176b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80176ba:	8912      	ldrh	r2, [r2, #8]
 80176bc:	441a      	add	r2, r3
 80176be:	4b6c      	ldr	r3, [pc, #432]	; (8017870 <tcp_receive+0xf14>)
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	1ad3      	subs	r3, r2, r3
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	dd12      	ble.n	80176ee <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80176c8:	4b69      	ldr	r3, [pc, #420]	; (8017870 <tcp_receive+0xf14>)
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	b29a      	uxth	r2, r3
 80176ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176d0:	68db      	ldr	r3, [r3, #12]
 80176d2:	685b      	ldr	r3, [r3, #4]
 80176d4:	b29b      	uxth	r3, r3
 80176d6:	1ad3      	subs	r3, r2, r3
 80176d8:	b29a      	uxth	r2, r3
 80176da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176dc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80176de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176e0:	685a      	ldr	r2, [r3, #4]
 80176e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176e4:	891b      	ldrh	r3, [r3, #8]
 80176e6:	4619      	mov	r1, r3
 80176e8:	4610      	mov	r0, r2
 80176ea:	f7fb fbe5 	bl	8012eb8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80176ee:	4b62      	ldr	r3, [pc, #392]	; (8017878 <tcp_receive+0xf1c>)
 80176f0:	881b      	ldrh	r3, [r3, #0]
 80176f2:	461a      	mov	r2, r3
 80176f4:	4b5e      	ldr	r3, [pc, #376]	; (8017870 <tcp_receive+0xf14>)
 80176f6:	681b      	ldr	r3, [r3, #0]
 80176f8:	441a      	add	r2, r3
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80176fe:	6879      	ldr	r1, [r7, #4]
 8017700:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017702:	440b      	add	r3, r1
 8017704:	1ad3      	subs	r3, r2, r3
 8017706:	2b00      	cmp	r3, #0
 8017708:	f340 8089 	ble.w	801781e <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801770c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801770e:	681b      	ldr	r3, [r3, #0]
 8017710:	68db      	ldr	r3, [r3, #12]
 8017712:	899b      	ldrh	r3, [r3, #12]
 8017714:	b29b      	uxth	r3, r3
 8017716:	4618      	mov	r0, r3
 8017718:	f7fa f99c 	bl	8011a54 <lwip_htons>
 801771c:	4603      	mov	r3, r0
 801771e:	b2db      	uxtb	r3, r3
 8017720:	f003 0301 	and.w	r3, r3, #1
 8017724:	2b00      	cmp	r3, #0
 8017726:	d022      	beq.n	801776e <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801772a:	681b      	ldr	r3, [r3, #0]
 801772c:	68db      	ldr	r3, [r3, #12]
 801772e:	899b      	ldrh	r3, [r3, #12]
 8017730:	b29b      	uxth	r3, r3
 8017732:	b21b      	sxth	r3, r3
 8017734:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017738:	b21c      	sxth	r4, r3
 801773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801773c:	681b      	ldr	r3, [r3, #0]
 801773e:	68db      	ldr	r3, [r3, #12]
 8017740:	899b      	ldrh	r3, [r3, #12]
 8017742:	b29b      	uxth	r3, r3
 8017744:	4618      	mov	r0, r3
 8017746:	f7fa f985 	bl	8011a54 <lwip_htons>
 801774a:	4603      	mov	r3, r0
 801774c:	b2db      	uxtb	r3, r3
 801774e:	b29b      	uxth	r3, r3
 8017750:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8017754:	b29b      	uxth	r3, r3
 8017756:	4618      	mov	r0, r3
 8017758:	f7fa f97c 	bl	8011a54 <lwip_htons>
 801775c:	4603      	mov	r3, r0
 801775e:	b21b      	sxth	r3, r3
 8017760:	4323      	orrs	r3, r4
 8017762:	b21a      	sxth	r2, r3
 8017764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017766:	681b      	ldr	r3, [r3, #0]
 8017768:	68db      	ldr	r3, [r3, #12]
 801776a:	b292      	uxth	r2, r2
 801776c:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017772:	b29a      	uxth	r2, r3
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017778:	4413      	add	r3, r2
 801777a:	b299      	uxth	r1, r3
 801777c:	4b3c      	ldr	r3, [pc, #240]	; (8017870 <tcp_receive+0xf14>)
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	b29a      	uxth	r2, r3
 8017782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017784:	681b      	ldr	r3, [r3, #0]
 8017786:	1a8a      	subs	r2, r1, r2
 8017788:	b292      	uxth	r2, r2
 801778a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801778c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801778e:	681b      	ldr	r3, [r3, #0]
 8017790:	685a      	ldr	r2, [r3, #4]
 8017792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	891b      	ldrh	r3, [r3, #8]
 8017798:	4619      	mov	r1, r3
 801779a:	4610      	mov	r0, r2
 801779c:	f7fb fb8c 	bl	8012eb8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80177a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	891c      	ldrh	r4, [r3, #8]
 80177a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	68db      	ldr	r3, [r3, #12]
 80177ac:	899b      	ldrh	r3, [r3, #12]
 80177ae:	b29b      	uxth	r3, r3
 80177b0:	4618      	mov	r0, r3
 80177b2:	f7fa f94f 	bl	8011a54 <lwip_htons>
 80177b6:	4603      	mov	r3, r0
 80177b8:	b2db      	uxtb	r3, r3
 80177ba:	f003 0303 	and.w	r3, r3, #3
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d001      	beq.n	80177c6 <tcp_receive+0xe6a>
 80177c2:	2301      	movs	r3, #1
 80177c4:	e000      	b.n	80177c8 <tcp_receive+0xe6c>
 80177c6:	2300      	movs	r3, #0
 80177c8:	4423      	add	r3, r4
 80177ca:	b29a      	uxth	r2, r3
 80177cc:	4b2a      	ldr	r3, [pc, #168]	; (8017878 <tcp_receive+0xf1c>)
 80177ce:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80177d0:	4b29      	ldr	r3, [pc, #164]	; (8017878 <tcp_receive+0xf1c>)
 80177d2:	881b      	ldrh	r3, [r3, #0]
 80177d4:	461a      	mov	r2, r3
 80177d6:	4b26      	ldr	r3, [pc, #152]	; (8017870 <tcp_receive+0xf14>)
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	441a      	add	r2, r3
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80177e0:	6879      	ldr	r1, [r7, #4]
 80177e2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80177e4:	440b      	add	r3, r1
 80177e6:	429a      	cmp	r2, r3
 80177e8:	d019      	beq.n	801781e <tcp_receive+0xec2>
 80177ea:	4b24      	ldr	r3, [pc, #144]	; (801787c <tcp_receive+0xf20>)
 80177ec:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80177f0:	4923      	ldr	r1, [pc, #140]	; (8017880 <tcp_receive+0xf24>)
 80177f2:	4824      	ldr	r0, [pc, #144]	; (8017884 <tcp_receive+0xf28>)
 80177f4:	f008 fa50 	bl	801fc98 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80177f8:	e011      	b.n	801781e <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80177fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80177fc:	681b      	ldr	r3, [r3, #0]
 80177fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8017800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017802:	2b00      	cmp	r3, #0
 8017804:	f47f aea4 	bne.w	8017550 <tcp_receive+0xbf4>
 8017808:	e00a      	b.n	8017820 <tcp_receive+0xec4>
                break;
 801780a:	bf00      	nop
 801780c:	e008      	b.n	8017820 <tcp_receive+0xec4>
                break;
 801780e:	bf00      	nop
 8017810:	e006      	b.n	8017820 <tcp_receive+0xec4>
                  break;
 8017812:	bf00      	nop
 8017814:	e004      	b.n	8017820 <tcp_receive+0xec4>
                  break;
 8017816:	bf00      	nop
 8017818:	e002      	b.n	8017820 <tcp_receive+0xec4>
                  break;
 801781a:	bf00      	nop
 801781c:	e000      	b.n	8017820 <tcp_receive+0xec4>
                break;
 801781e:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017820:	6878      	ldr	r0, [r7, #4]
 8017822:	f001 fe8b 	bl	801953c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017826:	e003      	b.n	8017830 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017828:	6878      	ldr	r0, [r7, #4]
 801782a:	f001 fe87 	bl	801953c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801782e:	e01a      	b.n	8017866 <tcp_receive+0xf0a>
 8017830:	e019      	b.n	8017866 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017832:	4b0f      	ldr	r3, [pc, #60]	; (8017870 <tcp_receive+0xf14>)
 8017834:	681a      	ldr	r2, [r3, #0]
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801783a:	1ad3      	subs	r3, r2, r3
 801783c:	2b00      	cmp	r3, #0
 801783e:	db0a      	blt.n	8017856 <tcp_receive+0xefa>
 8017840:	4b0b      	ldr	r3, [pc, #44]	; (8017870 <tcp_receive+0xf14>)
 8017842:	681a      	ldr	r2, [r3, #0]
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017848:	6879      	ldr	r1, [r7, #4]
 801784a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801784c:	440b      	add	r3, r1
 801784e:	1ad3      	subs	r3, r2, r3
 8017850:	3301      	adds	r3, #1
 8017852:	2b00      	cmp	r3, #0
 8017854:	dd07      	ble.n	8017866 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	8b5b      	ldrh	r3, [r3, #26]
 801785a:	f043 0302 	orr.w	r3, r3, #2
 801785e:	b29a      	uxth	r2, r3
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017864:	e7ff      	b.n	8017866 <tcp_receive+0xf0a>
 8017866:	bf00      	nop
 8017868:	3750      	adds	r7, #80	; 0x50
 801786a:	46bd      	mov	sp, r7
 801786c:	bdb0      	pop	{r4, r5, r7, pc}
 801786e:	bf00      	nop
 8017870:	2000afcc 	.word	0x2000afcc
 8017874:	2000afac 	.word	0x2000afac
 8017878:	2000afd6 	.word	0x2000afd6
 801787c:	08022db8 	.word	0x08022db8
 8017880:	08023160 	.word	0x08023160
 8017884:	08022e04 	.word	0x08022e04

08017888 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017888:	b480      	push	{r7}
 801788a:	b083      	sub	sp, #12
 801788c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801788e:	4b15      	ldr	r3, [pc, #84]	; (80178e4 <tcp_get_next_optbyte+0x5c>)
 8017890:	881b      	ldrh	r3, [r3, #0]
 8017892:	1c5a      	adds	r2, r3, #1
 8017894:	b291      	uxth	r1, r2
 8017896:	4a13      	ldr	r2, [pc, #76]	; (80178e4 <tcp_get_next_optbyte+0x5c>)
 8017898:	8011      	strh	r1, [r2, #0]
 801789a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801789c:	4b12      	ldr	r3, [pc, #72]	; (80178e8 <tcp_get_next_optbyte+0x60>)
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	2b00      	cmp	r3, #0
 80178a2:	d004      	beq.n	80178ae <tcp_get_next_optbyte+0x26>
 80178a4:	4b11      	ldr	r3, [pc, #68]	; (80178ec <tcp_get_next_optbyte+0x64>)
 80178a6:	881b      	ldrh	r3, [r3, #0]
 80178a8:	88fa      	ldrh	r2, [r7, #6]
 80178aa:	429a      	cmp	r2, r3
 80178ac:	d208      	bcs.n	80178c0 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80178ae:	4b10      	ldr	r3, [pc, #64]	; (80178f0 <tcp_get_next_optbyte+0x68>)
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	3314      	adds	r3, #20
 80178b4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80178b6:	88fb      	ldrh	r3, [r7, #6]
 80178b8:	683a      	ldr	r2, [r7, #0]
 80178ba:	4413      	add	r3, r2
 80178bc:	781b      	ldrb	r3, [r3, #0]
 80178be:	e00b      	b.n	80178d8 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80178c0:	88fb      	ldrh	r3, [r7, #6]
 80178c2:	b2da      	uxtb	r2, r3
 80178c4:	4b09      	ldr	r3, [pc, #36]	; (80178ec <tcp_get_next_optbyte+0x64>)
 80178c6:	881b      	ldrh	r3, [r3, #0]
 80178c8:	b2db      	uxtb	r3, r3
 80178ca:	1ad3      	subs	r3, r2, r3
 80178cc:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80178ce:	4b06      	ldr	r3, [pc, #24]	; (80178e8 <tcp_get_next_optbyte+0x60>)
 80178d0:	681a      	ldr	r2, [r3, #0]
 80178d2:	797b      	ldrb	r3, [r7, #5]
 80178d4:	4413      	add	r3, r2
 80178d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80178d8:	4618      	mov	r0, r3
 80178da:	370c      	adds	r7, #12
 80178dc:	46bd      	mov	sp, r7
 80178de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178e2:	4770      	bx	lr
 80178e4:	2000afc8 	.word	0x2000afc8
 80178e8:	2000afc4 	.word	0x2000afc4
 80178ec:	2000afc2 	.word	0x2000afc2
 80178f0:	2000afbc 	.word	0x2000afbc

080178f4 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80178f4:	b580      	push	{r7, lr}
 80178f6:	b084      	sub	sp, #16
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d106      	bne.n	8017910 <tcp_parseopt+0x1c>
 8017902:	4b32      	ldr	r3, [pc, #200]	; (80179cc <tcp_parseopt+0xd8>)
 8017904:	f240 727d 	movw	r2, #1917	; 0x77d
 8017908:	4931      	ldr	r1, [pc, #196]	; (80179d0 <tcp_parseopt+0xdc>)
 801790a:	4832      	ldr	r0, [pc, #200]	; (80179d4 <tcp_parseopt+0xe0>)
 801790c:	f008 f9c4 	bl	801fc98 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017910:	4b31      	ldr	r3, [pc, #196]	; (80179d8 <tcp_parseopt+0xe4>)
 8017912:	881b      	ldrh	r3, [r3, #0]
 8017914:	2b00      	cmp	r3, #0
 8017916:	d055      	beq.n	80179c4 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017918:	4b30      	ldr	r3, [pc, #192]	; (80179dc <tcp_parseopt+0xe8>)
 801791a:	2200      	movs	r2, #0
 801791c:	801a      	strh	r2, [r3, #0]
 801791e:	e045      	b.n	80179ac <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8017920:	f7ff ffb2 	bl	8017888 <tcp_get_next_optbyte>
 8017924:	4603      	mov	r3, r0
 8017926:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017928:	7bfb      	ldrb	r3, [r7, #15]
 801792a:	2b02      	cmp	r3, #2
 801792c:	d006      	beq.n	801793c <tcp_parseopt+0x48>
 801792e:	2b02      	cmp	r3, #2
 8017930:	dc2b      	bgt.n	801798a <tcp_parseopt+0x96>
 8017932:	2b00      	cmp	r3, #0
 8017934:	d041      	beq.n	80179ba <tcp_parseopt+0xc6>
 8017936:	2b01      	cmp	r3, #1
 8017938:	d127      	bne.n	801798a <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801793a:	e037      	b.n	80179ac <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801793c:	f7ff ffa4 	bl	8017888 <tcp_get_next_optbyte>
 8017940:	4603      	mov	r3, r0
 8017942:	2b04      	cmp	r3, #4
 8017944:	d13b      	bne.n	80179be <tcp_parseopt+0xca>
 8017946:	4b25      	ldr	r3, [pc, #148]	; (80179dc <tcp_parseopt+0xe8>)
 8017948:	881b      	ldrh	r3, [r3, #0]
 801794a:	3301      	adds	r3, #1
 801794c:	4a22      	ldr	r2, [pc, #136]	; (80179d8 <tcp_parseopt+0xe4>)
 801794e:	8812      	ldrh	r2, [r2, #0]
 8017950:	4293      	cmp	r3, r2
 8017952:	da34      	bge.n	80179be <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017954:	f7ff ff98 	bl	8017888 <tcp_get_next_optbyte>
 8017958:	4603      	mov	r3, r0
 801795a:	b29b      	uxth	r3, r3
 801795c:	021b      	lsls	r3, r3, #8
 801795e:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017960:	f7ff ff92 	bl	8017888 <tcp_get_next_optbyte>
 8017964:	4603      	mov	r3, r0
 8017966:	b29a      	uxth	r2, r3
 8017968:	89bb      	ldrh	r3, [r7, #12]
 801796a:	4313      	orrs	r3, r2
 801796c:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801796e:	89bb      	ldrh	r3, [r7, #12]
 8017970:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8017974:	d804      	bhi.n	8017980 <tcp_parseopt+0x8c>
 8017976:	89bb      	ldrh	r3, [r7, #12]
 8017978:	2b00      	cmp	r3, #0
 801797a:	d001      	beq.n	8017980 <tcp_parseopt+0x8c>
 801797c:	89ba      	ldrh	r2, [r7, #12]
 801797e:	e001      	b.n	8017984 <tcp_parseopt+0x90>
 8017980:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8017988:	e010      	b.n	80179ac <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801798a:	f7ff ff7d 	bl	8017888 <tcp_get_next_optbyte>
 801798e:	4603      	mov	r3, r0
 8017990:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017992:	7afb      	ldrb	r3, [r7, #11]
 8017994:	2b01      	cmp	r3, #1
 8017996:	d914      	bls.n	80179c2 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017998:	7afb      	ldrb	r3, [r7, #11]
 801799a:	b29a      	uxth	r2, r3
 801799c:	4b0f      	ldr	r3, [pc, #60]	; (80179dc <tcp_parseopt+0xe8>)
 801799e:	881b      	ldrh	r3, [r3, #0]
 80179a0:	4413      	add	r3, r2
 80179a2:	b29b      	uxth	r3, r3
 80179a4:	3b02      	subs	r3, #2
 80179a6:	b29a      	uxth	r2, r3
 80179a8:	4b0c      	ldr	r3, [pc, #48]	; (80179dc <tcp_parseopt+0xe8>)
 80179aa:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80179ac:	4b0b      	ldr	r3, [pc, #44]	; (80179dc <tcp_parseopt+0xe8>)
 80179ae:	881a      	ldrh	r2, [r3, #0]
 80179b0:	4b09      	ldr	r3, [pc, #36]	; (80179d8 <tcp_parseopt+0xe4>)
 80179b2:	881b      	ldrh	r3, [r3, #0]
 80179b4:	429a      	cmp	r2, r3
 80179b6:	d3b3      	bcc.n	8017920 <tcp_parseopt+0x2c>
 80179b8:	e004      	b.n	80179c4 <tcp_parseopt+0xd0>
          return;
 80179ba:	bf00      	nop
 80179bc:	e002      	b.n	80179c4 <tcp_parseopt+0xd0>
            return;
 80179be:	bf00      	nop
 80179c0:	e000      	b.n	80179c4 <tcp_parseopt+0xd0>
            return;
 80179c2:	bf00      	nop
      }
    }
  }
}
 80179c4:	3710      	adds	r7, #16
 80179c6:	46bd      	mov	sp, r7
 80179c8:	bd80      	pop	{r7, pc}
 80179ca:	bf00      	nop
 80179cc:	08022db8 	.word	0x08022db8
 80179d0:	0802321c 	.word	0x0802321c
 80179d4:	08022e04 	.word	0x08022e04
 80179d8:	2000afc0 	.word	0x2000afc0
 80179dc:	2000afc8 	.word	0x2000afc8

080179e0 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80179e0:	b480      	push	{r7}
 80179e2:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80179e4:	4b05      	ldr	r3, [pc, #20]	; (80179fc <tcp_trigger_input_pcb_close+0x1c>)
 80179e6:	781b      	ldrb	r3, [r3, #0]
 80179e8:	f043 0310 	orr.w	r3, r3, #16
 80179ec:	b2da      	uxtb	r2, r3
 80179ee:	4b03      	ldr	r3, [pc, #12]	; (80179fc <tcp_trigger_input_pcb_close+0x1c>)
 80179f0:	701a      	strb	r2, [r3, #0]
}
 80179f2:	bf00      	nop
 80179f4:	46bd      	mov	sp, r7
 80179f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179fa:	4770      	bx	lr
 80179fc:	2000afd9 	.word	0x2000afd9

08017a00 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017a00:	b580      	push	{r7, lr}
 8017a02:	b084      	sub	sp, #16
 8017a04:	af00      	add	r7, sp, #0
 8017a06:	60f8      	str	r0, [r7, #12]
 8017a08:	60b9      	str	r1, [r7, #8]
 8017a0a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017a0c:	68fb      	ldr	r3, [r7, #12]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d00a      	beq.n	8017a28 <tcp_route+0x28>
 8017a12:	68fb      	ldr	r3, [r7, #12]
 8017a14:	7a1b      	ldrb	r3, [r3, #8]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d006      	beq.n	8017a28 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017a1a:	68fb      	ldr	r3, [r7, #12]
 8017a1c:	7a1b      	ldrb	r3, [r3, #8]
 8017a1e:	4618      	mov	r0, r3
 8017a20:	f7fb f842 	bl	8012aa8 <netif_get_by_index>
 8017a24:	4603      	mov	r3, r0
 8017a26:	e003      	b.n	8017a30 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017a28:	6878      	ldr	r0, [r7, #4]
 8017a2a:	f005 fca9 	bl	801d380 <ip4_route>
 8017a2e:	4603      	mov	r3, r0
  }
}
 8017a30:	4618      	mov	r0, r3
 8017a32:	3710      	adds	r7, #16
 8017a34:	46bd      	mov	sp, r7
 8017a36:	bd80      	pop	{r7, pc}

08017a38 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017a38:	b590      	push	{r4, r7, lr}
 8017a3a:	b087      	sub	sp, #28
 8017a3c:	af00      	add	r7, sp, #0
 8017a3e:	60f8      	str	r0, [r7, #12]
 8017a40:	60b9      	str	r1, [r7, #8]
 8017a42:	603b      	str	r3, [r7, #0]
 8017a44:	4613      	mov	r3, r2
 8017a46:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017a48:	68fb      	ldr	r3, [r7, #12]
 8017a4a:	2b00      	cmp	r3, #0
 8017a4c:	d105      	bne.n	8017a5a <tcp_create_segment+0x22>
 8017a4e:	4b44      	ldr	r3, [pc, #272]	; (8017b60 <tcp_create_segment+0x128>)
 8017a50:	22a3      	movs	r2, #163	; 0xa3
 8017a52:	4944      	ldr	r1, [pc, #272]	; (8017b64 <tcp_create_segment+0x12c>)
 8017a54:	4844      	ldr	r0, [pc, #272]	; (8017b68 <tcp_create_segment+0x130>)
 8017a56:	f008 f91f 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017a5a:	68bb      	ldr	r3, [r7, #8]
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	d105      	bne.n	8017a6c <tcp_create_segment+0x34>
 8017a60:	4b3f      	ldr	r3, [pc, #252]	; (8017b60 <tcp_create_segment+0x128>)
 8017a62:	22a4      	movs	r2, #164	; 0xa4
 8017a64:	4941      	ldr	r1, [pc, #260]	; (8017b6c <tcp_create_segment+0x134>)
 8017a66:	4840      	ldr	r0, [pc, #256]	; (8017b68 <tcp_create_segment+0x130>)
 8017a68:	f008 f916 	bl	801fc98 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017a6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017a70:	009b      	lsls	r3, r3, #2
 8017a72:	b2db      	uxtb	r3, r3
 8017a74:	f003 0304 	and.w	r3, r3, #4
 8017a78:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017a7a:	2003      	movs	r0, #3
 8017a7c:	f7fa fca0 	bl	80123c0 <memp_malloc>
 8017a80:	6138      	str	r0, [r7, #16]
 8017a82:	693b      	ldr	r3, [r7, #16]
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	d104      	bne.n	8017a92 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017a88:	68b8      	ldr	r0, [r7, #8]
 8017a8a:	f7fb fb9b 	bl	80131c4 <pbuf_free>
    return NULL;
 8017a8e:	2300      	movs	r3, #0
 8017a90:	e061      	b.n	8017b56 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8017a92:	693b      	ldr	r3, [r7, #16]
 8017a94:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017a98:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017a9a:	693b      	ldr	r3, [r7, #16]
 8017a9c:	2200      	movs	r2, #0
 8017a9e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017aa0:	693b      	ldr	r3, [r7, #16]
 8017aa2:	68ba      	ldr	r2, [r7, #8]
 8017aa4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017aa6:	68bb      	ldr	r3, [r7, #8]
 8017aa8:	891a      	ldrh	r2, [r3, #8]
 8017aaa:	7dfb      	ldrb	r3, [r7, #23]
 8017aac:	b29b      	uxth	r3, r3
 8017aae:	429a      	cmp	r2, r3
 8017ab0:	d205      	bcs.n	8017abe <tcp_create_segment+0x86>
 8017ab2:	4b2b      	ldr	r3, [pc, #172]	; (8017b60 <tcp_create_segment+0x128>)
 8017ab4:	22b0      	movs	r2, #176	; 0xb0
 8017ab6:	492e      	ldr	r1, [pc, #184]	; (8017b70 <tcp_create_segment+0x138>)
 8017ab8:	482b      	ldr	r0, [pc, #172]	; (8017b68 <tcp_create_segment+0x130>)
 8017aba:	f008 f8ed 	bl	801fc98 <iprintf>
  seg->len = p->tot_len - optlen;
 8017abe:	68bb      	ldr	r3, [r7, #8]
 8017ac0:	891a      	ldrh	r2, [r3, #8]
 8017ac2:	7dfb      	ldrb	r3, [r7, #23]
 8017ac4:	b29b      	uxth	r3, r3
 8017ac6:	1ad3      	subs	r3, r2, r3
 8017ac8:	b29a      	uxth	r2, r3
 8017aca:	693b      	ldr	r3, [r7, #16]
 8017acc:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8017ace:	2114      	movs	r1, #20
 8017ad0:	68b8      	ldr	r0, [r7, #8]
 8017ad2:	f7fb fae1 	bl	8013098 <pbuf_add_header>
 8017ad6:	4603      	mov	r3, r0
 8017ad8:	2b00      	cmp	r3, #0
 8017ada:	d004      	beq.n	8017ae6 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8017adc:	6938      	ldr	r0, [r7, #16]
 8017ade:	f7fd f804 	bl	8014aea <tcp_seg_free>
    return NULL;
 8017ae2:	2300      	movs	r3, #0
 8017ae4:	e037      	b.n	8017b56 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017ae6:	693b      	ldr	r3, [r7, #16]
 8017ae8:	685b      	ldr	r3, [r3, #4]
 8017aea:	685a      	ldr	r2, [r3, #4]
 8017aec:	693b      	ldr	r3, [r7, #16]
 8017aee:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017af0:	68fb      	ldr	r3, [r7, #12]
 8017af2:	8ada      	ldrh	r2, [r3, #22]
 8017af4:	693b      	ldr	r3, [r7, #16]
 8017af6:	68dc      	ldr	r4, [r3, #12]
 8017af8:	4610      	mov	r0, r2
 8017afa:	f7f9 ffab 	bl	8011a54 <lwip_htons>
 8017afe:	4603      	mov	r3, r0
 8017b00:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017b02:	68fb      	ldr	r3, [r7, #12]
 8017b04:	8b1a      	ldrh	r2, [r3, #24]
 8017b06:	693b      	ldr	r3, [r7, #16]
 8017b08:	68dc      	ldr	r4, [r3, #12]
 8017b0a:	4610      	mov	r0, r2
 8017b0c:	f7f9 ffa2 	bl	8011a54 <lwip_htons>
 8017b10:	4603      	mov	r3, r0
 8017b12:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017b14:	693b      	ldr	r3, [r7, #16]
 8017b16:	68dc      	ldr	r4, [r3, #12]
 8017b18:	6838      	ldr	r0, [r7, #0]
 8017b1a:	f7f9 ffb0 	bl	8011a7e <lwip_htonl>
 8017b1e:	4603      	mov	r3, r0
 8017b20:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017b22:	7dfb      	ldrb	r3, [r7, #23]
 8017b24:	089b      	lsrs	r3, r3, #2
 8017b26:	b2db      	uxtb	r3, r3
 8017b28:	b29b      	uxth	r3, r3
 8017b2a:	3305      	adds	r3, #5
 8017b2c:	b29b      	uxth	r3, r3
 8017b2e:	031b      	lsls	r3, r3, #12
 8017b30:	b29a      	uxth	r2, r3
 8017b32:	79fb      	ldrb	r3, [r7, #7]
 8017b34:	b29b      	uxth	r3, r3
 8017b36:	4313      	orrs	r3, r2
 8017b38:	b29a      	uxth	r2, r3
 8017b3a:	693b      	ldr	r3, [r7, #16]
 8017b3c:	68dc      	ldr	r4, [r3, #12]
 8017b3e:	4610      	mov	r0, r2
 8017b40:	f7f9 ff88 	bl	8011a54 <lwip_htons>
 8017b44:	4603      	mov	r3, r0
 8017b46:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017b48:	693b      	ldr	r3, [r7, #16]
 8017b4a:	68db      	ldr	r3, [r3, #12]
 8017b4c:	2200      	movs	r2, #0
 8017b4e:	749a      	strb	r2, [r3, #18]
 8017b50:	2200      	movs	r2, #0
 8017b52:	74da      	strb	r2, [r3, #19]
  return seg;
 8017b54:	693b      	ldr	r3, [r7, #16]
}
 8017b56:	4618      	mov	r0, r3
 8017b58:	371c      	adds	r7, #28
 8017b5a:	46bd      	mov	sp, r7
 8017b5c:	bd90      	pop	{r4, r7, pc}
 8017b5e:	bf00      	nop
 8017b60:	08023238 	.word	0x08023238
 8017b64:	0802326c 	.word	0x0802326c
 8017b68:	0802328c 	.word	0x0802328c
 8017b6c:	080232b4 	.word	0x080232b4
 8017b70:	080232d8 	.word	0x080232d8

08017b74 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8017b74:	b580      	push	{r7, lr}
 8017b76:	b086      	sub	sp, #24
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	607b      	str	r3, [r7, #4]
 8017b7c:	4603      	mov	r3, r0
 8017b7e:	73fb      	strb	r3, [r7, #15]
 8017b80:	460b      	mov	r3, r1
 8017b82:	81bb      	strh	r3, [r7, #12]
 8017b84:	4613      	mov	r3, r2
 8017b86:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8017b88:	89bb      	ldrh	r3, [r7, #12]
 8017b8a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d105      	bne.n	8017b9e <tcp_pbuf_prealloc+0x2a>
 8017b92:	4b30      	ldr	r3, [pc, #192]	; (8017c54 <tcp_pbuf_prealloc+0xe0>)
 8017b94:	22e8      	movs	r2, #232	; 0xe8
 8017b96:	4930      	ldr	r1, [pc, #192]	; (8017c58 <tcp_pbuf_prealloc+0xe4>)
 8017b98:	4830      	ldr	r0, [pc, #192]	; (8017c5c <tcp_pbuf_prealloc+0xe8>)
 8017b9a:	f008 f87d 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8017b9e:	6a3b      	ldr	r3, [r7, #32]
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d105      	bne.n	8017bb0 <tcp_pbuf_prealloc+0x3c>
 8017ba4:	4b2b      	ldr	r3, [pc, #172]	; (8017c54 <tcp_pbuf_prealloc+0xe0>)
 8017ba6:	22e9      	movs	r2, #233	; 0xe9
 8017ba8:	492d      	ldr	r1, [pc, #180]	; (8017c60 <tcp_pbuf_prealloc+0xec>)
 8017baa:	482c      	ldr	r0, [pc, #176]	; (8017c5c <tcp_pbuf_prealloc+0xe8>)
 8017bac:	f008 f874 	bl	801fc98 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8017bb0:	89ba      	ldrh	r2, [r7, #12]
 8017bb2:	897b      	ldrh	r3, [r7, #10]
 8017bb4:	429a      	cmp	r2, r3
 8017bb6:	d221      	bcs.n	8017bfc <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8017bb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017bbc:	f003 0302 	and.w	r3, r3, #2
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d111      	bne.n	8017be8 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8017bc4:	6a3b      	ldr	r3, [r7, #32]
 8017bc6:	8b5b      	ldrh	r3, [r3, #26]
 8017bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d115      	bne.n	8017bfc <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8017bd0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d007      	beq.n	8017be8 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8017bd8:	6a3b      	ldr	r3, [r7, #32]
 8017bda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d103      	bne.n	8017be8 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8017be0:	6a3b      	ldr	r3, [r7, #32]
 8017be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d009      	beq.n	8017bfc <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8017be8:	89bb      	ldrh	r3, [r7, #12]
 8017bea:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8017bee:	f023 0203 	bic.w	r2, r3, #3
 8017bf2:	897b      	ldrh	r3, [r7, #10]
 8017bf4:	4293      	cmp	r3, r2
 8017bf6:	bf28      	it	cs
 8017bf8:	4613      	movcs	r3, r2
 8017bfa:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8017bfc:	8af9      	ldrh	r1, [r7, #22]
 8017bfe:	7bfb      	ldrb	r3, [r7, #15]
 8017c00:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017c04:	4618      	mov	r0, r3
 8017c06:	f7fa fff9 	bl	8012bfc <pbuf_alloc>
 8017c0a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017c0c:	693b      	ldr	r3, [r7, #16]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d101      	bne.n	8017c16 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8017c12:	2300      	movs	r3, #0
 8017c14:	e019      	b.n	8017c4a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8017c16:	693b      	ldr	r3, [r7, #16]
 8017c18:	681b      	ldr	r3, [r3, #0]
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d006      	beq.n	8017c2c <tcp_pbuf_prealloc+0xb8>
 8017c1e:	4b0d      	ldr	r3, [pc, #52]	; (8017c54 <tcp_pbuf_prealloc+0xe0>)
 8017c20:	f240 120b 	movw	r2, #267	; 0x10b
 8017c24:	490f      	ldr	r1, [pc, #60]	; (8017c64 <tcp_pbuf_prealloc+0xf0>)
 8017c26:	480d      	ldr	r0, [pc, #52]	; (8017c5c <tcp_pbuf_prealloc+0xe8>)
 8017c28:	f008 f836 	bl	801fc98 <iprintf>
  *oversize = p->len - length;
 8017c2c:	693b      	ldr	r3, [r7, #16]
 8017c2e:	895a      	ldrh	r2, [r3, #10]
 8017c30:	89bb      	ldrh	r3, [r7, #12]
 8017c32:	1ad3      	subs	r3, r2, r3
 8017c34:	b29a      	uxth	r2, r3
 8017c36:	687b      	ldr	r3, [r7, #4]
 8017c38:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8017c3a:	693b      	ldr	r3, [r7, #16]
 8017c3c:	89ba      	ldrh	r2, [r7, #12]
 8017c3e:	811a      	strh	r2, [r3, #8]
 8017c40:	693b      	ldr	r3, [r7, #16]
 8017c42:	891a      	ldrh	r2, [r3, #8]
 8017c44:	693b      	ldr	r3, [r7, #16]
 8017c46:	815a      	strh	r2, [r3, #10]
  return p;
 8017c48:	693b      	ldr	r3, [r7, #16]
}
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	3718      	adds	r7, #24
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bd80      	pop	{r7, pc}
 8017c52:	bf00      	nop
 8017c54:	08023238 	.word	0x08023238
 8017c58:	080232f0 	.word	0x080232f0
 8017c5c:	0802328c 	.word	0x0802328c
 8017c60:	08023314 	.word	0x08023314
 8017c64:	08023334 	.word	0x08023334

08017c68 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	b082      	sub	sp, #8
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	6078      	str	r0, [r7, #4]
 8017c70:	460b      	mov	r3, r1
 8017c72:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d106      	bne.n	8017c88 <tcp_write_checks+0x20>
 8017c7a:	4b33      	ldr	r3, [pc, #204]	; (8017d48 <tcp_write_checks+0xe0>)
 8017c7c:	f240 1233 	movw	r2, #307	; 0x133
 8017c80:	4932      	ldr	r1, [pc, #200]	; (8017d4c <tcp_write_checks+0xe4>)
 8017c82:	4833      	ldr	r0, [pc, #204]	; (8017d50 <tcp_write_checks+0xe8>)
 8017c84:	f008 f808 	bl	801fc98 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	7d1b      	ldrb	r3, [r3, #20]
 8017c8c:	2b04      	cmp	r3, #4
 8017c8e:	d00e      	beq.n	8017cae <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8017c94:	2b07      	cmp	r3, #7
 8017c96:	d00a      	beq.n	8017cae <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8017c9c:	2b02      	cmp	r3, #2
 8017c9e:	d006      	beq.n	8017cae <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8017ca4:	2b03      	cmp	r3, #3
 8017ca6:	d002      	beq.n	8017cae <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8017ca8:	f06f 030a 	mvn.w	r3, #10
 8017cac:	e048      	b.n	8017d40 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8017cae:	887b      	ldrh	r3, [r7, #2]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d101      	bne.n	8017cb8 <tcp_write_checks+0x50>
    return ERR_OK;
 8017cb4:	2300      	movs	r3, #0
 8017cb6:	e043      	b.n	8017d40 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8017cbe:	887a      	ldrh	r2, [r7, #2]
 8017cc0:	429a      	cmp	r2, r3
 8017cc2:	d909      	bls.n	8017cd8 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	8b5b      	ldrh	r3, [r3, #26]
 8017cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017ccc:	b29a      	uxth	r2, r3
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8017cd6:	e033      	b.n	8017d40 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8017cd8:	687b      	ldr	r3, [r7, #4]
 8017cda:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017cde:	2b08      	cmp	r3, #8
 8017ce0:	d909      	bls.n	8017cf6 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	8b5b      	ldrh	r3, [r3, #26]
 8017ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cea:	b29a      	uxth	r2, r3
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8017cf4:	e024      	b.n	8017d40 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d00f      	beq.n	8017d20 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d11a      	bne.n	8017d3e <tcp_write_checks+0xd6>
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d116      	bne.n	8017d3e <tcp_write_checks+0xd6>
 8017d10:	4b0d      	ldr	r3, [pc, #52]	; (8017d48 <tcp_write_checks+0xe0>)
 8017d12:	f240 1255 	movw	r2, #341	; 0x155
 8017d16:	490f      	ldr	r1, [pc, #60]	; (8017d54 <tcp_write_checks+0xec>)
 8017d18:	480d      	ldr	r0, [pc, #52]	; (8017d50 <tcp_write_checks+0xe8>)
 8017d1a:	f007 ffbd 	bl	801fc98 <iprintf>
 8017d1e:	e00e      	b.n	8017d3e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d103      	bne.n	8017d30 <tcp_write_checks+0xc8>
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d006      	beq.n	8017d3e <tcp_write_checks+0xd6>
 8017d30:	4b05      	ldr	r3, [pc, #20]	; (8017d48 <tcp_write_checks+0xe0>)
 8017d32:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8017d36:	4908      	ldr	r1, [pc, #32]	; (8017d58 <tcp_write_checks+0xf0>)
 8017d38:	4805      	ldr	r0, [pc, #20]	; (8017d50 <tcp_write_checks+0xe8>)
 8017d3a:	f007 ffad 	bl	801fc98 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8017d3e:	2300      	movs	r3, #0
}
 8017d40:	4618      	mov	r0, r3
 8017d42:	3708      	adds	r7, #8
 8017d44:	46bd      	mov	sp, r7
 8017d46:	bd80      	pop	{r7, pc}
 8017d48:	08023238 	.word	0x08023238
 8017d4c:	08023348 	.word	0x08023348
 8017d50:	0802328c 	.word	0x0802328c
 8017d54:	08023368 	.word	0x08023368
 8017d58:	080233a4 	.word	0x080233a4

08017d5c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8017d5c:	b590      	push	{r4, r7, lr}
 8017d5e:	b09b      	sub	sp, #108	; 0x6c
 8017d60:	af04      	add	r7, sp, #16
 8017d62:	60f8      	str	r0, [r7, #12]
 8017d64:	60b9      	str	r1, [r7, #8]
 8017d66:	4611      	mov	r1, r2
 8017d68:	461a      	mov	r2, r3
 8017d6a:	460b      	mov	r3, r1
 8017d6c:	80fb      	strh	r3, [r7, #6]
 8017d6e:	4613      	mov	r3, r2
 8017d70:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8017d72:	2300      	movs	r3, #0
 8017d74:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8017d76:	2300      	movs	r3, #0
 8017d78:	653b      	str	r3, [r7, #80]	; 0x50
 8017d7a:	2300      	movs	r3, #0
 8017d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017d7e:	2300      	movs	r3, #0
 8017d80:	64bb      	str	r3, [r7, #72]	; 0x48
 8017d82:	2300      	movs	r3, #0
 8017d84:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8017d86:	2300      	movs	r3, #0
 8017d88:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8017d92:	2300      	movs	r3, #0
 8017d94:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8017d96:	2300      	movs	r3, #0
 8017d98:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d109      	bne.n	8017db8 <tcp_write+0x5c>
 8017da4:	4ba4      	ldr	r3, [pc, #656]	; (8018038 <tcp_write+0x2dc>)
 8017da6:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8017daa:	49a4      	ldr	r1, [pc, #656]	; (801803c <tcp_write+0x2e0>)
 8017dac:	48a4      	ldr	r0, [pc, #656]	; (8018040 <tcp_write+0x2e4>)
 8017dae:	f007 ff73 	bl	801fc98 <iprintf>
 8017db2:	f06f 030f 	mvn.w	r3, #15
 8017db6:	e32a      	b.n	801840e <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8017db8:	68fb      	ldr	r3, [r7, #12]
 8017dba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017dbe:	085b      	lsrs	r3, r3, #1
 8017dc0:	b29a      	uxth	r2, r3
 8017dc2:	68fb      	ldr	r3, [r7, #12]
 8017dc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dc6:	4293      	cmp	r3, r2
 8017dc8:	bf28      	it	cs
 8017dca:	4613      	movcs	r3, r2
 8017dcc:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8017dce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d102      	bne.n	8017dda <tcp_write+0x7e>
 8017dd4:	68fb      	ldr	r3, [r7, #12]
 8017dd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dd8:	e000      	b.n	8017ddc <tcp_write+0x80>
 8017dda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017ddc:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8017dde:	68bb      	ldr	r3, [r7, #8]
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	d109      	bne.n	8017df8 <tcp_write+0x9c>
 8017de4:	4b94      	ldr	r3, [pc, #592]	; (8018038 <tcp_write+0x2dc>)
 8017de6:	f240 12ad 	movw	r2, #429	; 0x1ad
 8017dea:	4996      	ldr	r1, [pc, #600]	; (8018044 <tcp_write+0x2e8>)
 8017dec:	4894      	ldr	r0, [pc, #592]	; (8018040 <tcp_write+0x2e4>)
 8017dee:	f007 ff53 	bl	801fc98 <iprintf>
 8017df2:	f06f 030f 	mvn.w	r3, #15
 8017df6:	e30a      	b.n	801840e <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8017df8:	88fb      	ldrh	r3, [r7, #6]
 8017dfa:	4619      	mov	r1, r3
 8017dfc:	68f8      	ldr	r0, [r7, #12]
 8017dfe:	f7ff ff33 	bl	8017c68 <tcp_write_checks>
 8017e02:	4603      	mov	r3, r0
 8017e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8017e08:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d002      	beq.n	8017e16 <tcp_write+0xba>
    return err;
 8017e10:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8017e14:	e2fb      	b.n	801840e <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8017e16:	68fb      	ldr	r3, [r7, #12]
 8017e18:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017e1c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017e20:	2300      	movs	r3, #0
 8017e22:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8017e26:	68fb      	ldr	r3, [r7, #12]
 8017e28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	f000 80f6 	beq.w	801801c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017e30:	68fb      	ldr	r3, [r7, #12]
 8017e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e34:	653b      	str	r3, [r7, #80]	; 0x50
 8017e36:	e002      	b.n	8017e3e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8017e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e3a:	681b      	ldr	r3, [r3, #0]
 8017e3c:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e40:	681b      	ldr	r3, [r3, #0]
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d1f8      	bne.n	8017e38 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8017e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e48:	7a9b      	ldrb	r3, [r3, #10]
 8017e4a:	009b      	lsls	r3, r3, #2
 8017e4c:	b29b      	uxth	r3, r3
 8017e4e:	f003 0304 	and.w	r3, r3, #4
 8017e52:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8017e54:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e58:	891b      	ldrh	r3, [r3, #8]
 8017e5a:	4619      	mov	r1, r3
 8017e5c:	8c3b      	ldrh	r3, [r7, #32]
 8017e5e:	440b      	add	r3, r1
 8017e60:	429a      	cmp	r2, r3
 8017e62:	da06      	bge.n	8017e72 <tcp_write+0x116>
 8017e64:	4b74      	ldr	r3, [pc, #464]	; (8018038 <tcp_write+0x2dc>)
 8017e66:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8017e6a:	4977      	ldr	r1, [pc, #476]	; (8018048 <tcp_write+0x2ec>)
 8017e6c:	4874      	ldr	r0, [pc, #464]	; (8018040 <tcp_write+0x2e4>)
 8017e6e:	f007 ff13 	bl	801fc98 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8017e72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e74:	891a      	ldrh	r2, [r3, #8]
 8017e76:	8c3b      	ldrh	r3, [r7, #32]
 8017e78:	4413      	add	r3, r2
 8017e7a:	b29b      	uxth	r3, r3
 8017e7c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017e7e:	1ad3      	subs	r3, r2, r3
 8017e80:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8017e88:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8017e8a:	8a7b      	ldrh	r3, [r7, #18]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d026      	beq.n	8017ede <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8017e90:	8a7b      	ldrh	r3, [r7, #18]
 8017e92:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017e94:	429a      	cmp	r2, r3
 8017e96:	d206      	bcs.n	8017ea6 <tcp_write+0x14a>
 8017e98:	4b67      	ldr	r3, [pc, #412]	; (8018038 <tcp_write+0x2dc>)
 8017e9a:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8017e9e:	496b      	ldr	r1, [pc, #428]	; (801804c <tcp_write+0x2f0>)
 8017ea0:	4867      	ldr	r0, [pc, #412]	; (8018040 <tcp_write+0x2e4>)
 8017ea2:	f007 fef9 	bl	801fc98 <iprintf>
      seg = last_unsent;
 8017ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8017eaa:	8a7b      	ldrh	r3, [r7, #18]
 8017eac:	88fa      	ldrh	r2, [r7, #6]
 8017eae:	4293      	cmp	r3, r2
 8017eb0:	bf28      	it	cs
 8017eb2:	4613      	movcs	r3, r2
 8017eb4:	b29b      	uxth	r3, r3
 8017eb6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017eb8:	4293      	cmp	r3, r2
 8017eba:	bf28      	it	cs
 8017ebc:	4613      	movcs	r3, r2
 8017ebe:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8017ec0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017ec4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017ec6:	4413      	add	r3, r2
 8017ec8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8017ecc:	8a7a      	ldrh	r2, [r7, #18]
 8017ece:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017ed0:	1ad3      	subs	r3, r2, r3
 8017ed2:	b29b      	uxth	r3, r3
 8017ed4:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8017ed6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017ed8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017eda:	1ad3      	subs	r3, r2, r3
 8017edc:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8017ede:	8a7b      	ldrh	r3, [r7, #18]
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d00b      	beq.n	8017efc <tcp_write+0x1a0>
 8017ee4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017ee8:	88fb      	ldrh	r3, [r7, #6]
 8017eea:	429a      	cmp	r2, r3
 8017eec:	d006      	beq.n	8017efc <tcp_write+0x1a0>
 8017eee:	4b52      	ldr	r3, [pc, #328]	; (8018038 <tcp_write+0x2dc>)
 8017ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017ef4:	4956      	ldr	r1, [pc, #344]	; (8018050 <tcp_write+0x2f4>)
 8017ef6:	4852      	ldr	r0, [pc, #328]	; (8018040 <tcp_write+0x2e4>)
 8017ef8:	f007 fece 	bl	801fc98 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8017efc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017f00:	88fb      	ldrh	r3, [r7, #6]
 8017f02:	429a      	cmp	r2, r3
 8017f04:	f080 8167 	bcs.w	80181d6 <tcp_write+0x47a>
 8017f08:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	f000 8163 	beq.w	80181d6 <tcp_write+0x47a>
 8017f10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017f12:	891b      	ldrh	r3, [r3, #8]
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	f000 815e 	beq.w	80181d6 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8017f1a:	88fa      	ldrh	r2, [r7, #6]
 8017f1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017f20:	1ad2      	subs	r2, r2, r3
 8017f22:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017f24:	4293      	cmp	r3, r2
 8017f26:	bfa8      	it	ge
 8017f28:	4613      	movge	r3, r2
 8017f2a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8017f2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017f2e:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8017f30:	797b      	ldrb	r3, [r7, #5]
 8017f32:	f003 0301 	and.w	r3, r3, #1
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	d027      	beq.n	8017f8a <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8017f3a:	f107 0012 	add.w	r0, r7, #18
 8017f3e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017f40:	8bf9      	ldrh	r1, [r7, #30]
 8017f42:	2301      	movs	r3, #1
 8017f44:	9302      	str	r3, [sp, #8]
 8017f46:	797b      	ldrb	r3, [r7, #5]
 8017f48:	9301      	str	r3, [sp, #4]
 8017f4a:	68fb      	ldr	r3, [r7, #12]
 8017f4c:	9300      	str	r3, [sp, #0]
 8017f4e:	4603      	mov	r3, r0
 8017f50:	2000      	movs	r0, #0
 8017f52:	f7ff fe0f 	bl	8017b74 <tcp_pbuf_prealloc>
 8017f56:	6578      	str	r0, [r7, #84]	; 0x54
 8017f58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	f000 8225 	beq.w	80183aa <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8017f60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017f62:	6858      	ldr	r0, [r3, #4]
 8017f64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017f68:	68ba      	ldr	r2, [r7, #8]
 8017f6a:	4413      	add	r3, r2
 8017f6c:	8bfa      	ldrh	r2, [r7, #30]
 8017f6e:	4619      	mov	r1, r3
 8017f70:	f007 fe21 	bl	801fbb6 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8017f74:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8017f76:	f7fb f9b3 	bl	80132e0 <pbuf_clen>
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	461a      	mov	r2, r3
 8017f7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017f82:	4413      	add	r3, r2
 8017f84:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8017f88:	e041      	b.n	801800e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8017f8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017f8c:	685b      	ldr	r3, [r3, #4]
 8017f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8017f90:	e002      	b.n	8017f98 <tcp_write+0x23c>
 8017f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f94:	681b      	ldr	r3, [r3, #0]
 8017f96:	637b      	str	r3, [r7, #52]	; 0x34
 8017f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f9a:	681b      	ldr	r3, [r3, #0]
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d1f8      	bne.n	8017f92 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fa2:	7b1b      	ldrb	r3, [r3, #12]
 8017fa4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d115      	bne.n	8017fd8 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8017fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fae:	685b      	ldr	r3, [r3, #4]
 8017fb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017fb2:	8952      	ldrh	r2, [r2, #10]
 8017fb4:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017fb6:	68ba      	ldr	r2, [r7, #8]
 8017fb8:	429a      	cmp	r2, r3
 8017fba:	d10d      	bne.n	8017fd8 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8017fbc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d006      	beq.n	8017fd2 <tcp_write+0x276>
 8017fc4:	4b1c      	ldr	r3, [pc, #112]	; (8018038 <tcp_write+0x2dc>)
 8017fc6:	f240 2231 	movw	r2, #561	; 0x231
 8017fca:	4922      	ldr	r1, [pc, #136]	; (8018054 <tcp_write+0x2f8>)
 8017fcc:	481c      	ldr	r0, [pc, #112]	; (8018040 <tcp_write+0x2e4>)
 8017fce:	f007 fe63 	bl	801fc98 <iprintf>
          extendlen = seglen;
 8017fd2:	8bfb      	ldrh	r3, [r7, #30]
 8017fd4:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8017fd6:	e01a      	b.n	801800e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8017fd8:	8bfb      	ldrh	r3, [r7, #30]
 8017fda:	2201      	movs	r2, #1
 8017fdc:	4619      	mov	r1, r3
 8017fde:	2000      	movs	r0, #0
 8017fe0:	f7fa fe0c 	bl	8012bfc <pbuf_alloc>
 8017fe4:	6578      	str	r0, [r7, #84]	; 0x54
 8017fe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	f000 81e0 	beq.w	80183ae <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8017fee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017ff2:	68ba      	ldr	r2, [r7, #8]
 8017ff4:	441a      	add	r2, r3
 8017ff6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017ff8:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8017ffa:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8017ffc:	f7fb f970 	bl	80132e0 <pbuf_clen>
 8018000:	4603      	mov	r3, r0
 8018002:	461a      	mov	r2, r3
 8018004:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018008:	4413      	add	r3, r2
 801800a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801800e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018012:	8bfb      	ldrh	r3, [r7, #30]
 8018014:	4413      	add	r3, r2
 8018016:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801801a:	e0dc      	b.n	80181d6 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801801c:	68fb      	ldr	r3, [r7, #12]
 801801e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8018022:	2b00      	cmp	r3, #0
 8018024:	f000 80d7 	beq.w	80181d6 <tcp_write+0x47a>
 8018028:	4b03      	ldr	r3, [pc, #12]	; (8018038 <tcp_write+0x2dc>)
 801802a:	f240 224a 	movw	r2, #586	; 0x24a
 801802e:	490a      	ldr	r1, [pc, #40]	; (8018058 <tcp_write+0x2fc>)
 8018030:	4803      	ldr	r0, [pc, #12]	; (8018040 <tcp_write+0x2e4>)
 8018032:	f007 fe31 	bl	801fc98 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8018036:	e0ce      	b.n	80181d6 <tcp_write+0x47a>
 8018038:	08023238 	.word	0x08023238
 801803c:	080233d8 	.word	0x080233d8
 8018040:	0802328c 	.word	0x0802328c
 8018044:	080233f0 	.word	0x080233f0
 8018048:	08023424 	.word	0x08023424
 801804c:	0802343c 	.word	0x0802343c
 8018050:	0802345c 	.word	0x0802345c
 8018054:	0802347c 	.word	0x0802347c
 8018058:	080234a8 	.word	0x080234a8
    struct pbuf *p;
    u16_t left = len - pos;
 801805c:	88fa      	ldrh	r2, [r7, #6]
 801805e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018062:	1ad3      	subs	r3, r2, r3
 8018064:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8018066:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801806a:	b29b      	uxth	r3, r3
 801806c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801806e:	1ad3      	subs	r3, r2, r3
 8018070:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8018072:	8b7a      	ldrh	r2, [r7, #26]
 8018074:	8bbb      	ldrh	r3, [r7, #28]
 8018076:	4293      	cmp	r3, r2
 8018078:	bf28      	it	cs
 801807a:	4613      	movcs	r3, r2
 801807c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801807e:	797b      	ldrb	r3, [r7, #5]
 8018080:	f003 0301 	and.w	r3, r3, #1
 8018084:	2b00      	cmp	r3, #0
 8018086:	d036      	beq.n	80180f6 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8018088:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801808c:	b29a      	uxth	r2, r3
 801808e:	8b3b      	ldrh	r3, [r7, #24]
 8018090:	4413      	add	r3, r2
 8018092:	b299      	uxth	r1, r3
 8018094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018096:	2b00      	cmp	r3, #0
 8018098:	bf0c      	ite	eq
 801809a:	2301      	moveq	r3, #1
 801809c:	2300      	movne	r3, #0
 801809e:	b2db      	uxtb	r3, r3
 80180a0:	f107 0012 	add.w	r0, r7, #18
 80180a4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80180a6:	9302      	str	r3, [sp, #8]
 80180a8:	797b      	ldrb	r3, [r7, #5]
 80180aa:	9301      	str	r3, [sp, #4]
 80180ac:	68fb      	ldr	r3, [r7, #12]
 80180ae:	9300      	str	r3, [sp, #0]
 80180b0:	4603      	mov	r3, r0
 80180b2:	2036      	movs	r0, #54	; 0x36
 80180b4:	f7ff fd5e 	bl	8017b74 <tcp_pbuf_prealloc>
 80180b8:	6338      	str	r0, [r7, #48]	; 0x30
 80180ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180bc:	2b00      	cmp	r3, #0
 80180be:	f000 8178 	beq.w	80183b2 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80180c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180c4:	895b      	ldrh	r3, [r3, #10]
 80180c6:	8b3a      	ldrh	r2, [r7, #24]
 80180c8:	429a      	cmp	r2, r3
 80180ca:	d906      	bls.n	80180da <tcp_write+0x37e>
 80180cc:	4b8c      	ldr	r3, [pc, #560]	; (8018300 <tcp_write+0x5a4>)
 80180ce:	f240 2266 	movw	r2, #614	; 0x266
 80180d2:	498c      	ldr	r1, [pc, #560]	; (8018304 <tcp_write+0x5a8>)
 80180d4:	488c      	ldr	r0, [pc, #560]	; (8018308 <tcp_write+0x5ac>)
 80180d6:	f007 fddf 	bl	801fc98 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80180da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180dc:	685a      	ldr	r2, [r3, #4]
 80180de:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80180e2:	18d0      	adds	r0, r2, r3
 80180e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80180e8:	68ba      	ldr	r2, [r7, #8]
 80180ea:	4413      	add	r3, r2
 80180ec:	8b3a      	ldrh	r2, [r7, #24]
 80180ee:	4619      	mov	r1, r3
 80180f0:	f007 fd61 	bl	801fbb6 <memcpy>
 80180f4:	e02f      	b.n	8018156 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80180f6:	8a7b      	ldrh	r3, [r7, #18]
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	d006      	beq.n	801810a <tcp_write+0x3ae>
 80180fc:	4b80      	ldr	r3, [pc, #512]	; (8018300 <tcp_write+0x5a4>)
 80180fe:	f240 2271 	movw	r2, #625	; 0x271
 8018102:	4982      	ldr	r1, [pc, #520]	; (801830c <tcp_write+0x5b0>)
 8018104:	4880      	ldr	r0, [pc, #512]	; (8018308 <tcp_write+0x5ac>)
 8018106:	f007 fdc7 	bl	801fc98 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801810a:	8b3b      	ldrh	r3, [r7, #24]
 801810c:	2201      	movs	r2, #1
 801810e:	4619      	mov	r1, r3
 8018110:	2036      	movs	r0, #54	; 0x36
 8018112:	f7fa fd73 	bl	8012bfc <pbuf_alloc>
 8018116:	6178      	str	r0, [r7, #20]
 8018118:	697b      	ldr	r3, [r7, #20]
 801811a:	2b00      	cmp	r3, #0
 801811c:	f000 814b 	beq.w	80183b6 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018120:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018124:	68ba      	ldr	r2, [r7, #8]
 8018126:	441a      	add	r2, r3
 8018128:	697b      	ldr	r3, [r7, #20]
 801812a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801812c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018130:	b29b      	uxth	r3, r3
 8018132:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018136:	4619      	mov	r1, r3
 8018138:	2036      	movs	r0, #54	; 0x36
 801813a:	f7fa fd5f 	bl	8012bfc <pbuf_alloc>
 801813e:	6338      	str	r0, [r7, #48]	; 0x30
 8018140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018142:	2b00      	cmp	r3, #0
 8018144:	d103      	bne.n	801814e <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8018146:	6978      	ldr	r0, [r7, #20]
 8018148:	f7fb f83c 	bl	80131c4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801814c:	e136      	b.n	80183bc <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801814e:	6979      	ldr	r1, [r7, #20]
 8018150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018152:	f7fb f905 	bl	8013360 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8018156:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018158:	f7fb f8c2 	bl	80132e0 <pbuf_clen>
 801815c:	4603      	mov	r3, r0
 801815e:	461a      	mov	r2, r3
 8018160:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018164:	4413      	add	r3, r2
 8018166:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801816a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801816e:	2b09      	cmp	r3, #9
 8018170:	d903      	bls.n	801817a <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018172:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018174:	f7fb f826 	bl	80131c4 <pbuf_free>
      goto memerr;
 8018178:	e120      	b.n	80183bc <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801817e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018182:	441a      	add	r2, r3
 8018184:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018188:	9300      	str	r3, [sp, #0]
 801818a:	4613      	mov	r3, r2
 801818c:	2200      	movs	r2, #0
 801818e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018190:	68f8      	ldr	r0, [r7, #12]
 8018192:	f7ff fc51 	bl	8017a38 <tcp_create_segment>
 8018196:	64f8      	str	r0, [r7, #76]	; 0x4c
 8018198:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801819a:	2b00      	cmp	r3, #0
 801819c:	f000 810d 	beq.w	80183ba <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80181a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d102      	bne.n	80181ac <tcp_write+0x450>
      queue = seg;
 80181a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80181a8:	647b      	str	r3, [r7, #68]	; 0x44
 80181aa:	e00c      	b.n	80181c6 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80181ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d106      	bne.n	80181c0 <tcp_write+0x464>
 80181b2:	4b53      	ldr	r3, [pc, #332]	; (8018300 <tcp_write+0x5a4>)
 80181b4:	f240 22ab 	movw	r2, #683	; 0x2ab
 80181b8:	4955      	ldr	r1, [pc, #340]	; (8018310 <tcp_write+0x5b4>)
 80181ba:	4853      	ldr	r0, [pc, #332]	; (8018308 <tcp_write+0x5ac>)
 80181bc:	f007 fd6c 	bl	801fc98 <iprintf>
      prev_seg->next = seg;
 80181c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80181c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80181c4:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80181c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80181c8:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80181ca:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80181ce:	8b3b      	ldrh	r3, [r7, #24]
 80181d0:	4413      	add	r3, r2
 80181d2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80181d6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80181da:	88fb      	ldrh	r3, [r7, #6]
 80181dc:	429a      	cmp	r2, r3
 80181de:	f4ff af3d 	bcc.w	801805c <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80181e2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d02c      	beq.n	8018242 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80181e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80181ea:	685b      	ldr	r3, [r3, #4]
 80181ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80181ee:	e01e      	b.n	801822e <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80181f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181f2:	891a      	ldrh	r2, [r3, #8]
 80181f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80181f6:	4413      	add	r3, r2
 80181f8:	b29a      	uxth	r2, r3
 80181fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181fc:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80181fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018200:	681b      	ldr	r3, [r3, #0]
 8018202:	2b00      	cmp	r3, #0
 8018204:	d110      	bne.n	8018228 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018208:	685b      	ldr	r3, [r3, #4]
 801820a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801820c:	8952      	ldrh	r2, [r2, #10]
 801820e:	4413      	add	r3, r2
 8018210:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018212:	68b9      	ldr	r1, [r7, #8]
 8018214:	4618      	mov	r0, r3
 8018216:	f007 fcce 	bl	801fbb6 <memcpy>
        p->len += oversize_used;
 801821a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801821c:	895a      	ldrh	r2, [r3, #10]
 801821e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018220:	4413      	add	r3, r2
 8018222:	b29a      	uxth	r2, r3
 8018224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018226:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801822a:	681b      	ldr	r3, [r3, #0]
 801822c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801822e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018230:	2b00      	cmp	r3, #0
 8018232:	d1dd      	bne.n	80181f0 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018236:	891a      	ldrh	r2, [r3, #8]
 8018238:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801823a:	4413      	add	r3, r2
 801823c:	b29a      	uxth	r2, r3
 801823e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018240:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018242:	8a7a      	ldrh	r2, [r7, #18]
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801824a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801824c:	2b00      	cmp	r3, #0
 801824e:	d018      	beq.n	8018282 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018252:	2b00      	cmp	r3, #0
 8018254:	d106      	bne.n	8018264 <tcp_write+0x508>
 8018256:	4b2a      	ldr	r3, [pc, #168]	; (8018300 <tcp_write+0x5a4>)
 8018258:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801825c:	492d      	ldr	r1, [pc, #180]	; (8018314 <tcp_write+0x5b8>)
 801825e:	482a      	ldr	r0, [pc, #168]	; (8018308 <tcp_write+0x5ac>)
 8018260:	f007 fd1a 	bl	801fc98 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018264:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018266:	685b      	ldr	r3, [r3, #4]
 8018268:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801826a:	4618      	mov	r0, r3
 801826c:	f7fb f878 	bl	8013360 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018270:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018272:	891a      	ldrh	r2, [r3, #8]
 8018274:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018276:	891b      	ldrh	r3, [r3, #8]
 8018278:	4413      	add	r3, r2
 801827a:	b29a      	uxth	r2, r3
 801827c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801827e:	811a      	strh	r2, [r3, #8]
 8018280:	e037      	b.n	80182f2 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8018282:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018284:	2b00      	cmp	r3, #0
 8018286:	d034      	beq.n	80182f2 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8018288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801828a:	2b00      	cmp	r3, #0
 801828c:	d003      	beq.n	8018296 <tcp_write+0x53a>
 801828e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018290:	685b      	ldr	r3, [r3, #4]
 8018292:	2b00      	cmp	r3, #0
 8018294:	d106      	bne.n	80182a4 <tcp_write+0x548>
 8018296:	4b1a      	ldr	r3, [pc, #104]	; (8018300 <tcp_write+0x5a4>)
 8018298:	f240 22e6 	movw	r2, #742	; 0x2e6
 801829c:	491e      	ldr	r1, [pc, #120]	; (8018318 <tcp_write+0x5bc>)
 801829e:	481a      	ldr	r0, [pc, #104]	; (8018308 <tcp_write+0x5ac>)
 80182a0:	f007 fcfa 	bl	801fc98 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80182a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182a6:	685b      	ldr	r3, [r3, #4]
 80182a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80182aa:	e009      	b.n	80182c0 <tcp_write+0x564>
      p->tot_len += extendlen;
 80182ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182ae:	891a      	ldrh	r2, [r3, #8]
 80182b0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80182b2:	4413      	add	r3, r2
 80182b4:	b29a      	uxth	r2, r3
 80182b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182b8:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80182ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182bc:	681b      	ldr	r3, [r3, #0]
 80182be:	62bb      	str	r3, [r7, #40]	; 0x28
 80182c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d1f1      	bne.n	80182ac <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 80182c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182ca:	891a      	ldrh	r2, [r3, #8]
 80182cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80182ce:	4413      	add	r3, r2
 80182d0:	b29a      	uxth	r2, r3
 80182d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182d4:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80182d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182d8:	895a      	ldrh	r2, [r3, #10]
 80182da:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80182dc:	4413      	add	r3, r2
 80182de:	b29a      	uxth	r2, r3
 80182e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182e2:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80182e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182e6:	891a      	ldrh	r2, [r3, #8]
 80182e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80182ea:	4413      	add	r3, r2
 80182ec:	b29a      	uxth	r2, r3
 80182ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182f0:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80182f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d111      	bne.n	801831c <tcp_write+0x5c0>
    pcb->unsent = queue;
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80182fc:	66da      	str	r2, [r3, #108]	; 0x6c
 80182fe:	e010      	b.n	8018322 <tcp_write+0x5c6>
 8018300:	08023238 	.word	0x08023238
 8018304:	080234d8 	.word	0x080234d8
 8018308:	0802328c 	.word	0x0802328c
 801830c:	08023518 	.word	0x08023518
 8018310:	08023528 	.word	0x08023528
 8018314:	0802353c 	.word	0x0802353c
 8018318:	08023574 	.word	0x08023574
  } else {
    last_unsent->next = queue;
 801831c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801831e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018320:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018322:	68fb      	ldr	r3, [r7, #12]
 8018324:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8018326:	88fb      	ldrh	r3, [r7, #6]
 8018328:	441a      	add	r2, r3
 801832a:	68fb      	ldr	r3, [r7, #12]
 801832c:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801832e:	68fb      	ldr	r3, [r7, #12]
 8018330:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8018334:	88fb      	ldrh	r3, [r7, #6]
 8018336:	1ad3      	subs	r3, r2, r3
 8018338:	b29a      	uxth	r2, r3
 801833a:	68fb      	ldr	r3, [r7, #12]
 801833c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018346:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801834a:	68fb      	ldr	r3, [r7, #12]
 801834c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018350:	2b00      	cmp	r3, #0
 8018352:	d00e      	beq.n	8018372 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018358:	2b00      	cmp	r3, #0
 801835a:	d10a      	bne.n	8018372 <tcp_write+0x616>
 801835c:	68fb      	ldr	r3, [r7, #12]
 801835e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018360:	2b00      	cmp	r3, #0
 8018362:	d106      	bne.n	8018372 <tcp_write+0x616>
 8018364:	4b2c      	ldr	r3, [pc, #176]	; (8018418 <tcp_write+0x6bc>)
 8018366:	f240 3212 	movw	r2, #786	; 0x312
 801836a:	492c      	ldr	r1, [pc, #176]	; (801841c <tcp_write+0x6c0>)
 801836c:	482c      	ldr	r0, [pc, #176]	; (8018420 <tcp_write+0x6c4>)
 801836e:	f007 fc93 	bl	801fc98 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8018372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018374:	2b00      	cmp	r3, #0
 8018376:	d016      	beq.n	80183a6 <tcp_write+0x64a>
 8018378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801837a:	68db      	ldr	r3, [r3, #12]
 801837c:	2b00      	cmp	r3, #0
 801837e:	d012      	beq.n	80183a6 <tcp_write+0x64a>
 8018380:	797b      	ldrb	r3, [r7, #5]
 8018382:	f003 0302 	and.w	r3, r3, #2
 8018386:	2b00      	cmp	r3, #0
 8018388:	d10d      	bne.n	80183a6 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801838a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801838c:	68db      	ldr	r3, [r3, #12]
 801838e:	899b      	ldrh	r3, [r3, #12]
 8018390:	b29c      	uxth	r4, r3
 8018392:	2008      	movs	r0, #8
 8018394:	f7f9 fb5e 	bl	8011a54 <lwip_htons>
 8018398:	4603      	mov	r3, r0
 801839a:	461a      	mov	r2, r3
 801839c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801839e:	68db      	ldr	r3, [r3, #12]
 80183a0:	4322      	orrs	r2, r4
 80183a2:	b292      	uxth	r2, r2
 80183a4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80183a6:	2300      	movs	r3, #0
 80183a8:	e031      	b.n	801840e <tcp_write+0x6b2>
          goto memerr;
 80183aa:	bf00      	nop
 80183ac:	e006      	b.n	80183bc <tcp_write+0x660>
            goto memerr;
 80183ae:	bf00      	nop
 80183b0:	e004      	b.n	80183bc <tcp_write+0x660>
        goto memerr;
 80183b2:	bf00      	nop
 80183b4:	e002      	b.n	80183bc <tcp_write+0x660>
        goto memerr;
 80183b6:	bf00      	nop
 80183b8:	e000      	b.n	80183bc <tcp_write+0x660>
      goto memerr;
 80183ba:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80183bc:	68fb      	ldr	r3, [r7, #12]
 80183be:	8b5b      	ldrh	r3, [r3, #26]
 80183c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80183c4:	b29a      	uxth	r2, r3
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80183ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d002      	beq.n	80183d6 <tcp_write+0x67a>
    pbuf_free(concat_p);
 80183d0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80183d2:	f7fa fef7 	bl	80131c4 <pbuf_free>
  }
  if (queue != NULL) {
 80183d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80183d8:	2b00      	cmp	r3, #0
 80183da:	d002      	beq.n	80183e2 <tcp_write+0x686>
    tcp_segs_free(queue);
 80183dc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80183de:	f7fc fb6f 	bl	8014ac0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80183e2:	68fb      	ldr	r3, [r7, #12]
 80183e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80183e8:	2b00      	cmp	r3, #0
 80183ea:	d00e      	beq.n	801840a <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d10a      	bne.n	801840a <tcp_write+0x6ae>
 80183f4:	68fb      	ldr	r3, [r7, #12]
 80183f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	d106      	bne.n	801840a <tcp_write+0x6ae>
 80183fc:	4b06      	ldr	r3, [pc, #24]	; (8018418 <tcp_write+0x6bc>)
 80183fe:	f240 3227 	movw	r2, #807	; 0x327
 8018402:	4906      	ldr	r1, [pc, #24]	; (801841c <tcp_write+0x6c0>)
 8018404:	4806      	ldr	r0, [pc, #24]	; (8018420 <tcp_write+0x6c4>)
 8018406:	f007 fc47 	bl	801fc98 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801840a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801840e:	4618      	mov	r0, r3
 8018410:	375c      	adds	r7, #92	; 0x5c
 8018412:	46bd      	mov	sp, r7
 8018414:	bd90      	pop	{r4, r7, pc}
 8018416:	bf00      	nop
 8018418:	08023238 	.word	0x08023238
 801841c:	080235ac 	.word	0x080235ac
 8018420:	0802328c 	.word	0x0802328c

08018424 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018424:	b590      	push	{r4, r7, lr}
 8018426:	b08b      	sub	sp, #44	; 0x2c
 8018428:	af02      	add	r7, sp, #8
 801842a:	6078      	str	r0, [r7, #4]
 801842c:	460b      	mov	r3, r1
 801842e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018430:	2300      	movs	r3, #0
 8018432:	61fb      	str	r3, [r7, #28]
 8018434:	2300      	movs	r3, #0
 8018436:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018438:	2300      	movs	r3, #0
 801843a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	2b00      	cmp	r3, #0
 8018440:	d106      	bne.n	8018450 <tcp_split_unsent_seg+0x2c>
 8018442:	4b95      	ldr	r3, [pc, #596]	; (8018698 <tcp_split_unsent_seg+0x274>)
 8018444:	f240 324b 	movw	r2, #843	; 0x34b
 8018448:	4994      	ldr	r1, [pc, #592]	; (801869c <tcp_split_unsent_seg+0x278>)
 801844a:	4895      	ldr	r0, [pc, #596]	; (80186a0 <tcp_split_unsent_seg+0x27c>)
 801844c:	f007 fc24 	bl	801fc98 <iprintf>

  useg = pcb->unsent;
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018454:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018456:	697b      	ldr	r3, [r7, #20]
 8018458:	2b00      	cmp	r3, #0
 801845a:	d102      	bne.n	8018462 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801845c:	f04f 33ff 	mov.w	r3, #4294967295
 8018460:	e116      	b.n	8018690 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018462:	887b      	ldrh	r3, [r7, #2]
 8018464:	2b00      	cmp	r3, #0
 8018466:	d109      	bne.n	801847c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018468:	4b8b      	ldr	r3, [pc, #556]	; (8018698 <tcp_split_unsent_seg+0x274>)
 801846a:	f240 3253 	movw	r2, #851	; 0x353
 801846e:	498d      	ldr	r1, [pc, #564]	; (80186a4 <tcp_split_unsent_seg+0x280>)
 8018470:	488b      	ldr	r0, [pc, #556]	; (80186a0 <tcp_split_unsent_seg+0x27c>)
 8018472:	f007 fc11 	bl	801fc98 <iprintf>
    return ERR_VAL;
 8018476:	f06f 0305 	mvn.w	r3, #5
 801847a:	e109      	b.n	8018690 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801847c:	697b      	ldr	r3, [r7, #20]
 801847e:	891b      	ldrh	r3, [r3, #8]
 8018480:	887a      	ldrh	r2, [r7, #2]
 8018482:	429a      	cmp	r2, r3
 8018484:	d301      	bcc.n	801848a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018486:	2300      	movs	r3, #0
 8018488:	e102      	b.n	8018690 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801848e:	887a      	ldrh	r2, [r7, #2]
 8018490:	429a      	cmp	r2, r3
 8018492:	d906      	bls.n	80184a2 <tcp_split_unsent_seg+0x7e>
 8018494:	4b80      	ldr	r3, [pc, #512]	; (8018698 <tcp_split_unsent_seg+0x274>)
 8018496:	f240 325b 	movw	r2, #859	; 0x35b
 801849a:	4983      	ldr	r1, [pc, #524]	; (80186a8 <tcp_split_unsent_seg+0x284>)
 801849c:	4880      	ldr	r0, [pc, #512]	; (80186a0 <tcp_split_unsent_seg+0x27c>)
 801849e:	f007 fbfb 	bl	801fc98 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80184a2:	697b      	ldr	r3, [r7, #20]
 80184a4:	891b      	ldrh	r3, [r3, #8]
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d106      	bne.n	80184b8 <tcp_split_unsent_seg+0x94>
 80184aa:	4b7b      	ldr	r3, [pc, #492]	; (8018698 <tcp_split_unsent_seg+0x274>)
 80184ac:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80184b0:	497e      	ldr	r1, [pc, #504]	; (80186ac <tcp_split_unsent_seg+0x288>)
 80184b2:	487b      	ldr	r0, [pc, #492]	; (80186a0 <tcp_split_unsent_seg+0x27c>)
 80184b4:	f007 fbf0 	bl	801fc98 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80184b8:	697b      	ldr	r3, [r7, #20]
 80184ba:	7a9b      	ldrb	r3, [r3, #10]
 80184bc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80184be:	7bfb      	ldrb	r3, [r7, #15]
 80184c0:	009b      	lsls	r3, r3, #2
 80184c2:	b2db      	uxtb	r3, r3
 80184c4:	f003 0304 	and.w	r3, r3, #4
 80184c8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80184ca:	697b      	ldr	r3, [r7, #20]
 80184cc:	891a      	ldrh	r2, [r3, #8]
 80184ce:	887b      	ldrh	r3, [r7, #2]
 80184d0:	1ad3      	subs	r3, r2, r3
 80184d2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80184d4:	7bbb      	ldrb	r3, [r7, #14]
 80184d6:	b29a      	uxth	r2, r3
 80184d8:	89bb      	ldrh	r3, [r7, #12]
 80184da:	4413      	add	r3, r2
 80184dc:	b29b      	uxth	r3, r3
 80184de:	f44f 7220 	mov.w	r2, #640	; 0x280
 80184e2:	4619      	mov	r1, r3
 80184e4:	2036      	movs	r0, #54	; 0x36
 80184e6:	f7fa fb89 	bl	8012bfc <pbuf_alloc>
 80184ea:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80184ec:	693b      	ldr	r3, [r7, #16]
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	f000 80b7 	beq.w	8018662 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80184f4:	697b      	ldr	r3, [r7, #20]
 80184f6:	685b      	ldr	r3, [r3, #4]
 80184f8:	891a      	ldrh	r2, [r3, #8]
 80184fa:	697b      	ldr	r3, [r7, #20]
 80184fc:	891b      	ldrh	r3, [r3, #8]
 80184fe:	1ad3      	subs	r3, r2, r3
 8018500:	b29a      	uxth	r2, r3
 8018502:	887b      	ldrh	r3, [r7, #2]
 8018504:	4413      	add	r3, r2
 8018506:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018508:	697b      	ldr	r3, [r7, #20]
 801850a:	6858      	ldr	r0, [r3, #4]
 801850c:	693b      	ldr	r3, [r7, #16]
 801850e:	685a      	ldr	r2, [r3, #4]
 8018510:	7bbb      	ldrb	r3, [r7, #14]
 8018512:	18d1      	adds	r1, r2, r3
 8018514:	897b      	ldrh	r3, [r7, #10]
 8018516:	89ba      	ldrh	r2, [r7, #12]
 8018518:	f7fb f85a 	bl	80135d0 <pbuf_copy_partial>
 801851c:	4603      	mov	r3, r0
 801851e:	461a      	mov	r2, r3
 8018520:	89bb      	ldrh	r3, [r7, #12]
 8018522:	4293      	cmp	r3, r2
 8018524:	f040 809f 	bne.w	8018666 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018528:	697b      	ldr	r3, [r7, #20]
 801852a:	68db      	ldr	r3, [r3, #12]
 801852c:	899b      	ldrh	r3, [r3, #12]
 801852e:	b29b      	uxth	r3, r3
 8018530:	4618      	mov	r0, r3
 8018532:	f7f9 fa8f 	bl	8011a54 <lwip_htons>
 8018536:	4603      	mov	r3, r0
 8018538:	b2db      	uxtb	r3, r3
 801853a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801853e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018540:	2300      	movs	r3, #0
 8018542:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018544:	7efb      	ldrb	r3, [r7, #27]
 8018546:	f003 0308 	and.w	r3, r3, #8
 801854a:	2b00      	cmp	r3, #0
 801854c:	d007      	beq.n	801855e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801854e:	7efb      	ldrb	r3, [r7, #27]
 8018550:	f023 0308 	bic.w	r3, r3, #8
 8018554:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018556:	7ebb      	ldrb	r3, [r7, #26]
 8018558:	f043 0308 	orr.w	r3, r3, #8
 801855c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801855e:	7efb      	ldrb	r3, [r7, #27]
 8018560:	f003 0301 	and.w	r3, r3, #1
 8018564:	2b00      	cmp	r3, #0
 8018566:	d007      	beq.n	8018578 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018568:	7efb      	ldrb	r3, [r7, #27]
 801856a:	f023 0301 	bic.w	r3, r3, #1
 801856e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018570:	7ebb      	ldrb	r3, [r7, #26]
 8018572:	f043 0301 	orr.w	r3, r3, #1
 8018576:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018578:	697b      	ldr	r3, [r7, #20]
 801857a:	68db      	ldr	r3, [r3, #12]
 801857c:	685b      	ldr	r3, [r3, #4]
 801857e:	4618      	mov	r0, r3
 8018580:	f7f9 fa7d 	bl	8011a7e <lwip_htonl>
 8018584:	4602      	mov	r2, r0
 8018586:	887b      	ldrh	r3, [r7, #2]
 8018588:	18d1      	adds	r1, r2, r3
 801858a:	7eba      	ldrb	r2, [r7, #26]
 801858c:	7bfb      	ldrb	r3, [r7, #15]
 801858e:	9300      	str	r3, [sp, #0]
 8018590:	460b      	mov	r3, r1
 8018592:	6939      	ldr	r1, [r7, #16]
 8018594:	6878      	ldr	r0, [r7, #4]
 8018596:	f7ff fa4f 	bl	8017a38 <tcp_create_segment>
 801859a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801859c:	69fb      	ldr	r3, [r7, #28]
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d063      	beq.n	801866a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80185a2:	697b      	ldr	r3, [r7, #20]
 80185a4:	685b      	ldr	r3, [r3, #4]
 80185a6:	4618      	mov	r0, r3
 80185a8:	f7fa fe9a 	bl	80132e0 <pbuf_clen>
 80185ac:	4603      	mov	r3, r0
 80185ae:	461a      	mov	r2, r3
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80185b6:	1a9b      	subs	r3, r3, r2
 80185b8:	b29a      	uxth	r2, r3
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80185c0:	697b      	ldr	r3, [r7, #20]
 80185c2:	6858      	ldr	r0, [r3, #4]
 80185c4:	697b      	ldr	r3, [r7, #20]
 80185c6:	685b      	ldr	r3, [r3, #4]
 80185c8:	891a      	ldrh	r2, [r3, #8]
 80185ca:	89bb      	ldrh	r3, [r7, #12]
 80185cc:	1ad3      	subs	r3, r2, r3
 80185ce:	b29b      	uxth	r3, r3
 80185d0:	4619      	mov	r1, r3
 80185d2:	f7fa fc71 	bl	8012eb8 <pbuf_realloc>
  useg->len -= remainder;
 80185d6:	697b      	ldr	r3, [r7, #20]
 80185d8:	891a      	ldrh	r2, [r3, #8]
 80185da:	89bb      	ldrh	r3, [r7, #12]
 80185dc:	1ad3      	subs	r3, r2, r3
 80185de:	b29a      	uxth	r2, r3
 80185e0:	697b      	ldr	r3, [r7, #20]
 80185e2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80185e4:	697b      	ldr	r3, [r7, #20]
 80185e6:	68db      	ldr	r3, [r3, #12]
 80185e8:	899b      	ldrh	r3, [r3, #12]
 80185ea:	b29c      	uxth	r4, r3
 80185ec:	7efb      	ldrb	r3, [r7, #27]
 80185ee:	b29b      	uxth	r3, r3
 80185f0:	4618      	mov	r0, r3
 80185f2:	f7f9 fa2f 	bl	8011a54 <lwip_htons>
 80185f6:	4603      	mov	r3, r0
 80185f8:	461a      	mov	r2, r3
 80185fa:	697b      	ldr	r3, [r7, #20]
 80185fc:	68db      	ldr	r3, [r3, #12]
 80185fe:	4322      	orrs	r2, r4
 8018600:	b292      	uxth	r2, r2
 8018602:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018604:	697b      	ldr	r3, [r7, #20]
 8018606:	685b      	ldr	r3, [r3, #4]
 8018608:	4618      	mov	r0, r3
 801860a:	f7fa fe69 	bl	80132e0 <pbuf_clen>
 801860e:	4603      	mov	r3, r0
 8018610:	461a      	mov	r2, r3
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018618:	4413      	add	r3, r2
 801861a:	b29a      	uxth	r2, r3
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018622:	69fb      	ldr	r3, [r7, #28]
 8018624:	685b      	ldr	r3, [r3, #4]
 8018626:	4618      	mov	r0, r3
 8018628:	f7fa fe5a 	bl	80132e0 <pbuf_clen>
 801862c:	4603      	mov	r3, r0
 801862e:	461a      	mov	r2, r3
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018636:	4413      	add	r3, r2
 8018638:	b29a      	uxth	r2, r3
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018640:	697b      	ldr	r3, [r7, #20]
 8018642:	681a      	ldr	r2, [r3, #0]
 8018644:	69fb      	ldr	r3, [r7, #28]
 8018646:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018648:	697b      	ldr	r3, [r7, #20]
 801864a:	69fa      	ldr	r2, [r7, #28]
 801864c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801864e:	69fb      	ldr	r3, [r7, #28]
 8018650:	681b      	ldr	r3, [r3, #0]
 8018652:	2b00      	cmp	r3, #0
 8018654:	d103      	bne.n	801865e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018656:	687b      	ldr	r3, [r7, #4]
 8018658:	2200      	movs	r2, #0
 801865a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801865e:	2300      	movs	r3, #0
 8018660:	e016      	b.n	8018690 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018662:	bf00      	nop
 8018664:	e002      	b.n	801866c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018666:	bf00      	nop
 8018668:	e000      	b.n	801866c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801866a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801866c:	69fb      	ldr	r3, [r7, #28]
 801866e:	2b00      	cmp	r3, #0
 8018670:	d006      	beq.n	8018680 <tcp_split_unsent_seg+0x25c>
 8018672:	4b09      	ldr	r3, [pc, #36]	; (8018698 <tcp_split_unsent_seg+0x274>)
 8018674:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8018678:	490d      	ldr	r1, [pc, #52]	; (80186b0 <tcp_split_unsent_seg+0x28c>)
 801867a:	4809      	ldr	r0, [pc, #36]	; (80186a0 <tcp_split_unsent_seg+0x27c>)
 801867c:	f007 fb0c 	bl	801fc98 <iprintf>
  if (p != NULL) {
 8018680:	693b      	ldr	r3, [r7, #16]
 8018682:	2b00      	cmp	r3, #0
 8018684:	d002      	beq.n	801868c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018686:	6938      	ldr	r0, [r7, #16]
 8018688:	f7fa fd9c 	bl	80131c4 <pbuf_free>
  }

  return ERR_MEM;
 801868c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018690:	4618      	mov	r0, r3
 8018692:	3724      	adds	r7, #36	; 0x24
 8018694:	46bd      	mov	sp, r7
 8018696:	bd90      	pop	{r4, r7, pc}
 8018698:	08023238 	.word	0x08023238
 801869c:	080235cc 	.word	0x080235cc
 80186a0:	0802328c 	.word	0x0802328c
 80186a4:	080235f0 	.word	0x080235f0
 80186a8:	08023614 	.word	0x08023614
 80186ac:	08023624 	.word	0x08023624
 80186b0:	08023634 	.word	0x08023634

080186b4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80186b4:	b590      	push	{r4, r7, lr}
 80186b6:	b085      	sub	sp, #20
 80186b8:	af00      	add	r7, sp, #0
 80186ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d106      	bne.n	80186d0 <tcp_send_fin+0x1c>
 80186c2:	4b21      	ldr	r3, [pc, #132]	; (8018748 <tcp_send_fin+0x94>)
 80186c4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80186c8:	4920      	ldr	r1, [pc, #128]	; (801874c <tcp_send_fin+0x98>)
 80186ca:	4821      	ldr	r0, [pc, #132]	; (8018750 <tcp_send_fin+0x9c>)
 80186cc:	f007 fae4 	bl	801fc98 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80186d0:	687b      	ldr	r3, [r7, #4]
 80186d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80186d4:	2b00      	cmp	r3, #0
 80186d6:	d02e      	beq.n	8018736 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80186d8:	687b      	ldr	r3, [r7, #4]
 80186da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80186dc:	60fb      	str	r3, [r7, #12]
 80186de:	e002      	b.n	80186e6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80186e0:	68fb      	ldr	r3, [r7, #12]
 80186e2:	681b      	ldr	r3, [r3, #0]
 80186e4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80186e6:	68fb      	ldr	r3, [r7, #12]
 80186e8:	681b      	ldr	r3, [r3, #0]
 80186ea:	2b00      	cmp	r3, #0
 80186ec:	d1f8      	bne.n	80186e0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	68db      	ldr	r3, [r3, #12]
 80186f2:	899b      	ldrh	r3, [r3, #12]
 80186f4:	b29b      	uxth	r3, r3
 80186f6:	4618      	mov	r0, r3
 80186f8:	f7f9 f9ac 	bl	8011a54 <lwip_htons>
 80186fc:	4603      	mov	r3, r0
 80186fe:	b2db      	uxtb	r3, r3
 8018700:	f003 0307 	and.w	r3, r3, #7
 8018704:	2b00      	cmp	r3, #0
 8018706:	d116      	bne.n	8018736 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018708:	68fb      	ldr	r3, [r7, #12]
 801870a:	68db      	ldr	r3, [r3, #12]
 801870c:	899b      	ldrh	r3, [r3, #12]
 801870e:	b29c      	uxth	r4, r3
 8018710:	2001      	movs	r0, #1
 8018712:	f7f9 f99f 	bl	8011a54 <lwip_htons>
 8018716:	4603      	mov	r3, r0
 8018718:	461a      	mov	r2, r3
 801871a:	68fb      	ldr	r3, [r7, #12]
 801871c:	68db      	ldr	r3, [r3, #12]
 801871e:	4322      	orrs	r2, r4
 8018720:	b292      	uxth	r2, r2
 8018722:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	8b5b      	ldrh	r3, [r3, #26]
 8018728:	f043 0320 	orr.w	r3, r3, #32
 801872c:	b29a      	uxth	r2, r3
 801872e:	687b      	ldr	r3, [r7, #4]
 8018730:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018732:	2300      	movs	r3, #0
 8018734:	e004      	b.n	8018740 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018736:	2101      	movs	r1, #1
 8018738:	6878      	ldr	r0, [r7, #4]
 801873a:	f000 f80b 	bl	8018754 <tcp_enqueue_flags>
 801873e:	4603      	mov	r3, r0
}
 8018740:	4618      	mov	r0, r3
 8018742:	3714      	adds	r7, #20
 8018744:	46bd      	mov	sp, r7
 8018746:	bd90      	pop	{r4, r7, pc}
 8018748:	08023238 	.word	0x08023238
 801874c:	08023640 	.word	0x08023640
 8018750:	0802328c 	.word	0x0802328c

08018754 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018754:	b580      	push	{r7, lr}
 8018756:	b08a      	sub	sp, #40	; 0x28
 8018758:	af02      	add	r7, sp, #8
 801875a:	6078      	str	r0, [r7, #4]
 801875c:	460b      	mov	r3, r1
 801875e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018760:	2300      	movs	r3, #0
 8018762:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018764:	2300      	movs	r3, #0
 8018766:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018768:	78fb      	ldrb	r3, [r7, #3]
 801876a:	f003 0303 	and.w	r3, r3, #3
 801876e:	2b00      	cmp	r3, #0
 8018770:	d106      	bne.n	8018780 <tcp_enqueue_flags+0x2c>
 8018772:	4b67      	ldr	r3, [pc, #412]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 8018774:	f240 4211 	movw	r2, #1041	; 0x411
 8018778:	4966      	ldr	r1, [pc, #408]	; (8018914 <tcp_enqueue_flags+0x1c0>)
 801877a:	4867      	ldr	r0, [pc, #412]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 801877c:	f007 fa8c 	bl	801fc98 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018780:	687b      	ldr	r3, [r7, #4]
 8018782:	2b00      	cmp	r3, #0
 8018784:	d106      	bne.n	8018794 <tcp_enqueue_flags+0x40>
 8018786:	4b62      	ldr	r3, [pc, #392]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 8018788:	f240 4213 	movw	r2, #1043	; 0x413
 801878c:	4963      	ldr	r1, [pc, #396]	; (801891c <tcp_enqueue_flags+0x1c8>)
 801878e:	4862      	ldr	r0, [pc, #392]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 8018790:	f007 fa82 	bl	801fc98 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018794:	78fb      	ldrb	r3, [r7, #3]
 8018796:	f003 0302 	and.w	r3, r3, #2
 801879a:	2b00      	cmp	r3, #0
 801879c:	d001      	beq.n	80187a2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801879e:	2301      	movs	r3, #1
 80187a0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80187a2:	7ffb      	ldrb	r3, [r7, #31]
 80187a4:	009b      	lsls	r3, r3, #2
 80187a6:	b2db      	uxtb	r3, r3
 80187a8:	f003 0304 	and.w	r3, r3, #4
 80187ac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80187ae:	7dfb      	ldrb	r3, [r7, #23]
 80187b0:	b29b      	uxth	r3, r3
 80187b2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80187b6:	4619      	mov	r1, r3
 80187b8:	2036      	movs	r0, #54	; 0x36
 80187ba:	f7fa fa1f 	bl	8012bfc <pbuf_alloc>
 80187be:	6138      	str	r0, [r7, #16]
 80187c0:	693b      	ldr	r3, [r7, #16]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d109      	bne.n	80187da <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80187c6:	687b      	ldr	r3, [r7, #4]
 80187c8:	8b5b      	ldrh	r3, [r3, #26]
 80187ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80187ce:	b29a      	uxth	r2, r3
 80187d0:	687b      	ldr	r3, [r7, #4]
 80187d2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80187d4:	f04f 33ff 	mov.w	r3, #4294967295
 80187d8:	e095      	b.n	8018906 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80187da:	693b      	ldr	r3, [r7, #16]
 80187dc:	895a      	ldrh	r2, [r3, #10]
 80187de:	7dfb      	ldrb	r3, [r7, #23]
 80187e0:	b29b      	uxth	r3, r3
 80187e2:	429a      	cmp	r2, r3
 80187e4:	d206      	bcs.n	80187f4 <tcp_enqueue_flags+0xa0>
 80187e6:	4b4a      	ldr	r3, [pc, #296]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 80187e8:	f240 4239 	movw	r2, #1081	; 0x439
 80187ec:	494c      	ldr	r1, [pc, #304]	; (8018920 <tcp_enqueue_flags+0x1cc>)
 80187ee:	484a      	ldr	r0, [pc, #296]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 80187f0:	f007 fa52 	bl	801fc98 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80187f4:	687b      	ldr	r3, [r7, #4]
 80187f6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80187f8:	78fa      	ldrb	r2, [r7, #3]
 80187fa:	7ffb      	ldrb	r3, [r7, #31]
 80187fc:	9300      	str	r3, [sp, #0]
 80187fe:	460b      	mov	r3, r1
 8018800:	6939      	ldr	r1, [r7, #16]
 8018802:	6878      	ldr	r0, [r7, #4]
 8018804:	f7ff f918 	bl	8017a38 <tcp_create_segment>
 8018808:	60f8      	str	r0, [r7, #12]
 801880a:	68fb      	ldr	r3, [r7, #12]
 801880c:	2b00      	cmp	r3, #0
 801880e:	d109      	bne.n	8018824 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	8b5b      	ldrh	r3, [r3, #26]
 8018814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018818:	b29a      	uxth	r2, r3
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801881e:	f04f 33ff 	mov.w	r3, #4294967295
 8018822:	e070      	b.n	8018906 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018824:	68fb      	ldr	r3, [r7, #12]
 8018826:	68db      	ldr	r3, [r3, #12]
 8018828:	f003 0303 	and.w	r3, r3, #3
 801882c:	2b00      	cmp	r3, #0
 801882e:	d006      	beq.n	801883e <tcp_enqueue_flags+0xea>
 8018830:	4b37      	ldr	r3, [pc, #220]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 8018832:	f240 4242 	movw	r2, #1090	; 0x442
 8018836:	493b      	ldr	r1, [pc, #236]	; (8018924 <tcp_enqueue_flags+0x1d0>)
 8018838:	4837      	ldr	r0, [pc, #220]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 801883a:	f007 fa2d 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	891b      	ldrh	r3, [r3, #8]
 8018842:	2b00      	cmp	r3, #0
 8018844:	d006      	beq.n	8018854 <tcp_enqueue_flags+0x100>
 8018846:	4b32      	ldr	r3, [pc, #200]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 8018848:	f240 4243 	movw	r2, #1091	; 0x443
 801884c:	4936      	ldr	r1, [pc, #216]	; (8018928 <tcp_enqueue_flags+0x1d4>)
 801884e:	4832      	ldr	r0, [pc, #200]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 8018850:	f007 fa22 	bl	801fc98 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018858:	2b00      	cmp	r3, #0
 801885a:	d103      	bne.n	8018864 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801885c:	687b      	ldr	r3, [r7, #4]
 801885e:	68fa      	ldr	r2, [r7, #12]
 8018860:	66da      	str	r2, [r3, #108]	; 0x6c
 8018862:	e00d      	b.n	8018880 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018868:	61bb      	str	r3, [r7, #24]
 801886a:	e002      	b.n	8018872 <tcp_enqueue_flags+0x11e>
 801886c:	69bb      	ldr	r3, [r7, #24]
 801886e:	681b      	ldr	r3, [r3, #0]
 8018870:	61bb      	str	r3, [r7, #24]
 8018872:	69bb      	ldr	r3, [r7, #24]
 8018874:	681b      	ldr	r3, [r3, #0]
 8018876:	2b00      	cmp	r3, #0
 8018878:	d1f8      	bne.n	801886c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801887a:	69bb      	ldr	r3, [r7, #24]
 801887c:	68fa      	ldr	r2, [r7, #12]
 801887e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	2200      	movs	r2, #0
 8018884:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018888:	78fb      	ldrb	r3, [r7, #3]
 801888a:	f003 0302 	and.w	r3, r3, #2
 801888e:	2b00      	cmp	r3, #0
 8018890:	d104      	bne.n	801889c <tcp_enqueue_flags+0x148>
 8018892:	78fb      	ldrb	r3, [r7, #3]
 8018894:	f003 0301 	and.w	r3, r3, #1
 8018898:	2b00      	cmp	r3, #0
 801889a:	d004      	beq.n	80188a6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801889c:	687b      	ldr	r3, [r7, #4]
 801889e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80188a0:	1c5a      	adds	r2, r3, #1
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80188a6:	78fb      	ldrb	r3, [r7, #3]
 80188a8:	f003 0301 	and.w	r3, r3, #1
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d006      	beq.n	80188be <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	8b5b      	ldrh	r3, [r3, #26]
 80188b4:	f043 0320 	orr.w	r3, r3, #32
 80188b8:	b29a      	uxth	r2, r3
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80188be:	68fb      	ldr	r3, [r7, #12]
 80188c0:	685b      	ldr	r3, [r3, #4]
 80188c2:	4618      	mov	r0, r3
 80188c4:	f7fa fd0c 	bl	80132e0 <pbuf_clen>
 80188c8:	4603      	mov	r3, r0
 80188ca:	461a      	mov	r2, r3
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80188d2:	4413      	add	r3, r2
 80188d4:	b29a      	uxth	r2, r3
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80188dc:	687b      	ldr	r3, [r7, #4]
 80188de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	d00e      	beq.n	8018904 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80188ea:	2b00      	cmp	r3, #0
 80188ec:	d10a      	bne.n	8018904 <tcp_enqueue_flags+0x1b0>
 80188ee:	687b      	ldr	r3, [r7, #4]
 80188f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d106      	bne.n	8018904 <tcp_enqueue_flags+0x1b0>
 80188f6:	4b06      	ldr	r3, [pc, #24]	; (8018910 <tcp_enqueue_flags+0x1bc>)
 80188f8:	f240 4265 	movw	r2, #1125	; 0x465
 80188fc:	490b      	ldr	r1, [pc, #44]	; (801892c <tcp_enqueue_flags+0x1d8>)
 80188fe:	4806      	ldr	r0, [pc, #24]	; (8018918 <tcp_enqueue_flags+0x1c4>)
 8018900:	f007 f9ca 	bl	801fc98 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018904:	2300      	movs	r3, #0
}
 8018906:	4618      	mov	r0, r3
 8018908:	3720      	adds	r7, #32
 801890a:	46bd      	mov	sp, r7
 801890c:	bd80      	pop	{r7, pc}
 801890e:	bf00      	nop
 8018910:	08023238 	.word	0x08023238
 8018914:	0802365c 	.word	0x0802365c
 8018918:	0802328c 	.word	0x0802328c
 801891c:	080236b4 	.word	0x080236b4
 8018920:	080236d4 	.word	0x080236d4
 8018924:	08023710 	.word	0x08023710
 8018928:	08023728 	.word	0x08023728
 801892c:	08023754 	.word	0x08023754

08018930 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018930:	b5b0      	push	{r4, r5, r7, lr}
 8018932:	b08a      	sub	sp, #40	; 0x28
 8018934:	af00      	add	r7, sp, #0
 8018936:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	2b00      	cmp	r3, #0
 801893c:	d106      	bne.n	801894c <tcp_output+0x1c>
 801893e:	4b9e      	ldr	r3, [pc, #632]	; (8018bb8 <tcp_output+0x288>)
 8018940:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8018944:	499d      	ldr	r1, [pc, #628]	; (8018bbc <tcp_output+0x28c>)
 8018946:	489e      	ldr	r0, [pc, #632]	; (8018bc0 <tcp_output+0x290>)
 8018948:	f007 f9a6 	bl	801fc98 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801894c:	687b      	ldr	r3, [r7, #4]
 801894e:	7d1b      	ldrb	r3, [r3, #20]
 8018950:	2b01      	cmp	r3, #1
 8018952:	d106      	bne.n	8018962 <tcp_output+0x32>
 8018954:	4b98      	ldr	r3, [pc, #608]	; (8018bb8 <tcp_output+0x288>)
 8018956:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801895a:	499a      	ldr	r1, [pc, #616]	; (8018bc4 <tcp_output+0x294>)
 801895c:	4898      	ldr	r0, [pc, #608]	; (8018bc0 <tcp_output+0x290>)
 801895e:	f007 f99b 	bl	801fc98 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018962:	4b99      	ldr	r3, [pc, #612]	; (8018bc8 <tcp_output+0x298>)
 8018964:	681b      	ldr	r3, [r3, #0]
 8018966:	687a      	ldr	r2, [r7, #4]
 8018968:	429a      	cmp	r2, r3
 801896a:	d101      	bne.n	8018970 <tcp_output+0x40>
    return ERR_OK;
 801896c:	2300      	movs	r3, #0
 801896e:	e1ce      	b.n	8018d0e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018970:	687b      	ldr	r3, [r7, #4]
 8018972:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801897c:	4293      	cmp	r3, r2
 801897e:	bf28      	it	cs
 8018980:	4613      	movcs	r3, r2
 8018982:	b29b      	uxth	r3, r3
 8018984:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801898a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801898c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801898e:	2b00      	cmp	r3, #0
 8018990:	d10b      	bne.n	80189aa <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018992:	687b      	ldr	r3, [r7, #4]
 8018994:	8b5b      	ldrh	r3, [r3, #26]
 8018996:	f003 0302 	and.w	r3, r3, #2
 801899a:	2b00      	cmp	r3, #0
 801899c:	f000 81aa 	beq.w	8018cf4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80189a0:	6878      	ldr	r0, [r7, #4]
 80189a2:	f000 fdcb 	bl	801953c <tcp_send_empty_ack>
 80189a6:	4603      	mov	r3, r0
 80189a8:	e1b1      	b.n	8018d0e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80189aa:	6879      	ldr	r1, [r7, #4]
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	3304      	adds	r3, #4
 80189b0:	461a      	mov	r2, r3
 80189b2:	6878      	ldr	r0, [r7, #4]
 80189b4:	f7ff f824 	bl	8017a00 <tcp_route>
 80189b8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80189ba:	697b      	ldr	r3, [r7, #20]
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d102      	bne.n	80189c6 <tcp_output+0x96>
    return ERR_RTE;
 80189c0:	f06f 0303 	mvn.w	r3, #3
 80189c4:	e1a3      	b.n	8018d0e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	d003      	beq.n	80189d4 <tcp_output+0xa4>
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	681b      	ldr	r3, [r3, #0]
 80189d0:	2b00      	cmp	r3, #0
 80189d2:	d111      	bne.n	80189f8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80189d4:	697b      	ldr	r3, [r7, #20]
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	d002      	beq.n	80189e0 <tcp_output+0xb0>
 80189da:	697b      	ldr	r3, [r7, #20]
 80189dc:	3304      	adds	r3, #4
 80189de:	e000      	b.n	80189e2 <tcp_output+0xb2>
 80189e0:	2300      	movs	r3, #0
 80189e2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80189e4:	693b      	ldr	r3, [r7, #16]
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d102      	bne.n	80189f0 <tcp_output+0xc0>
      return ERR_RTE;
 80189ea:	f06f 0303 	mvn.w	r3, #3
 80189ee:	e18e      	b.n	8018d0e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80189f0:	693b      	ldr	r3, [r7, #16]
 80189f2:	681a      	ldr	r2, [r3, #0]
 80189f4:	687b      	ldr	r3, [r7, #4]
 80189f6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80189f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80189fa:	68db      	ldr	r3, [r3, #12]
 80189fc:	685b      	ldr	r3, [r3, #4]
 80189fe:	4618      	mov	r0, r3
 8018a00:	f7f9 f83d 	bl	8011a7e <lwip_htonl>
 8018a04:	4602      	mov	r2, r0
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018a0a:	1ad3      	subs	r3, r2, r3
 8018a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018a0e:	8912      	ldrh	r2, [r2, #8]
 8018a10:	4413      	add	r3, r2
 8018a12:	69ba      	ldr	r2, [r7, #24]
 8018a14:	429a      	cmp	r2, r3
 8018a16:	d227      	bcs.n	8018a68 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018a1e:	461a      	mov	r2, r3
 8018a20:	69bb      	ldr	r3, [r7, #24]
 8018a22:	4293      	cmp	r3, r2
 8018a24:	d114      	bne.n	8018a50 <tcp_output+0x120>
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d110      	bne.n	8018a50 <tcp_output+0x120>
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d10b      	bne.n	8018a50 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	2200      	movs	r2, #0
 8018a3c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	2201      	movs	r2, #1
 8018a44:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	2200      	movs	r2, #0
 8018a4c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	8b5b      	ldrh	r3, [r3, #26]
 8018a54:	f003 0302 	and.w	r3, r3, #2
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	f000 814d 	beq.w	8018cf8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8018a5e:	6878      	ldr	r0, [r7, #4]
 8018a60:	f000 fd6c 	bl	801953c <tcp_send_empty_ack>
 8018a64:	4603      	mov	r3, r0
 8018a66:	e152      	b.n	8018d0e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	2200      	movs	r2, #0
 8018a6c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018a74:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018a76:	6a3b      	ldr	r3, [r7, #32]
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	f000 811c 	beq.w	8018cb6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8018a7e:	e002      	b.n	8018a86 <tcp_output+0x156>
 8018a80:	6a3b      	ldr	r3, [r7, #32]
 8018a82:	681b      	ldr	r3, [r3, #0]
 8018a84:	623b      	str	r3, [r7, #32]
 8018a86:	6a3b      	ldr	r3, [r7, #32]
 8018a88:	681b      	ldr	r3, [r3, #0]
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	d1f8      	bne.n	8018a80 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8018a8e:	e112      	b.n	8018cb6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8018a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a92:	68db      	ldr	r3, [r3, #12]
 8018a94:	899b      	ldrh	r3, [r3, #12]
 8018a96:	b29b      	uxth	r3, r3
 8018a98:	4618      	mov	r0, r3
 8018a9a:	f7f8 ffdb 	bl	8011a54 <lwip_htons>
 8018a9e:	4603      	mov	r3, r0
 8018aa0:	b2db      	uxtb	r3, r3
 8018aa2:	f003 0304 	and.w	r3, r3, #4
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d006      	beq.n	8018ab8 <tcp_output+0x188>
 8018aaa:	4b43      	ldr	r3, [pc, #268]	; (8018bb8 <tcp_output+0x288>)
 8018aac:	f240 5236 	movw	r2, #1334	; 0x536
 8018ab0:	4946      	ldr	r1, [pc, #280]	; (8018bcc <tcp_output+0x29c>)
 8018ab2:	4843      	ldr	r0, [pc, #268]	; (8018bc0 <tcp_output+0x290>)
 8018ab4:	f007 f8f0 	bl	801fc98 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018ab8:	687b      	ldr	r3, [r7, #4]
 8018aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d01f      	beq.n	8018b00 <tcp_output+0x1d0>
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	8b5b      	ldrh	r3, [r3, #26]
 8018ac4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d119      	bne.n	8018b00 <tcp_output+0x1d0>
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018ad0:	2b00      	cmp	r3, #0
 8018ad2:	d00b      	beq.n	8018aec <tcp_output+0x1bc>
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018ad8:	681b      	ldr	r3, [r3, #0]
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d110      	bne.n	8018b00 <tcp_output+0x1d0>
 8018ade:	687b      	ldr	r3, [r7, #4]
 8018ae0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018ae2:	891a      	ldrh	r2, [r3, #8]
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018ae8:	429a      	cmp	r2, r3
 8018aea:	d209      	bcs.n	8018b00 <tcp_output+0x1d0>
 8018aec:	687b      	ldr	r3, [r7, #4]
 8018aee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8018af2:	2b00      	cmp	r3, #0
 8018af4:	d004      	beq.n	8018b00 <tcp_output+0x1d0>
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018afc:	2b08      	cmp	r3, #8
 8018afe:	d901      	bls.n	8018b04 <tcp_output+0x1d4>
 8018b00:	2301      	movs	r3, #1
 8018b02:	e000      	b.n	8018b06 <tcp_output+0x1d6>
 8018b04:	2300      	movs	r3, #0
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d106      	bne.n	8018b18 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	8b5b      	ldrh	r3, [r3, #26]
 8018b0e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	f000 80e4 	beq.w	8018ce0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	7d1b      	ldrb	r3, [r3, #20]
 8018b1c:	2b02      	cmp	r3, #2
 8018b1e:	d00d      	beq.n	8018b3c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b22:	68db      	ldr	r3, [r3, #12]
 8018b24:	899b      	ldrh	r3, [r3, #12]
 8018b26:	b29c      	uxth	r4, r3
 8018b28:	2010      	movs	r0, #16
 8018b2a:	f7f8 ff93 	bl	8011a54 <lwip_htons>
 8018b2e:	4603      	mov	r3, r0
 8018b30:	461a      	mov	r2, r3
 8018b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b34:	68db      	ldr	r3, [r3, #12]
 8018b36:	4322      	orrs	r2, r4
 8018b38:	b292      	uxth	r2, r2
 8018b3a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018b3c:	697a      	ldr	r2, [r7, #20]
 8018b3e:	6879      	ldr	r1, [r7, #4]
 8018b40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018b42:	f000 f909 	bl	8018d58 <tcp_output_segment>
 8018b46:	4603      	mov	r3, r0
 8018b48:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b4e:	2b00      	cmp	r3, #0
 8018b50:	d009      	beq.n	8018b66 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	8b5b      	ldrh	r3, [r3, #26]
 8018b56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018b5a:	b29a      	uxth	r2, r3
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	835a      	strh	r2, [r3, #26]
      return err;
 8018b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b64:	e0d3      	b.n	8018d0e <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8018b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b68:	681a      	ldr	r2, [r3, #0]
 8018b6a:	687b      	ldr	r3, [r7, #4]
 8018b6c:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	7d1b      	ldrb	r3, [r3, #20]
 8018b72:	2b02      	cmp	r3, #2
 8018b74:	d006      	beq.n	8018b84 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018b76:	687b      	ldr	r3, [r7, #4]
 8018b78:	8b5b      	ldrh	r3, [r3, #26]
 8018b7a:	f023 0303 	bic.w	r3, r3, #3
 8018b7e:	b29a      	uxth	r2, r3
 8018b80:	687b      	ldr	r3, [r7, #4]
 8018b82:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b86:	68db      	ldr	r3, [r3, #12]
 8018b88:	685b      	ldr	r3, [r3, #4]
 8018b8a:	4618      	mov	r0, r3
 8018b8c:	f7f8 ff77 	bl	8011a7e <lwip_htonl>
 8018b90:	4604      	mov	r4, r0
 8018b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b94:	891b      	ldrh	r3, [r3, #8]
 8018b96:	461d      	mov	r5, r3
 8018b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b9a:	68db      	ldr	r3, [r3, #12]
 8018b9c:	899b      	ldrh	r3, [r3, #12]
 8018b9e:	b29b      	uxth	r3, r3
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	f7f8 ff57 	bl	8011a54 <lwip_htons>
 8018ba6:	4603      	mov	r3, r0
 8018ba8:	b2db      	uxtb	r3, r3
 8018baa:	f003 0303 	and.w	r3, r3, #3
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d00e      	beq.n	8018bd0 <tcp_output+0x2a0>
 8018bb2:	2301      	movs	r3, #1
 8018bb4:	e00d      	b.n	8018bd2 <tcp_output+0x2a2>
 8018bb6:	bf00      	nop
 8018bb8:	08023238 	.word	0x08023238
 8018bbc:	0802377c 	.word	0x0802377c
 8018bc0:	0802328c 	.word	0x0802328c
 8018bc4:	08023794 	.word	0x08023794
 8018bc8:	20013a08 	.word	0x20013a08
 8018bcc:	080237bc 	.word	0x080237bc
 8018bd0:	2300      	movs	r3, #0
 8018bd2:	442b      	add	r3, r5
 8018bd4:	4423      	add	r3, r4
 8018bd6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018bdc:	68bb      	ldr	r3, [r7, #8]
 8018bde:	1ad3      	subs	r3, r2, r3
 8018be0:	2b00      	cmp	r3, #0
 8018be2:	da02      	bge.n	8018bea <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8018be4:	687b      	ldr	r3, [r7, #4]
 8018be6:	68ba      	ldr	r2, [r7, #8]
 8018be8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8018bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bec:	891b      	ldrh	r3, [r3, #8]
 8018bee:	461c      	mov	r4, r3
 8018bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bf2:	68db      	ldr	r3, [r3, #12]
 8018bf4:	899b      	ldrh	r3, [r3, #12]
 8018bf6:	b29b      	uxth	r3, r3
 8018bf8:	4618      	mov	r0, r3
 8018bfa:	f7f8 ff2b 	bl	8011a54 <lwip_htons>
 8018bfe:	4603      	mov	r3, r0
 8018c00:	b2db      	uxtb	r3, r3
 8018c02:	f003 0303 	and.w	r3, r3, #3
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d001      	beq.n	8018c0e <tcp_output+0x2de>
 8018c0a:	2301      	movs	r3, #1
 8018c0c:	e000      	b.n	8018c10 <tcp_output+0x2e0>
 8018c0e:	2300      	movs	r3, #0
 8018c10:	4423      	add	r3, r4
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d049      	beq.n	8018caa <tcp_output+0x37a>
      seg->next = NULL;
 8018c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c18:	2200      	movs	r2, #0
 8018c1a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d105      	bne.n	8018c30 <tcp_output+0x300>
        pcb->unacked = seg;
 8018c24:	687b      	ldr	r3, [r7, #4]
 8018c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018c28:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8018c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c2c:	623b      	str	r3, [r7, #32]
 8018c2e:	e03f      	b.n	8018cb0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8018c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c32:	68db      	ldr	r3, [r3, #12]
 8018c34:	685b      	ldr	r3, [r3, #4]
 8018c36:	4618      	mov	r0, r3
 8018c38:	f7f8 ff21 	bl	8011a7e <lwip_htonl>
 8018c3c:	4604      	mov	r4, r0
 8018c3e:	6a3b      	ldr	r3, [r7, #32]
 8018c40:	68db      	ldr	r3, [r3, #12]
 8018c42:	685b      	ldr	r3, [r3, #4]
 8018c44:	4618      	mov	r0, r3
 8018c46:	f7f8 ff1a 	bl	8011a7e <lwip_htonl>
 8018c4a:	4603      	mov	r3, r0
 8018c4c:	1ae3      	subs	r3, r4, r3
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	da24      	bge.n	8018c9c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8018c52:	687b      	ldr	r3, [r7, #4]
 8018c54:	3370      	adds	r3, #112	; 0x70
 8018c56:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018c58:	e002      	b.n	8018c60 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018c5a:	69fb      	ldr	r3, [r7, #28]
 8018c5c:	681b      	ldr	r3, [r3, #0]
 8018c5e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018c60:	69fb      	ldr	r3, [r7, #28]
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	d011      	beq.n	8018c8c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018c68:	69fb      	ldr	r3, [r7, #28]
 8018c6a:	681b      	ldr	r3, [r3, #0]
 8018c6c:	68db      	ldr	r3, [r3, #12]
 8018c6e:	685b      	ldr	r3, [r3, #4]
 8018c70:	4618      	mov	r0, r3
 8018c72:	f7f8 ff04 	bl	8011a7e <lwip_htonl>
 8018c76:	4604      	mov	r4, r0
 8018c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c7a:	68db      	ldr	r3, [r3, #12]
 8018c7c:	685b      	ldr	r3, [r3, #4]
 8018c7e:	4618      	mov	r0, r3
 8018c80:	f7f8 fefd 	bl	8011a7e <lwip_htonl>
 8018c84:	4603      	mov	r3, r0
 8018c86:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	dbe6      	blt.n	8018c5a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8018c8c:	69fb      	ldr	r3, [r7, #28]
 8018c8e:	681a      	ldr	r2, [r3, #0]
 8018c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c92:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8018c94:	69fb      	ldr	r3, [r7, #28]
 8018c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018c98:	601a      	str	r2, [r3, #0]
 8018c9a:	e009      	b.n	8018cb0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8018c9c:	6a3b      	ldr	r3, [r7, #32]
 8018c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018ca0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8018ca2:	6a3b      	ldr	r3, [r7, #32]
 8018ca4:	681b      	ldr	r3, [r3, #0]
 8018ca6:	623b      	str	r3, [r7, #32]
 8018ca8:	e002      	b.n	8018cb0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8018caa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018cac:	f7fb ff1d 	bl	8014aea <tcp_seg_free>
    }
    seg = pcb->unsent;
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018cb4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8018cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	d012      	beq.n	8018ce2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8018cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cbe:	68db      	ldr	r3, [r3, #12]
 8018cc0:	685b      	ldr	r3, [r3, #4]
 8018cc2:	4618      	mov	r0, r3
 8018cc4:	f7f8 fedb 	bl	8011a7e <lwip_htonl>
 8018cc8:	4602      	mov	r2, r0
 8018cca:	687b      	ldr	r3, [r7, #4]
 8018ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018cce:	1ad3      	subs	r3, r2, r3
 8018cd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018cd2:	8912      	ldrh	r2, [r2, #8]
 8018cd4:	4413      	add	r3, r2
  while (seg != NULL &&
 8018cd6:	69ba      	ldr	r2, [r7, #24]
 8018cd8:	429a      	cmp	r2, r3
 8018cda:	f4bf aed9 	bcs.w	8018a90 <tcp_output+0x160>
 8018cde:	e000      	b.n	8018ce2 <tcp_output+0x3b2>
      break;
 8018ce0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8018ce2:	687b      	ldr	r3, [r7, #4]
 8018ce4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018ce6:	2b00      	cmp	r3, #0
 8018ce8:	d108      	bne.n	8018cfc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	2200      	movs	r2, #0
 8018cee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8018cf2:	e004      	b.n	8018cfe <tcp_output+0x3ce>
    goto output_done;
 8018cf4:	bf00      	nop
 8018cf6:	e002      	b.n	8018cfe <tcp_output+0x3ce>
    goto output_done;
 8018cf8:	bf00      	nop
 8018cfa:	e000      	b.n	8018cfe <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018cfc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	8b5b      	ldrh	r3, [r3, #26]
 8018d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8018d06:	b29a      	uxth	r2, r3
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018d0c:	2300      	movs	r3, #0
}
 8018d0e:	4618      	mov	r0, r3
 8018d10:	3728      	adds	r7, #40	; 0x28
 8018d12:	46bd      	mov	sp, r7
 8018d14:	bdb0      	pop	{r4, r5, r7, pc}
 8018d16:	bf00      	nop

08018d18 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018d18:	b580      	push	{r7, lr}
 8018d1a:	b082      	sub	sp, #8
 8018d1c:	af00      	add	r7, sp, #0
 8018d1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8018d20:	687b      	ldr	r3, [r7, #4]
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d106      	bne.n	8018d34 <tcp_output_segment_busy+0x1c>
 8018d26:	4b09      	ldr	r3, [pc, #36]	; (8018d4c <tcp_output_segment_busy+0x34>)
 8018d28:	f240 529a 	movw	r2, #1434	; 0x59a
 8018d2c:	4908      	ldr	r1, [pc, #32]	; (8018d50 <tcp_output_segment_busy+0x38>)
 8018d2e:	4809      	ldr	r0, [pc, #36]	; (8018d54 <tcp_output_segment_busy+0x3c>)
 8018d30:	f006 ffb2 	bl	801fc98 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	685b      	ldr	r3, [r3, #4]
 8018d38:	7b9b      	ldrb	r3, [r3, #14]
 8018d3a:	2b01      	cmp	r3, #1
 8018d3c:	d001      	beq.n	8018d42 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8018d3e:	2301      	movs	r3, #1
 8018d40:	e000      	b.n	8018d44 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8018d42:	2300      	movs	r3, #0
}
 8018d44:	4618      	mov	r0, r3
 8018d46:	3708      	adds	r7, #8
 8018d48:	46bd      	mov	sp, r7
 8018d4a:	bd80      	pop	{r7, pc}
 8018d4c:	08023238 	.word	0x08023238
 8018d50:	080237d4 	.word	0x080237d4
 8018d54:	0802328c 	.word	0x0802328c

08018d58 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018d58:	b5b0      	push	{r4, r5, r7, lr}
 8018d5a:	b08c      	sub	sp, #48	; 0x30
 8018d5c:	af04      	add	r7, sp, #16
 8018d5e:	60f8      	str	r0, [r7, #12]
 8018d60:	60b9      	str	r1, [r7, #8]
 8018d62:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8018d64:	68fb      	ldr	r3, [r7, #12]
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d106      	bne.n	8018d78 <tcp_output_segment+0x20>
 8018d6a:	4b63      	ldr	r3, [pc, #396]	; (8018ef8 <tcp_output_segment+0x1a0>)
 8018d6c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8018d70:	4962      	ldr	r1, [pc, #392]	; (8018efc <tcp_output_segment+0x1a4>)
 8018d72:	4863      	ldr	r0, [pc, #396]	; (8018f00 <tcp_output_segment+0x1a8>)
 8018d74:	f006 ff90 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8018d78:	68bb      	ldr	r3, [r7, #8]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d106      	bne.n	8018d8c <tcp_output_segment+0x34>
 8018d7e:	4b5e      	ldr	r3, [pc, #376]	; (8018ef8 <tcp_output_segment+0x1a0>)
 8018d80:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8018d84:	495f      	ldr	r1, [pc, #380]	; (8018f04 <tcp_output_segment+0x1ac>)
 8018d86:	485e      	ldr	r0, [pc, #376]	; (8018f00 <tcp_output_segment+0x1a8>)
 8018d88:	f006 ff86 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d106      	bne.n	8018da0 <tcp_output_segment+0x48>
 8018d92:	4b59      	ldr	r3, [pc, #356]	; (8018ef8 <tcp_output_segment+0x1a0>)
 8018d94:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8018d98:	495b      	ldr	r1, [pc, #364]	; (8018f08 <tcp_output_segment+0x1b0>)
 8018d9a:	4859      	ldr	r0, [pc, #356]	; (8018f00 <tcp_output_segment+0x1a8>)
 8018d9c:	f006 ff7c 	bl	801fc98 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8018da0:	68f8      	ldr	r0, [r7, #12]
 8018da2:	f7ff ffb9 	bl	8018d18 <tcp_output_segment_busy>
 8018da6:	4603      	mov	r3, r0
 8018da8:	2b00      	cmp	r3, #0
 8018daa:	d001      	beq.n	8018db0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8018dac:	2300      	movs	r3, #0
 8018dae:	e09f      	b.n	8018ef0 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8018db0:	68bb      	ldr	r3, [r7, #8]
 8018db2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	68dc      	ldr	r4, [r3, #12]
 8018db8:	4610      	mov	r0, r2
 8018dba:	f7f8 fe60 	bl	8011a7e <lwip_htonl>
 8018dbe:	4603      	mov	r3, r0
 8018dc0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8018dc2:	68bb      	ldr	r3, [r7, #8]
 8018dc4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8018dc6:	68fb      	ldr	r3, [r7, #12]
 8018dc8:	68dc      	ldr	r4, [r3, #12]
 8018dca:	4610      	mov	r0, r2
 8018dcc:	f7f8 fe42 	bl	8011a54 <lwip_htons>
 8018dd0:	4603      	mov	r3, r0
 8018dd2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018dd4:	68bb      	ldr	r3, [r7, #8]
 8018dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018dd8:	68ba      	ldr	r2, [r7, #8]
 8018dda:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8018ddc:	441a      	add	r2, r3
 8018dde:	68bb      	ldr	r3, [r7, #8]
 8018de0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8018de2:	68fb      	ldr	r3, [r7, #12]
 8018de4:	68db      	ldr	r3, [r3, #12]
 8018de6:	3314      	adds	r3, #20
 8018de8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8018dea:	68fb      	ldr	r3, [r7, #12]
 8018dec:	7a9b      	ldrb	r3, [r3, #10]
 8018dee:	f003 0301 	and.w	r3, r3, #1
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d015      	beq.n	8018e22 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8018df6:	68bb      	ldr	r3, [r7, #8]
 8018df8:	3304      	adds	r3, #4
 8018dfa:	461a      	mov	r2, r3
 8018dfc:	6879      	ldr	r1, [r7, #4]
 8018dfe:	f44f 7006 	mov.w	r0, #536	; 0x218
 8018e02:	f7fc fa37 	bl	8015274 <tcp_eff_send_mss_netif>
 8018e06:	4603      	mov	r3, r0
 8018e08:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018e0a:	8b7b      	ldrh	r3, [r7, #26]
 8018e0c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8018e10:	4618      	mov	r0, r3
 8018e12:	f7f8 fe34 	bl	8011a7e <lwip_htonl>
 8018e16:	4602      	mov	r2, r0
 8018e18:	69fb      	ldr	r3, [r7, #28]
 8018e1a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018e1c:	69fb      	ldr	r3, [r7, #28]
 8018e1e:	3304      	adds	r3, #4
 8018e20:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8018e22:	68bb      	ldr	r3, [r7, #8]
 8018e24:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018e28:	2b00      	cmp	r3, #0
 8018e2a:	da02      	bge.n	8018e32 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018e2c:	68bb      	ldr	r3, [r7, #8]
 8018e2e:	2200      	movs	r2, #0
 8018e30:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8018e32:	68bb      	ldr	r3, [r7, #8]
 8018e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018e36:	2b00      	cmp	r3, #0
 8018e38:	d10c      	bne.n	8018e54 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018e3a:	4b34      	ldr	r3, [pc, #208]	; (8018f0c <tcp_output_segment+0x1b4>)
 8018e3c:	681a      	ldr	r2, [r3, #0]
 8018e3e:	68bb      	ldr	r3, [r7, #8]
 8018e40:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8018e42:	68fb      	ldr	r3, [r7, #12]
 8018e44:	68db      	ldr	r3, [r3, #12]
 8018e46:	685b      	ldr	r3, [r3, #4]
 8018e48:	4618      	mov	r0, r3
 8018e4a:	f7f8 fe18 	bl	8011a7e <lwip_htonl>
 8018e4e:	4602      	mov	r2, r0
 8018e50:	68bb      	ldr	r3, [r7, #8]
 8018e52:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8018e54:	68fb      	ldr	r3, [r7, #12]
 8018e56:	68da      	ldr	r2, [r3, #12]
 8018e58:	68fb      	ldr	r3, [r7, #12]
 8018e5a:	685b      	ldr	r3, [r3, #4]
 8018e5c:	685b      	ldr	r3, [r3, #4]
 8018e5e:	1ad3      	subs	r3, r2, r3
 8018e60:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8018e62:	68fb      	ldr	r3, [r7, #12]
 8018e64:	685b      	ldr	r3, [r3, #4]
 8018e66:	8959      	ldrh	r1, [r3, #10]
 8018e68:	68fb      	ldr	r3, [r7, #12]
 8018e6a:	685b      	ldr	r3, [r3, #4]
 8018e6c:	8b3a      	ldrh	r2, [r7, #24]
 8018e6e:	1a8a      	subs	r2, r1, r2
 8018e70:	b292      	uxth	r2, r2
 8018e72:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8018e74:	68fb      	ldr	r3, [r7, #12]
 8018e76:	685b      	ldr	r3, [r3, #4]
 8018e78:	8919      	ldrh	r1, [r3, #8]
 8018e7a:	68fb      	ldr	r3, [r7, #12]
 8018e7c:	685b      	ldr	r3, [r3, #4]
 8018e7e:	8b3a      	ldrh	r2, [r7, #24]
 8018e80:	1a8a      	subs	r2, r1, r2
 8018e82:	b292      	uxth	r2, r2
 8018e84:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8018e86:	68fb      	ldr	r3, [r7, #12]
 8018e88:	685b      	ldr	r3, [r3, #4]
 8018e8a:	68fa      	ldr	r2, [r7, #12]
 8018e8c:	68d2      	ldr	r2, [r2, #12]
 8018e8e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8018e90:	68fb      	ldr	r3, [r7, #12]
 8018e92:	68db      	ldr	r3, [r3, #12]
 8018e94:	2200      	movs	r2, #0
 8018e96:	741a      	strb	r2, [r3, #16]
 8018e98:	2200      	movs	r2, #0
 8018e9a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8018e9c:	68fb      	ldr	r3, [r7, #12]
 8018e9e:	68db      	ldr	r3, [r3, #12]
 8018ea0:	f103 0214 	add.w	r2, r3, #20
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	7a9b      	ldrb	r3, [r3, #10]
 8018ea8:	009b      	lsls	r3, r3, #2
 8018eaa:	f003 0304 	and.w	r3, r3, #4
 8018eae:	4413      	add	r3, r2
 8018eb0:	69fa      	ldr	r2, [r7, #28]
 8018eb2:	429a      	cmp	r2, r3
 8018eb4:	d006      	beq.n	8018ec4 <tcp_output_segment+0x16c>
 8018eb6:	4b10      	ldr	r3, [pc, #64]	; (8018ef8 <tcp_output_segment+0x1a0>)
 8018eb8:	f240 621c 	movw	r2, #1564	; 0x61c
 8018ebc:	4914      	ldr	r1, [pc, #80]	; (8018f10 <tcp_output_segment+0x1b8>)
 8018ebe:	4810      	ldr	r0, [pc, #64]	; (8018f00 <tcp_output_segment+0x1a8>)
 8018ec0:	f006 feea 	bl	801fc98 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8018ec4:	68fb      	ldr	r3, [r7, #12]
 8018ec6:	6858      	ldr	r0, [r3, #4]
 8018ec8:	68b9      	ldr	r1, [r7, #8]
 8018eca:	68bb      	ldr	r3, [r7, #8]
 8018ecc:	1d1c      	adds	r4, r3, #4
 8018ece:	68bb      	ldr	r3, [r7, #8]
 8018ed0:	7add      	ldrb	r5, [r3, #11]
 8018ed2:	68bb      	ldr	r3, [r7, #8]
 8018ed4:	7a9b      	ldrb	r3, [r3, #10]
 8018ed6:	687a      	ldr	r2, [r7, #4]
 8018ed8:	9202      	str	r2, [sp, #8]
 8018eda:	2206      	movs	r2, #6
 8018edc:	9201      	str	r2, [sp, #4]
 8018ede:	9300      	str	r3, [sp, #0]
 8018ee0:	462b      	mov	r3, r5
 8018ee2:	4622      	mov	r2, r4
 8018ee4:	f004 fc28 	bl	801d738 <ip4_output_if>
 8018ee8:	4603      	mov	r3, r0
 8018eea:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8018eec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018ef0:	4618      	mov	r0, r3
 8018ef2:	3720      	adds	r7, #32
 8018ef4:	46bd      	mov	sp, r7
 8018ef6:	bdb0      	pop	{r4, r5, r7, pc}
 8018ef8:	08023238 	.word	0x08023238
 8018efc:	080237fc 	.word	0x080237fc
 8018f00:	0802328c 	.word	0x0802328c
 8018f04:	0802381c 	.word	0x0802381c
 8018f08:	0802383c 	.word	0x0802383c
 8018f0c:	200139f8 	.word	0x200139f8
 8018f10:	08023860 	.word	0x08023860

08018f14 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018f14:	b5b0      	push	{r4, r5, r7, lr}
 8018f16:	b084      	sub	sp, #16
 8018f18:	af00      	add	r7, sp, #0
 8018f1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d106      	bne.n	8018f30 <tcp_rexmit_rto_prepare+0x1c>
 8018f22:	4b31      	ldr	r3, [pc, #196]	; (8018fe8 <tcp_rexmit_rto_prepare+0xd4>)
 8018f24:	f240 6263 	movw	r2, #1635	; 0x663
 8018f28:	4930      	ldr	r1, [pc, #192]	; (8018fec <tcp_rexmit_rto_prepare+0xd8>)
 8018f2a:	4831      	ldr	r0, [pc, #196]	; (8018ff0 <tcp_rexmit_rto_prepare+0xdc>)
 8018f2c:	f006 feb4 	bl	801fc98 <iprintf>

  if (pcb->unacked == NULL) {
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d102      	bne.n	8018f3e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018f38:	f06f 0305 	mvn.w	r3, #5
 8018f3c:	e050      	b.n	8018fe0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018f42:	60fb      	str	r3, [r7, #12]
 8018f44:	e00b      	b.n	8018f5e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018f46:	68f8      	ldr	r0, [r7, #12]
 8018f48:	f7ff fee6 	bl	8018d18 <tcp_output_segment_busy>
 8018f4c:	4603      	mov	r3, r0
 8018f4e:	2b00      	cmp	r3, #0
 8018f50:	d002      	beq.n	8018f58 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8018f52:	f06f 0305 	mvn.w	r3, #5
 8018f56:	e043      	b.n	8018fe0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018f58:	68fb      	ldr	r3, [r7, #12]
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	60fb      	str	r3, [r7, #12]
 8018f5e:	68fb      	ldr	r3, [r7, #12]
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d1ef      	bne.n	8018f46 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018f66:	68f8      	ldr	r0, [r7, #12]
 8018f68:	f7ff fed6 	bl	8018d18 <tcp_output_segment_busy>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d002      	beq.n	8018f78 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8018f72:	f06f 0305 	mvn.w	r3, #5
 8018f76:	e033      	b.n	8018fe0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8018f78:	687b      	ldr	r3, [r7, #4]
 8018f7a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8018f7c:	68fb      	ldr	r3, [r7, #12]
 8018f7e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	2200      	movs	r2, #0
 8018f8c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8018f8e:	687b      	ldr	r3, [r7, #4]
 8018f90:	8b5b      	ldrh	r3, [r3, #26]
 8018f92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8018f96:	b29a      	uxth	r2, r3
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018f9c:	68fb      	ldr	r3, [r7, #12]
 8018f9e:	68db      	ldr	r3, [r3, #12]
 8018fa0:	685b      	ldr	r3, [r3, #4]
 8018fa2:	4618      	mov	r0, r3
 8018fa4:	f7f8 fd6b 	bl	8011a7e <lwip_htonl>
 8018fa8:	4604      	mov	r4, r0
 8018faa:	68fb      	ldr	r3, [r7, #12]
 8018fac:	891b      	ldrh	r3, [r3, #8]
 8018fae:	461d      	mov	r5, r3
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	68db      	ldr	r3, [r3, #12]
 8018fb4:	899b      	ldrh	r3, [r3, #12]
 8018fb6:	b29b      	uxth	r3, r3
 8018fb8:	4618      	mov	r0, r3
 8018fba:	f7f8 fd4b 	bl	8011a54 <lwip_htons>
 8018fbe:	4603      	mov	r3, r0
 8018fc0:	b2db      	uxtb	r3, r3
 8018fc2:	f003 0303 	and.w	r3, r3, #3
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d001      	beq.n	8018fce <tcp_rexmit_rto_prepare+0xba>
 8018fca:	2301      	movs	r3, #1
 8018fcc:	e000      	b.n	8018fd0 <tcp_rexmit_rto_prepare+0xbc>
 8018fce:	2300      	movs	r3, #0
 8018fd0:	442b      	add	r3, r5
 8018fd2:	18e2      	adds	r2, r4, r3
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	2200      	movs	r2, #0
 8018fdc:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8018fde:	2300      	movs	r3, #0
}
 8018fe0:	4618      	mov	r0, r3
 8018fe2:	3710      	adds	r7, #16
 8018fe4:	46bd      	mov	sp, r7
 8018fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8018fe8:	08023238 	.word	0x08023238
 8018fec:	08023874 	.word	0x08023874
 8018ff0:	0802328c 	.word	0x0802328c

08018ff4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8018ff4:	b580      	push	{r7, lr}
 8018ff6:	b082      	sub	sp, #8
 8018ff8:	af00      	add	r7, sp, #0
 8018ffa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8018ffc:	687b      	ldr	r3, [r7, #4]
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d106      	bne.n	8019010 <tcp_rexmit_rto_commit+0x1c>
 8019002:	4b0d      	ldr	r3, [pc, #52]	; (8019038 <tcp_rexmit_rto_commit+0x44>)
 8019004:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8019008:	490c      	ldr	r1, [pc, #48]	; (801903c <tcp_rexmit_rto_commit+0x48>)
 801900a:	480d      	ldr	r0, [pc, #52]	; (8019040 <tcp_rexmit_rto_commit+0x4c>)
 801900c:	f006 fe44 	bl	801fc98 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019016:	2bff      	cmp	r3, #255	; 0xff
 8019018:	d007      	beq.n	801902a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019020:	3301      	adds	r3, #1
 8019022:	b2da      	uxtb	r2, r3
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801902a:	6878      	ldr	r0, [r7, #4]
 801902c:	f7ff fc80 	bl	8018930 <tcp_output>
}
 8019030:	bf00      	nop
 8019032:	3708      	adds	r7, #8
 8019034:	46bd      	mov	sp, r7
 8019036:	bd80      	pop	{r7, pc}
 8019038:	08023238 	.word	0x08023238
 801903c:	08023898 	.word	0x08023898
 8019040:	0802328c 	.word	0x0802328c

08019044 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019044:	b580      	push	{r7, lr}
 8019046:	b082      	sub	sp, #8
 8019048:	af00      	add	r7, sp, #0
 801904a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801904c:	687b      	ldr	r3, [r7, #4]
 801904e:	2b00      	cmp	r3, #0
 8019050:	d106      	bne.n	8019060 <tcp_rexmit_rto+0x1c>
 8019052:	4b0a      	ldr	r3, [pc, #40]	; (801907c <tcp_rexmit_rto+0x38>)
 8019054:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8019058:	4909      	ldr	r1, [pc, #36]	; (8019080 <tcp_rexmit_rto+0x3c>)
 801905a:	480a      	ldr	r0, [pc, #40]	; (8019084 <tcp_rexmit_rto+0x40>)
 801905c:	f006 fe1c 	bl	801fc98 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019060:	6878      	ldr	r0, [r7, #4]
 8019062:	f7ff ff57 	bl	8018f14 <tcp_rexmit_rto_prepare>
 8019066:	4603      	mov	r3, r0
 8019068:	2b00      	cmp	r3, #0
 801906a:	d102      	bne.n	8019072 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801906c:	6878      	ldr	r0, [r7, #4]
 801906e:	f7ff ffc1 	bl	8018ff4 <tcp_rexmit_rto_commit>
  }
}
 8019072:	bf00      	nop
 8019074:	3708      	adds	r7, #8
 8019076:	46bd      	mov	sp, r7
 8019078:	bd80      	pop	{r7, pc}
 801907a:	bf00      	nop
 801907c:	08023238 	.word	0x08023238
 8019080:	080238bc 	.word	0x080238bc
 8019084:	0802328c 	.word	0x0802328c

08019088 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019088:	b590      	push	{r4, r7, lr}
 801908a:	b085      	sub	sp, #20
 801908c:	af00      	add	r7, sp, #0
 801908e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019090:	687b      	ldr	r3, [r7, #4]
 8019092:	2b00      	cmp	r3, #0
 8019094:	d106      	bne.n	80190a4 <tcp_rexmit+0x1c>
 8019096:	4b2f      	ldr	r3, [pc, #188]	; (8019154 <tcp_rexmit+0xcc>)
 8019098:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801909c:	492e      	ldr	r1, [pc, #184]	; (8019158 <tcp_rexmit+0xd0>)
 801909e:	482f      	ldr	r0, [pc, #188]	; (801915c <tcp_rexmit+0xd4>)
 80190a0:	f006 fdfa 	bl	801fc98 <iprintf>

  if (pcb->unacked == NULL) {
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d102      	bne.n	80190b2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80190ac:	f06f 0305 	mvn.w	r3, #5
 80190b0:	e04c      	b.n	801914c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80190b6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80190b8:	68b8      	ldr	r0, [r7, #8]
 80190ba:	f7ff fe2d 	bl	8018d18 <tcp_output_segment_busy>
 80190be:	4603      	mov	r3, r0
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d002      	beq.n	80190ca <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80190c4:	f06f 0305 	mvn.w	r3, #5
 80190c8:	e040      	b.n	801914c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80190ca:	68bb      	ldr	r3, [r7, #8]
 80190cc:	681a      	ldr	r2, [r3, #0]
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	336c      	adds	r3, #108	; 0x6c
 80190d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80190d8:	e002      	b.n	80190e0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80190da:	68fb      	ldr	r3, [r7, #12]
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80190e0:	68fb      	ldr	r3, [r7, #12]
 80190e2:	681b      	ldr	r3, [r3, #0]
 80190e4:	2b00      	cmp	r3, #0
 80190e6:	d011      	beq.n	801910c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80190e8:	68fb      	ldr	r3, [r7, #12]
 80190ea:	681b      	ldr	r3, [r3, #0]
 80190ec:	68db      	ldr	r3, [r3, #12]
 80190ee:	685b      	ldr	r3, [r3, #4]
 80190f0:	4618      	mov	r0, r3
 80190f2:	f7f8 fcc4 	bl	8011a7e <lwip_htonl>
 80190f6:	4604      	mov	r4, r0
 80190f8:	68bb      	ldr	r3, [r7, #8]
 80190fa:	68db      	ldr	r3, [r3, #12]
 80190fc:	685b      	ldr	r3, [r3, #4]
 80190fe:	4618      	mov	r0, r3
 8019100:	f7f8 fcbd 	bl	8011a7e <lwip_htonl>
 8019104:	4603      	mov	r3, r0
 8019106:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019108:	2b00      	cmp	r3, #0
 801910a:	dbe6      	blt.n	80190da <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801910c:	68fb      	ldr	r3, [r7, #12]
 801910e:	681a      	ldr	r2, [r3, #0]
 8019110:	68bb      	ldr	r3, [r7, #8]
 8019112:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019114:	68fb      	ldr	r3, [r7, #12]
 8019116:	68ba      	ldr	r2, [r7, #8]
 8019118:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801911a:	68bb      	ldr	r3, [r7, #8]
 801911c:	681b      	ldr	r3, [r3, #0]
 801911e:	2b00      	cmp	r3, #0
 8019120:	d103      	bne.n	801912a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	2200      	movs	r2, #0
 8019126:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019130:	2bff      	cmp	r3, #255	; 0xff
 8019132:	d007      	beq.n	8019144 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019134:	687b      	ldr	r3, [r7, #4]
 8019136:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801913a:	3301      	adds	r3, #1
 801913c:	b2da      	uxtb	r2, r3
 801913e:	687b      	ldr	r3, [r7, #4]
 8019140:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	2200      	movs	r2, #0
 8019148:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801914a:	2300      	movs	r3, #0
}
 801914c:	4618      	mov	r0, r3
 801914e:	3714      	adds	r7, #20
 8019150:	46bd      	mov	sp, r7
 8019152:	bd90      	pop	{r4, r7, pc}
 8019154:	08023238 	.word	0x08023238
 8019158:	080238d8 	.word	0x080238d8
 801915c:	0802328c 	.word	0x0802328c

08019160 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019160:	b580      	push	{r7, lr}
 8019162:	b082      	sub	sp, #8
 8019164:	af00      	add	r7, sp, #0
 8019166:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019168:	687b      	ldr	r3, [r7, #4]
 801916a:	2b00      	cmp	r3, #0
 801916c:	d106      	bne.n	801917c <tcp_rexmit_fast+0x1c>
 801916e:	4b2a      	ldr	r3, [pc, #168]	; (8019218 <tcp_rexmit_fast+0xb8>)
 8019170:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019174:	4929      	ldr	r1, [pc, #164]	; (801921c <tcp_rexmit_fast+0xbc>)
 8019176:	482a      	ldr	r0, [pc, #168]	; (8019220 <tcp_rexmit_fast+0xc0>)
 8019178:	f006 fd8e 	bl	801fc98 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019180:	2b00      	cmp	r3, #0
 8019182:	d044      	beq.n	801920e <tcp_rexmit_fast+0xae>
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	8b5b      	ldrh	r3, [r3, #26]
 8019188:	f003 0304 	and.w	r3, r3, #4
 801918c:	2b00      	cmp	r3, #0
 801918e:	d13e      	bne.n	801920e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019190:	6878      	ldr	r0, [r7, #4]
 8019192:	f7ff ff79 	bl	8019088 <tcp_rexmit>
 8019196:	4603      	mov	r3, r0
 8019198:	2b00      	cmp	r3, #0
 801919a:	d138      	bne.n	801920e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80191a2:	687b      	ldr	r3, [r7, #4]
 80191a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80191a8:	4293      	cmp	r3, r2
 80191aa:	bf28      	it	cs
 80191ac:	4613      	movcs	r3, r2
 80191ae:	b29b      	uxth	r3, r3
 80191b0:	0fda      	lsrs	r2, r3, #31
 80191b2:	4413      	add	r3, r2
 80191b4:	105b      	asrs	r3, r3, #1
 80191b6:	b29a      	uxth	r2, r3
 80191b8:	687b      	ldr	r3, [r7, #4]
 80191ba:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80191be:	687b      	ldr	r3, [r7, #4]
 80191c0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80191c4:	461a      	mov	r2, r3
 80191c6:	687b      	ldr	r3, [r7, #4]
 80191c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80191ca:	005b      	lsls	r3, r3, #1
 80191cc:	429a      	cmp	r2, r3
 80191ce:	d206      	bcs.n	80191de <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80191d4:	005b      	lsls	r3, r3, #1
 80191d6:	b29a      	uxth	r2, r3
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80191de:	687b      	ldr	r3, [r7, #4]
 80191e0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80191e4:	687b      	ldr	r3, [r7, #4]
 80191e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80191e8:	4619      	mov	r1, r3
 80191ea:	0049      	lsls	r1, r1, #1
 80191ec:	440b      	add	r3, r1
 80191ee:	b29b      	uxth	r3, r3
 80191f0:	4413      	add	r3, r2
 80191f2:	b29a      	uxth	r2, r3
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	8b5b      	ldrh	r3, [r3, #26]
 80191fe:	f043 0304 	orr.w	r3, r3, #4
 8019202:	b29a      	uxth	r2, r3
 8019204:	687b      	ldr	r3, [r7, #4]
 8019206:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019208:	687b      	ldr	r3, [r7, #4]
 801920a:	2200      	movs	r2, #0
 801920c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801920e:	bf00      	nop
 8019210:	3708      	adds	r7, #8
 8019212:	46bd      	mov	sp, r7
 8019214:	bd80      	pop	{r7, pc}
 8019216:	bf00      	nop
 8019218:	08023238 	.word	0x08023238
 801921c:	080238f0 	.word	0x080238f0
 8019220:	0802328c 	.word	0x0802328c

08019224 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019224:	b580      	push	{r7, lr}
 8019226:	b086      	sub	sp, #24
 8019228:	af00      	add	r7, sp, #0
 801922a:	60f8      	str	r0, [r7, #12]
 801922c:	607b      	str	r3, [r7, #4]
 801922e:	460b      	mov	r3, r1
 8019230:	817b      	strh	r3, [r7, #10]
 8019232:	4613      	mov	r3, r2
 8019234:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019236:	897a      	ldrh	r2, [r7, #10]
 8019238:	893b      	ldrh	r3, [r7, #8]
 801923a:	4413      	add	r3, r2
 801923c:	b29b      	uxth	r3, r3
 801923e:	3314      	adds	r3, #20
 8019240:	b29b      	uxth	r3, r3
 8019242:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019246:	4619      	mov	r1, r3
 8019248:	2022      	movs	r0, #34	; 0x22
 801924a:	f7f9 fcd7 	bl	8012bfc <pbuf_alloc>
 801924e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019250:	697b      	ldr	r3, [r7, #20]
 8019252:	2b00      	cmp	r3, #0
 8019254:	d04d      	beq.n	80192f2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019256:	897b      	ldrh	r3, [r7, #10]
 8019258:	3313      	adds	r3, #19
 801925a:	697a      	ldr	r2, [r7, #20]
 801925c:	8952      	ldrh	r2, [r2, #10]
 801925e:	4293      	cmp	r3, r2
 8019260:	db06      	blt.n	8019270 <tcp_output_alloc_header_common+0x4c>
 8019262:	4b26      	ldr	r3, [pc, #152]	; (80192fc <tcp_output_alloc_header_common+0xd8>)
 8019264:	f240 7223 	movw	r2, #1827	; 0x723
 8019268:	4925      	ldr	r1, [pc, #148]	; (8019300 <tcp_output_alloc_header_common+0xdc>)
 801926a:	4826      	ldr	r0, [pc, #152]	; (8019304 <tcp_output_alloc_header_common+0xe0>)
 801926c:	f006 fd14 	bl	801fc98 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019270:	697b      	ldr	r3, [r7, #20]
 8019272:	685b      	ldr	r3, [r3, #4]
 8019274:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019276:	8c3b      	ldrh	r3, [r7, #32]
 8019278:	4618      	mov	r0, r3
 801927a:	f7f8 fbeb 	bl	8011a54 <lwip_htons>
 801927e:	4603      	mov	r3, r0
 8019280:	461a      	mov	r2, r3
 8019282:	693b      	ldr	r3, [r7, #16]
 8019284:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019286:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019288:	4618      	mov	r0, r3
 801928a:	f7f8 fbe3 	bl	8011a54 <lwip_htons>
 801928e:	4603      	mov	r3, r0
 8019290:	461a      	mov	r2, r3
 8019292:	693b      	ldr	r3, [r7, #16]
 8019294:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019296:	693b      	ldr	r3, [r7, #16]
 8019298:	687a      	ldr	r2, [r7, #4]
 801929a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801929c:	68f8      	ldr	r0, [r7, #12]
 801929e:	f7f8 fbee 	bl	8011a7e <lwip_htonl>
 80192a2:	4602      	mov	r2, r0
 80192a4:	693b      	ldr	r3, [r7, #16]
 80192a6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80192a8:	897b      	ldrh	r3, [r7, #10]
 80192aa:	089b      	lsrs	r3, r3, #2
 80192ac:	b29b      	uxth	r3, r3
 80192ae:	3305      	adds	r3, #5
 80192b0:	b29b      	uxth	r3, r3
 80192b2:	031b      	lsls	r3, r3, #12
 80192b4:	b29a      	uxth	r2, r3
 80192b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80192ba:	b29b      	uxth	r3, r3
 80192bc:	4313      	orrs	r3, r2
 80192be:	b29b      	uxth	r3, r3
 80192c0:	4618      	mov	r0, r3
 80192c2:	f7f8 fbc7 	bl	8011a54 <lwip_htons>
 80192c6:	4603      	mov	r3, r0
 80192c8:	461a      	mov	r2, r3
 80192ca:	693b      	ldr	r3, [r7, #16]
 80192cc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80192ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80192d0:	4618      	mov	r0, r3
 80192d2:	f7f8 fbbf 	bl	8011a54 <lwip_htons>
 80192d6:	4603      	mov	r3, r0
 80192d8:	461a      	mov	r2, r3
 80192da:	693b      	ldr	r3, [r7, #16]
 80192dc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80192de:	693b      	ldr	r3, [r7, #16]
 80192e0:	2200      	movs	r2, #0
 80192e2:	741a      	strb	r2, [r3, #16]
 80192e4:	2200      	movs	r2, #0
 80192e6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80192e8:	693b      	ldr	r3, [r7, #16]
 80192ea:	2200      	movs	r2, #0
 80192ec:	749a      	strb	r2, [r3, #18]
 80192ee:	2200      	movs	r2, #0
 80192f0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80192f2:	697b      	ldr	r3, [r7, #20]
}
 80192f4:	4618      	mov	r0, r3
 80192f6:	3718      	adds	r7, #24
 80192f8:	46bd      	mov	sp, r7
 80192fa:	bd80      	pop	{r7, pc}
 80192fc:	08023238 	.word	0x08023238
 8019300:	08023910 	.word	0x08023910
 8019304:	0802328c 	.word	0x0802328c

08019308 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019308:	b5b0      	push	{r4, r5, r7, lr}
 801930a:	b08a      	sub	sp, #40	; 0x28
 801930c:	af04      	add	r7, sp, #16
 801930e:	60f8      	str	r0, [r7, #12]
 8019310:	607b      	str	r3, [r7, #4]
 8019312:	460b      	mov	r3, r1
 8019314:	817b      	strh	r3, [r7, #10]
 8019316:	4613      	mov	r3, r2
 8019318:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801931a:	68fb      	ldr	r3, [r7, #12]
 801931c:	2b00      	cmp	r3, #0
 801931e:	d106      	bne.n	801932e <tcp_output_alloc_header+0x26>
 8019320:	4b15      	ldr	r3, [pc, #84]	; (8019378 <tcp_output_alloc_header+0x70>)
 8019322:	f240 7242 	movw	r2, #1858	; 0x742
 8019326:	4915      	ldr	r1, [pc, #84]	; (801937c <tcp_output_alloc_header+0x74>)
 8019328:	4815      	ldr	r0, [pc, #84]	; (8019380 <tcp_output_alloc_header+0x78>)
 801932a:	f006 fcb5 	bl	801fc98 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801932e:	68fb      	ldr	r3, [r7, #12]
 8019330:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019332:	68fb      	ldr	r3, [r7, #12]
 8019334:	8adb      	ldrh	r3, [r3, #22]
 8019336:	68fa      	ldr	r2, [r7, #12]
 8019338:	8b12      	ldrh	r2, [r2, #24]
 801933a:	68f9      	ldr	r1, [r7, #12]
 801933c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801933e:	893d      	ldrh	r5, [r7, #8]
 8019340:	897c      	ldrh	r4, [r7, #10]
 8019342:	9103      	str	r1, [sp, #12]
 8019344:	2110      	movs	r1, #16
 8019346:	9102      	str	r1, [sp, #8]
 8019348:	9201      	str	r2, [sp, #4]
 801934a:	9300      	str	r3, [sp, #0]
 801934c:	687b      	ldr	r3, [r7, #4]
 801934e:	462a      	mov	r2, r5
 8019350:	4621      	mov	r1, r4
 8019352:	f7ff ff67 	bl	8019224 <tcp_output_alloc_header_common>
 8019356:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019358:	697b      	ldr	r3, [r7, #20]
 801935a:	2b00      	cmp	r3, #0
 801935c:	d006      	beq.n	801936c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801935e:	68fb      	ldr	r3, [r7, #12]
 8019360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019362:	68fa      	ldr	r2, [r7, #12]
 8019364:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019366:	441a      	add	r2, r3
 8019368:	68fb      	ldr	r3, [r7, #12]
 801936a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801936c:	697b      	ldr	r3, [r7, #20]
}
 801936e:	4618      	mov	r0, r3
 8019370:	3718      	adds	r7, #24
 8019372:	46bd      	mov	sp, r7
 8019374:	bdb0      	pop	{r4, r5, r7, pc}
 8019376:	bf00      	nop
 8019378:	08023238 	.word	0x08023238
 801937c:	08023940 	.word	0x08023940
 8019380:	0802328c 	.word	0x0802328c

08019384 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019384:	b580      	push	{r7, lr}
 8019386:	b088      	sub	sp, #32
 8019388:	af00      	add	r7, sp, #0
 801938a:	60f8      	str	r0, [r7, #12]
 801938c:	60b9      	str	r1, [r7, #8]
 801938e:	4611      	mov	r1, r2
 8019390:	461a      	mov	r2, r3
 8019392:	460b      	mov	r3, r1
 8019394:	71fb      	strb	r3, [r7, #7]
 8019396:	4613      	mov	r3, r2
 8019398:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801939a:	2300      	movs	r3, #0
 801939c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801939e:	68bb      	ldr	r3, [r7, #8]
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d106      	bne.n	80193b2 <tcp_output_fill_options+0x2e>
 80193a4:	4b13      	ldr	r3, [pc, #76]	; (80193f4 <tcp_output_fill_options+0x70>)
 80193a6:	f240 7256 	movw	r2, #1878	; 0x756
 80193aa:	4913      	ldr	r1, [pc, #76]	; (80193f8 <tcp_output_fill_options+0x74>)
 80193ac:	4813      	ldr	r0, [pc, #76]	; (80193fc <tcp_output_fill_options+0x78>)
 80193ae:	f006 fc73 	bl	801fc98 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80193b2:	68bb      	ldr	r3, [r7, #8]
 80193b4:	685b      	ldr	r3, [r3, #4]
 80193b6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80193b8:	69bb      	ldr	r3, [r7, #24]
 80193ba:	3314      	adds	r3, #20
 80193bc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80193be:	69bb      	ldr	r3, [r7, #24]
 80193c0:	f103 0214 	add.w	r2, r3, #20
 80193c4:	8bfb      	ldrh	r3, [r7, #30]
 80193c6:	009b      	lsls	r3, r3, #2
 80193c8:	4619      	mov	r1, r3
 80193ca:	79fb      	ldrb	r3, [r7, #7]
 80193cc:	009b      	lsls	r3, r3, #2
 80193ce:	f003 0304 	and.w	r3, r3, #4
 80193d2:	440b      	add	r3, r1
 80193d4:	4413      	add	r3, r2
 80193d6:	697a      	ldr	r2, [r7, #20]
 80193d8:	429a      	cmp	r2, r3
 80193da:	d006      	beq.n	80193ea <tcp_output_fill_options+0x66>
 80193dc:	4b05      	ldr	r3, [pc, #20]	; (80193f4 <tcp_output_fill_options+0x70>)
 80193de:	f240 7275 	movw	r2, #1909	; 0x775
 80193e2:	4907      	ldr	r1, [pc, #28]	; (8019400 <tcp_output_fill_options+0x7c>)
 80193e4:	4805      	ldr	r0, [pc, #20]	; (80193fc <tcp_output_fill_options+0x78>)
 80193e6:	f006 fc57 	bl	801fc98 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80193ea:	bf00      	nop
 80193ec:	3720      	adds	r7, #32
 80193ee:	46bd      	mov	sp, r7
 80193f0:	bd80      	pop	{r7, pc}
 80193f2:	bf00      	nop
 80193f4:	08023238 	.word	0x08023238
 80193f8:	08023968 	.word	0x08023968
 80193fc:	0802328c 	.word	0x0802328c
 8019400:	08023860 	.word	0x08023860

08019404 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019404:	b580      	push	{r7, lr}
 8019406:	b08a      	sub	sp, #40	; 0x28
 8019408:	af04      	add	r7, sp, #16
 801940a:	60f8      	str	r0, [r7, #12]
 801940c:	60b9      	str	r1, [r7, #8]
 801940e:	607a      	str	r2, [r7, #4]
 8019410:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019412:	68bb      	ldr	r3, [r7, #8]
 8019414:	2b00      	cmp	r3, #0
 8019416:	d106      	bne.n	8019426 <tcp_output_control_segment+0x22>
 8019418:	4b1c      	ldr	r3, [pc, #112]	; (801948c <tcp_output_control_segment+0x88>)
 801941a:	f240 7287 	movw	r2, #1927	; 0x787
 801941e:	491c      	ldr	r1, [pc, #112]	; (8019490 <tcp_output_control_segment+0x8c>)
 8019420:	481c      	ldr	r0, [pc, #112]	; (8019494 <tcp_output_control_segment+0x90>)
 8019422:	f006 fc39 	bl	801fc98 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019426:	683a      	ldr	r2, [r7, #0]
 8019428:	6879      	ldr	r1, [r7, #4]
 801942a:	68f8      	ldr	r0, [r7, #12]
 801942c:	f7fe fae8 	bl	8017a00 <tcp_route>
 8019430:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019432:	693b      	ldr	r3, [r7, #16]
 8019434:	2b00      	cmp	r3, #0
 8019436:	d102      	bne.n	801943e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019438:	23fc      	movs	r3, #252	; 0xfc
 801943a:	75fb      	strb	r3, [r7, #23]
 801943c:	e01c      	b.n	8019478 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801943e:	68fb      	ldr	r3, [r7, #12]
 8019440:	2b00      	cmp	r3, #0
 8019442:	d006      	beq.n	8019452 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019444:	68fb      	ldr	r3, [r7, #12]
 8019446:	7adb      	ldrb	r3, [r3, #11]
 8019448:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801944a:	68fb      	ldr	r3, [r7, #12]
 801944c:	7a9b      	ldrb	r3, [r3, #10]
 801944e:	757b      	strb	r3, [r7, #21]
 8019450:	e003      	b.n	801945a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019452:	23ff      	movs	r3, #255	; 0xff
 8019454:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019456:	2300      	movs	r3, #0
 8019458:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801945a:	7dba      	ldrb	r2, [r7, #22]
 801945c:	693b      	ldr	r3, [r7, #16]
 801945e:	9302      	str	r3, [sp, #8]
 8019460:	2306      	movs	r3, #6
 8019462:	9301      	str	r3, [sp, #4]
 8019464:	7d7b      	ldrb	r3, [r7, #21]
 8019466:	9300      	str	r3, [sp, #0]
 8019468:	4613      	mov	r3, r2
 801946a:	683a      	ldr	r2, [r7, #0]
 801946c:	6879      	ldr	r1, [r7, #4]
 801946e:	68b8      	ldr	r0, [r7, #8]
 8019470:	f004 f962 	bl	801d738 <ip4_output_if>
 8019474:	4603      	mov	r3, r0
 8019476:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019478:	68b8      	ldr	r0, [r7, #8]
 801947a:	f7f9 fea3 	bl	80131c4 <pbuf_free>
  return err;
 801947e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019482:	4618      	mov	r0, r3
 8019484:	3718      	adds	r7, #24
 8019486:	46bd      	mov	sp, r7
 8019488:	bd80      	pop	{r7, pc}
 801948a:	bf00      	nop
 801948c:	08023238 	.word	0x08023238
 8019490:	08023990 	.word	0x08023990
 8019494:	0802328c 	.word	0x0802328c

08019498 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019498:	b590      	push	{r4, r7, lr}
 801949a:	b08b      	sub	sp, #44	; 0x2c
 801949c:	af04      	add	r7, sp, #16
 801949e:	60f8      	str	r0, [r7, #12]
 80194a0:	60b9      	str	r1, [r7, #8]
 80194a2:	607a      	str	r2, [r7, #4]
 80194a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80194a6:	683b      	ldr	r3, [r7, #0]
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d106      	bne.n	80194ba <tcp_rst+0x22>
 80194ac:	4b1f      	ldr	r3, [pc, #124]	; (801952c <tcp_rst+0x94>)
 80194ae:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80194b2:	491f      	ldr	r1, [pc, #124]	; (8019530 <tcp_rst+0x98>)
 80194b4:	481f      	ldr	r0, [pc, #124]	; (8019534 <tcp_rst+0x9c>)
 80194b6:	f006 fbef 	bl	801fc98 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80194ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d106      	bne.n	80194ce <tcp_rst+0x36>
 80194c0:	4b1a      	ldr	r3, [pc, #104]	; (801952c <tcp_rst+0x94>)
 80194c2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80194c6:	491c      	ldr	r1, [pc, #112]	; (8019538 <tcp_rst+0xa0>)
 80194c8:	481a      	ldr	r0, [pc, #104]	; (8019534 <tcp_rst+0x9c>)
 80194ca:	f006 fbe5 	bl	801fc98 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80194ce:	2300      	movs	r3, #0
 80194d0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80194d2:	f246 0308 	movw	r3, #24584	; 0x6008
 80194d6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80194d8:	7dfb      	ldrb	r3, [r7, #23]
 80194da:	b29c      	uxth	r4, r3
 80194dc:	68b8      	ldr	r0, [r7, #8]
 80194de:	f7f8 face 	bl	8011a7e <lwip_htonl>
 80194e2:	4602      	mov	r2, r0
 80194e4:	8abb      	ldrh	r3, [r7, #20]
 80194e6:	9303      	str	r3, [sp, #12]
 80194e8:	2314      	movs	r3, #20
 80194ea:	9302      	str	r3, [sp, #8]
 80194ec:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80194ee:	9301      	str	r3, [sp, #4]
 80194f0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80194f2:	9300      	str	r3, [sp, #0]
 80194f4:	4613      	mov	r3, r2
 80194f6:	2200      	movs	r2, #0
 80194f8:	4621      	mov	r1, r4
 80194fa:	6878      	ldr	r0, [r7, #4]
 80194fc:	f7ff fe92 	bl	8019224 <tcp_output_alloc_header_common>
 8019500:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019502:	693b      	ldr	r3, [r7, #16]
 8019504:	2b00      	cmp	r3, #0
 8019506:	d00c      	beq.n	8019522 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019508:	7dfb      	ldrb	r3, [r7, #23]
 801950a:	2200      	movs	r2, #0
 801950c:	6939      	ldr	r1, [r7, #16]
 801950e:	68f8      	ldr	r0, [r7, #12]
 8019510:	f7ff ff38 	bl	8019384 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019516:	683a      	ldr	r2, [r7, #0]
 8019518:	6939      	ldr	r1, [r7, #16]
 801951a:	68f8      	ldr	r0, [r7, #12]
 801951c:	f7ff ff72 	bl	8019404 <tcp_output_control_segment>
 8019520:	e000      	b.n	8019524 <tcp_rst+0x8c>
    return;
 8019522:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019524:	371c      	adds	r7, #28
 8019526:	46bd      	mov	sp, r7
 8019528:	bd90      	pop	{r4, r7, pc}
 801952a:	bf00      	nop
 801952c:	08023238 	.word	0x08023238
 8019530:	080239bc 	.word	0x080239bc
 8019534:	0802328c 	.word	0x0802328c
 8019538:	080239d8 	.word	0x080239d8

0801953c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801953c:	b590      	push	{r4, r7, lr}
 801953e:	b087      	sub	sp, #28
 8019540:	af00      	add	r7, sp, #0
 8019542:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019544:	2300      	movs	r3, #0
 8019546:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019548:	2300      	movs	r3, #0
 801954a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	2b00      	cmp	r3, #0
 8019550:	d106      	bne.n	8019560 <tcp_send_empty_ack+0x24>
 8019552:	4b28      	ldr	r3, [pc, #160]	; (80195f4 <tcp_send_empty_ack+0xb8>)
 8019554:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8019558:	4927      	ldr	r1, [pc, #156]	; (80195f8 <tcp_send_empty_ack+0xbc>)
 801955a:	4828      	ldr	r0, [pc, #160]	; (80195fc <tcp_send_empty_ack+0xc0>)
 801955c:	f006 fb9c 	bl	801fc98 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019560:	7dfb      	ldrb	r3, [r7, #23]
 8019562:	009b      	lsls	r3, r3, #2
 8019564:	b2db      	uxtb	r3, r3
 8019566:	f003 0304 	and.w	r3, r3, #4
 801956a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801956c:	7d7b      	ldrb	r3, [r7, #21]
 801956e:	b29c      	uxth	r4, r3
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019574:	4618      	mov	r0, r3
 8019576:	f7f8 fa82 	bl	8011a7e <lwip_htonl>
 801957a:	4603      	mov	r3, r0
 801957c:	2200      	movs	r2, #0
 801957e:	4621      	mov	r1, r4
 8019580:	6878      	ldr	r0, [r7, #4]
 8019582:	f7ff fec1 	bl	8019308 <tcp_output_alloc_header>
 8019586:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019588:	693b      	ldr	r3, [r7, #16]
 801958a:	2b00      	cmp	r3, #0
 801958c:	d109      	bne.n	80195a2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801958e:	687b      	ldr	r3, [r7, #4]
 8019590:	8b5b      	ldrh	r3, [r3, #26]
 8019592:	f043 0303 	orr.w	r3, r3, #3
 8019596:	b29a      	uxth	r2, r3
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801959c:	f06f 0301 	mvn.w	r3, #1
 80195a0:	e023      	b.n	80195ea <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80195a2:	7dbb      	ldrb	r3, [r7, #22]
 80195a4:	7dfa      	ldrb	r2, [r7, #23]
 80195a6:	6939      	ldr	r1, [r7, #16]
 80195a8:	6878      	ldr	r0, [r7, #4]
 80195aa:	f7ff feeb 	bl	8019384 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80195ae:	687a      	ldr	r2, [r7, #4]
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	3304      	adds	r3, #4
 80195b4:	6939      	ldr	r1, [r7, #16]
 80195b6:	6878      	ldr	r0, [r7, #4]
 80195b8:	f7ff ff24 	bl	8019404 <tcp_output_control_segment>
 80195bc:	4603      	mov	r3, r0
 80195be:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80195c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80195c4:	2b00      	cmp	r3, #0
 80195c6:	d007      	beq.n	80195d8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80195c8:	687b      	ldr	r3, [r7, #4]
 80195ca:	8b5b      	ldrh	r3, [r3, #26]
 80195cc:	f043 0303 	orr.w	r3, r3, #3
 80195d0:	b29a      	uxth	r2, r3
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	835a      	strh	r2, [r3, #26]
 80195d6:	e006      	b.n	80195e6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	8b5b      	ldrh	r3, [r3, #26]
 80195dc:	f023 0303 	bic.w	r3, r3, #3
 80195e0:	b29a      	uxth	r2, r3
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80195e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80195ea:	4618      	mov	r0, r3
 80195ec:	371c      	adds	r7, #28
 80195ee:	46bd      	mov	sp, r7
 80195f0:	bd90      	pop	{r4, r7, pc}
 80195f2:	bf00      	nop
 80195f4:	08023238 	.word	0x08023238
 80195f8:	080239f4 	.word	0x080239f4
 80195fc:	0802328c 	.word	0x0802328c

08019600 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019600:	b590      	push	{r4, r7, lr}
 8019602:	b087      	sub	sp, #28
 8019604:	af00      	add	r7, sp, #0
 8019606:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019608:	2300      	movs	r3, #0
 801960a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801960c:	687b      	ldr	r3, [r7, #4]
 801960e:	2b00      	cmp	r3, #0
 8019610:	d106      	bne.n	8019620 <tcp_keepalive+0x20>
 8019612:	4b18      	ldr	r3, [pc, #96]	; (8019674 <tcp_keepalive+0x74>)
 8019614:	f640 0224 	movw	r2, #2084	; 0x824
 8019618:	4917      	ldr	r1, [pc, #92]	; (8019678 <tcp_keepalive+0x78>)
 801961a:	4818      	ldr	r0, [pc, #96]	; (801967c <tcp_keepalive+0x7c>)
 801961c:	f006 fb3c 	bl	801fc98 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019620:	7dfb      	ldrb	r3, [r7, #23]
 8019622:	b29c      	uxth	r4, r3
 8019624:	687b      	ldr	r3, [r7, #4]
 8019626:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019628:	3b01      	subs	r3, #1
 801962a:	4618      	mov	r0, r3
 801962c:	f7f8 fa27 	bl	8011a7e <lwip_htonl>
 8019630:	4603      	mov	r3, r0
 8019632:	2200      	movs	r2, #0
 8019634:	4621      	mov	r1, r4
 8019636:	6878      	ldr	r0, [r7, #4]
 8019638:	f7ff fe66 	bl	8019308 <tcp_output_alloc_header>
 801963c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801963e:	693b      	ldr	r3, [r7, #16]
 8019640:	2b00      	cmp	r3, #0
 8019642:	d102      	bne.n	801964a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019644:	f04f 33ff 	mov.w	r3, #4294967295
 8019648:	e010      	b.n	801966c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801964a:	7dfb      	ldrb	r3, [r7, #23]
 801964c:	2200      	movs	r2, #0
 801964e:	6939      	ldr	r1, [r7, #16]
 8019650:	6878      	ldr	r0, [r7, #4]
 8019652:	f7ff fe97 	bl	8019384 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019656:	687a      	ldr	r2, [r7, #4]
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	3304      	adds	r3, #4
 801965c:	6939      	ldr	r1, [r7, #16]
 801965e:	6878      	ldr	r0, [r7, #4]
 8019660:	f7ff fed0 	bl	8019404 <tcp_output_control_segment>
 8019664:	4603      	mov	r3, r0
 8019666:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019668:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801966c:	4618      	mov	r0, r3
 801966e:	371c      	adds	r7, #28
 8019670:	46bd      	mov	sp, r7
 8019672:	bd90      	pop	{r4, r7, pc}
 8019674:	08023238 	.word	0x08023238
 8019678:	08023a14 	.word	0x08023a14
 801967c:	0802328c 	.word	0x0802328c

08019680 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019680:	b590      	push	{r4, r7, lr}
 8019682:	b08b      	sub	sp, #44	; 0x2c
 8019684:	af00      	add	r7, sp, #0
 8019686:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019688:	2300      	movs	r3, #0
 801968a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801968e:	687b      	ldr	r3, [r7, #4]
 8019690:	2b00      	cmp	r3, #0
 8019692:	d106      	bne.n	80196a2 <tcp_zero_window_probe+0x22>
 8019694:	4b4c      	ldr	r3, [pc, #304]	; (80197c8 <tcp_zero_window_probe+0x148>)
 8019696:	f640 024f 	movw	r2, #2127	; 0x84f
 801969a:	494c      	ldr	r1, [pc, #304]	; (80197cc <tcp_zero_window_probe+0x14c>)
 801969c:	484c      	ldr	r0, [pc, #304]	; (80197d0 <tcp_zero_window_probe+0x150>)
 801969e:	f006 fafb 	bl	801fc98 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80196a6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80196a8:	6a3b      	ldr	r3, [r7, #32]
 80196aa:	2b00      	cmp	r3, #0
 80196ac:	d101      	bne.n	80196b2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80196ae:	2300      	movs	r3, #0
 80196b0:	e086      	b.n	80197c0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80196b8:	2bff      	cmp	r3, #255	; 0xff
 80196ba:	d007      	beq.n	80196cc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80196c2:	3301      	adds	r3, #1
 80196c4:	b2da      	uxtb	r2, r3
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80196cc:	6a3b      	ldr	r3, [r7, #32]
 80196ce:	68db      	ldr	r3, [r3, #12]
 80196d0:	899b      	ldrh	r3, [r3, #12]
 80196d2:	b29b      	uxth	r3, r3
 80196d4:	4618      	mov	r0, r3
 80196d6:	f7f8 f9bd 	bl	8011a54 <lwip_htons>
 80196da:	4603      	mov	r3, r0
 80196dc:	b2db      	uxtb	r3, r3
 80196de:	f003 0301 	and.w	r3, r3, #1
 80196e2:	2b00      	cmp	r3, #0
 80196e4:	d005      	beq.n	80196f2 <tcp_zero_window_probe+0x72>
 80196e6:	6a3b      	ldr	r3, [r7, #32]
 80196e8:	891b      	ldrh	r3, [r3, #8]
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	d101      	bne.n	80196f2 <tcp_zero_window_probe+0x72>
 80196ee:	2301      	movs	r3, #1
 80196f0:	e000      	b.n	80196f4 <tcp_zero_window_probe+0x74>
 80196f2:	2300      	movs	r3, #0
 80196f4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80196f6:	7ffb      	ldrb	r3, [r7, #31]
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	bf0c      	ite	eq
 80196fc:	2301      	moveq	r3, #1
 80196fe:	2300      	movne	r3, #0
 8019700:	b2db      	uxtb	r3, r3
 8019702:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019704:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019708:	b299      	uxth	r1, r3
 801970a:	6a3b      	ldr	r3, [r7, #32]
 801970c:	68db      	ldr	r3, [r3, #12]
 801970e:	685b      	ldr	r3, [r3, #4]
 8019710:	8bba      	ldrh	r2, [r7, #28]
 8019712:	6878      	ldr	r0, [r7, #4]
 8019714:	f7ff fdf8 	bl	8019308 <tcp_output_alloc_header>
 8019718:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801971a:	69bb      	ldr	r3, [r7, #24]
 801971c:	2b00      	cmp	r3, #0
 801971e:	d102      	bne.n	8019726 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019720:	f04f 33ff 	mov.w	r3, #4294967295
 8019724:	e04c      	b.n	80197c0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019726:	69bb      	ldr	r3, [r7, #24]
 8019728:	685b      	ldr	r3, [r3, #4]
 801972a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801972c:	7ffb      	ldrb	r3, [r7, #31]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d011      	beq.n	8019756 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019732:	697b      	ldr	r3, [r7, #20]
 8019734:	899b      	ldrh	r3, [r3, #12]
 8019736:	b29b      	uxth	r3, r3
 8019738:	b21b      	sxth	r3, r3
 801973a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801973e:	b21c      	sxth	r4, r3
 8019740:	2011      	movs	r0, #17
 8019742:	f7f8 f987 	bl	8011a54 <lwip_htons>
 8019746:	4603      	mov	r3, r0
 8019748:	b21b      	sxth	r3, r3
 801974a:	4323      	orrs	r3, r4
 801974c:	b21b      	sxth	r3, r3
 801974e:	b29a      	uxth	r2, r3
 8019750:	697b      	ldr	r3, [r7, #20]
 8019752:	819a      	strh	r2, [r3, #12]
 8019754:	e010      	b.n	8019778 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019756:	69bb      	ldr	r3, [r7, #24]
 8019758:	685b      	ldr	r3, [r3, #4]
 801975a:	3314      	adds	r3, #20
 801975c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801975e:	6a3b      	ldr	r3, [r7, #32]
 8019760:	6858      	ldr	r0, [r3, #4]
 8019762:	6a3b      	ldr	r3, [r7, #32]
 8019764:	685b      	ldr	r3, [r3, #4]
 8019766:	891a      	ldrh	r2, [r3, #8]
 8019768:	6a3b      	ldr	r3, [r7, #32]
 801976a:	891b      	ldrh	r3, [r3, #8]
 801976c:	1ad3      	subs	r3, r2, r3
 801976e:	b29b      	uxth	r3, r3
 8019770:	2201      	movs	r2, #1
 8019772:	6939      	ldr	r1, [r7, #16]
 8019774:	f7f9 ff2c 	bl	80135d0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019778:	6a3b      	ldr	r3, [r7, #32]
 801977a:	68db      	ldr	r3, [r3, #12]
 801977c:	685b      	ldr	r3, [r3, #4]
 801977e:	4618      	mov	r0, r3
 8019780:	f7f8 f97d 	bl	8011a7e <lwip_htonl>
 8019784:	4603      	mov	r3, r0
 8019786:	3301      	adds	r3, #1
 8019788:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801978a:	687b      	ldr	r3, [r7, #4]
 801978c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801978e:	68fb      	ldr	r3, [r7, #12]
 8019790:	1ad3      	subs	r3, r2, r3
 8019792:	2b00      	cmp	r3, #0
 8019794:	da02      	bge.n	801979c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019796:	687b      	ldr	r3, [r7, #4]
 8019798:	68fa      	ldr	r2, [r7, #12]
 801979a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801979c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80197a0:	2200      	movs	r2, #0
 80197a2:	69b9      	ldr	r1, [r7, #24]
 80197a4:	6878      	ldr	r0, [r7, #4]
 80197a6:	f7ff fded 	bl	8019384 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80197aa:	687a      	ldr	r2, [r7, #4]
 80197ac:	687b      	ldr	r3, [r7, #4]
 80197ae:	3304      	adds	r3, #4
 80197b0:	69b9      	ldr	r1, [r7, #24]
 80197b2:	6878      	ldr	r0, [r7, #4]
 80197b4:	f7ff fe26 	bl	8019404 <tcp_output_control_segment>
 80197b8:	4603      	mov	r3, r0
 80197ba:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80197bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80197c0:	4618      	mov	r0, r3
 80197c2:	372c      	adds	r7, #44	; 0x2c
 80197c4:	46bd      	mov	sp, r7
 80197c6:	bd90      	pop	{r4, r7, pc}
 80197c8:	08023238 	.word	0x08023238
 80197cc:	08023a30 	.word	0x08023a30
 80197d0:	0802328c 	.word	0x0802328c

080197d4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80197d4:	b580      	push	{r7, lr}
 80197d6:	b082      	sub	sp, #8
 80197d8:	af00      	add	r7, sp, #0
 80197da:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80197dc:	f7f9 ffe6 	bl	80137ac <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80197e0:	4b0a      	ldr	r3, [pc, #40]	; (801980c <tcpip_tcp_timer+0x38>)
 80197e2:	681b      	ldr	r3, [r3, #0]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d103      	bne.n	80197f0 <tcpip_tcp_timer+0x1c>
 80197e8:	4b09      	ldr	r3, [pc, #36]	; (8019810 <tcpip_tcp_timer+0x3c>)
 80197ea:	681b      	ldr	r3, [r3, #0]
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d005      	beq.n	80197fc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80197f0:	2200      	movs	r2, #0
 80197f2:	4908      	ldr	r1, [pc, #32]	; (8019814 <tcpip_tcp_timer+0x40>)
 80197f4:	20fa      	movs	r0, #250	; 0xfa
 80197f6:	f000 f8f3 	bl	80199e0 <sys_timeout>
 80197fa:	e003      	b.n	8019804 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80197fc:	4b06      	ldr	r3, [pc, #24]	; (8019818 <tcpip_tcp_timer+0x44>)
 80197fe:	2200      	movs	r2, #0
 8019800:	601a      	str	r2, [r3, #0]
  }
}
 8019802:	bf00      	nop
 8019804:	bf00      	nop
 8019806:	3708      	adds	r7, #8
 8019808:	46bd      	mov	sp, r7
 801980a:	bd80      	pop	{r7, pc}
 801980c:	200139f4 	.word	0x200139f4
 8019810:	20013a04 	.word	0x20013a04
 8019814:	080197d5 	.word	0x080197d5
 8019818:	2000afe8 	.word	0x2000afe8

0801981c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801981c:	b580      	push	{r7, lr}
 801981e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019820:	4b0a      	ldr	r3, [pc, #40]	; (801984c <tcp_timer_needed+0x30>)
 8019822:	681b      	ldr	r3, [r3, #0]
 8019824:	2b00      	cmp	r3, #0
 8019826:	d10f      	bne.n	8019848 <tcp_timer_needed+0x2c>
 8019828:	4b09      	ldr	r3, [pc, #36]	; (8019850 <tcp_timer_needed+0x34>)
 801982a:	681b      	ldr	r3, [r3, #0]
 801982c:	2b00      	cmp	r3, #0
 801982e:	d103      	bne.n	8019838 <tcp_timer_needed+0x1c>
 8019830:	4b08      	ldr	r3, [pc, #32]	; (8019854 <tcp_timer_needed+0x38>)
 8019832:	681b      	ldr	r3, [r3, #0]
 8019834:	2b00      	cmp	r3, #0
 8019836:	d007      	beq.n	8019848 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019838:	4b04      	ldr	r3, [pc, #16]	; (801984c <tcp_timer_needed+0x30>)
 801983a:	2201      	movs	r2, #1
 801983c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801983e:	2200      	movs	r2, #0
 8019840:	4905      	ldr	r1, [pc, #20]	; (8019858 <tcp_timer_needed+0x3c>)
 8019842:	20fa      	movs	r0, #250	; 0xfa
 8019844:	f000 f8cc 	bl	80199e0 <sys_timeout>
  }
}
 8019848:	bf00      	nop
 801984a:	bd80      	pop	{r7, pc}
 801984c:	2000afe8 	.word	0x2000afe8
 8019850:	200139f4 	.word	0x200139f4
 8019854:	20013a04 	.word	0x20013a04
 8019858:	080197d5 	.word	0x080197d5

0801985c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801985c:	b580      	push	{r7, lr}
 801985e:	b086      	sub	sp, #24
 8019860:	af00      	add	r7, sp, #0
 8019862:	60f8      	str	r0, [r7, #12]
 8019864:	60b9      	str	r1, [r7, #8]
 8019866:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019868:	200a      	movs	r0, #10
 801986a:	f7f8 fda9 	bl	80123c0 <memp_malloc>
 801986e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019870:	693b      	ldr	r3, [r7, #16]
 8019872:	2b00      	cmp	r3, #0
 8019874:	d109      	bne.n	801988a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019876:	693b      	ldr	r3, [r7, #16]
 8019878:	2b00      	cmp	r3, #0
 801987a:	d151      	bne.n	8019920 <sys_timeout_abs+0xc4>
 801987c:	4b2a      	ldr	r3, [pc, #168]	; (8019928 <sys_timeout_abs+0xcc>)
 801987e:	22be      	movs	r2, #190	; 0xbe
 8019880:	492a      	ldr	r1, [pc, #168]	; (801992c <sys_timeout_abs+0xd0>)
 8019882:	482b      	ldr	r0, [pc, #172]	; (8019930 <sys_timeout_abs+0xd4>)
 8019884:	f006 fa08 	bl	801fc98 <iprintf>
    return;
 8019888:	e04a      	b.n	8019920 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801988a:	693b      	ldr	r3, [r7, #16]
 801988c:	2200      	movs	r2, #0
 801988e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019890:	693b      	ldr	r3, [r7, #16]
 8019892:	68ba      	ldr	r2, [r7, #8]
 8019894:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019896:	693b      	ldr	r3, [r7, #16]
 8019898:	687a      	ldr	r2, [r7, #4]
 801989a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801989c:	693b      	ldr	r3, [r7, #16]
 801989e:	68fa      	ldr	r2, [r7, #12]
 80198a0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80198a2:	4b24      	ldr	r3, [pc, #144]	; (8019934 <sys_timeout_abs+0xd8>)
 80198a4:	681b      	ldr	r3, [r3, #0]
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	d103      	bne.n	80198b2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80198aa:	4a22      	ldr	r2, [pc, #136]	; (8019934 <sys_timeout_abs+0xd8>)
 80198ac:	693b      	ldr	r3, [r7, #16]
 80198ae:	6013      	str	r3, [r2, #0]
    return;
 80198b0:	e037      	b.n	8019922 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80198b2:	693b      	ldr	r3, [r7, #16]
 80198b4:	685a      	ldr	r2, [r3, #4]
 80198b6:	4b1f      	ldr	r3, [pc, #124]	; (8019934 <sys_timeout_abs+0xd8>)
 80198b8:	681b      	ldr	r3, [r3, #0]
 80198ba:	685b      	ldr	r3, [r3, #4]
 80198bc:	1ad3      	subs	r3, r2, r3
 80198be:	0fdb      	lsrs	r3, r3, #31
 80198c0:	f003 0301 	and.w	r3, r3, #1
 80198c4:	b2db      	uxtb	r3, r3
 80198c6:	2b00      	cmp	r3, #0
 80198c8:	d007      	beq.n	80198da <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80198ca:	4b1a      	ldr	r3, [pc, #104]	; (8019934 <sys_timeout_abs+0xd8>)
 80198cc:	681a      	ldr	r2, [r3, #0]
 80198ce:	693b      	ldr	r3, [r7, #16]
 80198d0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80198d2:	4a18      	ldr	r2, [pc, #96]	; (8019934 <sys_timeout_abs+0xd8>)
 80198d4:	693b      	ldr	r3, [r7, #16]
 80198d6:	6013      	str	r3, [r2, #0]
 80198d8:	e023      	b.n	8019922 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80198da:	4b16      	ldr	r3, [pc, #88]	; (8019934 <sys_timeout_abs+0xd8>)
 80198dc:	681b      	ldr	r3, [r3, #0]
 80198de:	617b      	str	r3, [r7, #20]
 80198e0:	e01a      	b.n	8019918 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80198e2:	697b      	ldr	r3, [r7, #20]
 80198e4:	681b      	ldr	r3, [r3, #0]
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d00b      	beq.n	8019902 <sys_timeout_abs+0xa6>
 80198ea:	693b      	ldr	r3, [r7, #16]
 80198ec:	685a      	ldr	r2, [r3, #4]
 80198ee:	697b      	ldr	r3, [r7, #20]
 80198f0:	681b      	ldr	r3, [r3, #0]
 80198f2:	685b      	ldr	r3, [r3, #4]
 80198f4:	1ad3      	subs	r3, r2, r3
 80198f6:	0fdb      	lsrs	r3, r3, #31
 80198f8:	f003 0301 	and.w	r3, r3, #1
 80198fc:	b2db      	uxtb	r3, r3
 80198fe:	2b00      	cmp	r3, #0
 8019900:	d007      	beq.n	8019912 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019902:	697b      	ldr	r3, [r7, #20]
 8019904:	681a      	ldr	r2, [r3, #0]
 8019906:	693b      	ldr	r3, [r7, #16]
 8019908:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801990a:	697b      	ldr	r3, [r7, #20]
 801990c:	693a      	ldr	r2, [r7, #16]
 801990e:	601a      	str	r2, [r3, #0]
        break;
 8019910:	e007      	b.n	8019922 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019912:	697b      	ldr	r3, [r7, #20]
 8019914:	681b      	ldr	r3, [r3, #0]
 8019916:	617b      	str	r3, [r7, #20]
 8019918:	697b      	ldr	r3, [r7, #20]
 801991a:	2b00      	cmp	r3, #0
 801991c:	d1e1      	bne.n	80198e2 <sys_timeout_abs+0x86>
 801991e:	e000      	b.n	8019922 <sys_timeout_abs+0xc6>
    return;
 8019920:	bf00      	nop
      }
    }
  }
}
 8019922:	3718      	adds	r7, #24
 8019924:	46bd      	mov	sp, r7
 8019926:	bd80      	pop	{r7, pc}
 8019928:	08023a54 	.word	0x08023a54
 801992c:	08023a88 	.word	0x08023a88
 8019930:	08023ac8 	.word	0x08023ac8
 8019934:	2000afe0 	.word	0x2000afe0

08019938 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019938:	b580      	push	{r7, lr}
 801993a:	b086      	sub	sp, #24
 801993c:	af00      	add	r7, sp, #0
 801993e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019944:	697b      	ldr	r3, [r7, #20]
 8019946:	685b      	ldr	r3, [r3, #4]
 8019948:	4798      	blx	r3

  now = sys_now();
 801994a:	f7f1 fc61 	bl	800b210 <sys_now>
 801994e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019950:	697b      	ldr	r3, [r7, #20]
 8019952:	681a      	ldr	r2, [r3, #0]
 8019954:	4b0f      	ldr	r3, [pc, #60]	; (8019994 <lwip_cyclic_timer+0x5c>)
 8019956:	681b      	ldr	r3, [r3, #0]
 8019958:	4413      	add	r3, r2
 801995a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801995c:	68fa      	ldr	r2, [r7, #12]
 801995e:	693b      	ldr	r3, [r7, #16]
 8019960:	1ad3      	subs	r3, r2, r3
 8019962:	0fdb      	lsrs	r3, r3, #31
 8019964:	f003 0301 	and.w	r3, r3, #1
 8019968:	b2db      	uxtb	r3, r3
 801996a:	2b00      	cmp	r3, #0
 801996c:	d009      	beq.n	8019982 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801996e:	697b      	ldr	r3, [r7, #20]
 8019970:	681a      	ldr	r2, [r3, #0]
 8019972:	693b      	ldr	r3, [r7, #16]
 8019974:	4413      	add	r3, r2
 8019976:	687a      	ldr	r2, [r7, #4]
 8019978:	4907      	ldr	r1, [pc, #28]	; (8019998 <lwip_cyclic_timer+0x60>)
 801997a:	4618      	mov	r0, r3
 801997c:	f7ff ff6e 	bl	801985c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019980:	e004      	b.n	801998c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019982:	687a      	ldr	r2, [r7, #4]
 8019984:	4904      	ldr	r1, [pc, #16]	; (8019998 <lwip_cyclic_timer+0x60>)
 8019986:	68f8      	ldr	r0, [r7, #12]
 8019988:	f7ff ff68 	bl	801985c <sys_timeout_abs>
}
 801998c:	bf00      	nop
 801998e:	3718      	adds	r7, #24
 8019990:	46bd      	mov	sp, r7
 8019992:	bd80      	pop	{r7, pc}
 8019994:	2000afe4 	.word	0x2000afe4
 8019998:	08019939 	.word	0x08019939

0801999c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801999c:	b580      	push	{r7, lr}
 801999e:	b082      	sub	sp, #8
 80199a0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80199a2:	2301      	movs	r3, #1
 80199a4:	607b      	str	r3, [r7, #4]
 80199a6:	e00e      	b.n	80199c6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80199a8:	4a0b      	ldr	r2, [pc, #44]	; (80199d8 <sys_timeouts_init+0x3c>)
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	00db      	lsls	r3, r3, #3
 80199b4:	4a08      	ldr	r2, [pc, #32]	; (80199d8 <sys_timeouts_init+0x3c>)
 80199b6:	4413      	add	r3, r2
 80199b8:	461a      	mov	r2, r3
 80199ba:	4908      	ldr	r1, [pc, #32]	; (80199dc <sys_timeouts_init+0x40>)
 80199bc:	f000 f810 	bl	80199e0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80199c0:	687b      	ldr	r3, [r7, #4]
 80199c2:	3301      	adds	r3, #1
 80199c4:	607b      	str	r3, [r7, #4]
 80199c6:	687b      	ldr	r3, [r7, #4]
 80199c8:	2b04      	cmp	r3, #4
 80199ca:	d9ed      	bls.n	80199a8 <sys_timeouts_init+0xc>
  }
}
 80199cc:	bf00      	nop
 80199ce:	bf00      	nop
 80199d0:	3708      	adds	r7, #8
 80199d2:	46bd      	mov	sp, r7
 80199d4:	bd80      	pop	{r7, pc}
 80199d6:	bf00      	nop
 80199d8:	08024b64 	.word	0x08024b64
 80199dc:	08019939 	.word	0x08019939

080199e0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80199e0:	b580      	push	{r7, lr}
 80199e2:	b086      	sub	sp, #24
 80199e4:	af00      	add	r7, sp, #0
 80199e6:	60f8      	str	r0, [r7, #12]
 80199e8:	60b9      	str	r1, [r7, #8]
 80199ea:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80199ec:	68fb      	ldr	r3, [r7, #12]
 80199ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80199f2:	d306      	bcc.n	8019a02 <sys_timeout+0x22>
 80199f4:	4b0a      	ldr	r3, [pc, #40]	; (8019a20 <sys_timeout+0x40>)
 80199f6:	f240 1229 	movw	r2, #297	; 0x129
 80199fa:	490a      	ldr	r1, [pc, #40]	; (8019a24 <sys_timeout+0x44>)
 80199fc:	480a      	ldr	r0, [pc, #40]	; (8019a28 <sys_timeout+0x48>)
 80199fe:	f006 f94b 	bl	801fc98 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019a02:	f7f1 fc05 	bl	800b210 <sys_now>
 8019a06:	4602      	mov	r2, r0
 8019a08:	68fb      	ldr	r3, [r7, #12]
 8019a0a:	4413      	add	r3, r2
 8019a0c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019a0e:	687a      	ldr	r2, [r7, #4]
 8019a10:	68b9      	ldr	r1, [r7, #8]
 8019a12:	6978      	ldr	r0, [r7, #20]
 8019a14:	f7ff ff22 	bl	801985c <sys_timeout_abs>
#endif
}
 8019a18:	bf00      	nop
 8019a1a:	3718      	adds	r7, #24
 8019a1c:	46bd      	mov	sp, r7
 8019a1e:	bd80      	pop	{r7, pc}
 8019a20:	08023a54 	.word	0x08023a54
 8019a24:	08023af0 	.word	0x08023af0
 8019a28:	08023ac8 	.word	0x08023ac8

08019a2c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019a2c:	b580      	push	{r7, lr}
 8019a2e:	b084      	sub	sp, #16
 8019a30:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019a32:	f7f1 fbed 	bl	800b210 <sys_now>
 8019a36:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019a38:	4b17      	ldr	r3, [pc, #92]	; (8019a98 <sys_check_timeouts+0x6c>)
 8019a3a:	681b      	ldr	r3, [r3, #0]
 8019a3c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8019a3e:	68bb      	ldr	r3, [r7, #8]
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d022      	beq.n	8019a8a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019a44:	68bb      	ldr	r3, [r7, #8]
 8019a46:	685b      	ldr	r3, [r3, #4]
 8019a48:	68fa      	ldr	r2, [r7, #12]
 8019a4a:	1ad3      	subs	r3, r2, r3
 8019a4c:	0fdb      	lsrs	r3, r3, #31
 8019a4e:	f003 0301 	and.w	r3, r3, #1
 8019a52:	b2db      	uxtb	r3, r3
 8019a54:	2b00      	cmp	r3, #0
 8019a56:	d11a      	bne.n	8019a8e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019a58:	68bb      	ldr	r3, [r7, #8]
 8019a5a:	681b      	ldr	r3, [r3, #0]
 8019a5c:	4a0e      	ldr	r2, [pc, #56]	; (8019a98 <sys_check_timeouts+0x6c>)
 8019a5e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8019a60:	68bb      	ldr	r3, [r7, #8]
 8019a62:	689b      	ldr	r3, [r3, #8]
 8019a64:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019a66:	68bb      	ldr	r3, [r7, #8]
 8019a68:	68db      	ldr	r3, [r3, #12]
 8019a6a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019a6c:	68bb      	ldr	r3, [r7, #8]
 8019a6e:	685b      	ldr	r3, [r3, #4]
 8019a70:	4a0a      	ldr	r2, [pc, #40]	; (8019a9c <sys_check_timeouts+0x70>)
 8019a72:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019a74:	68b9      	ldr	r1, [r7, #8]
 8019a76:	200a      	movs	r0, #10
 8019a78:	f7f8 fcf4 	bl	8012464 <memp_free>
    if (handler != NULL) {
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	2b00      	cmp	r3, #0
 8019a80:	d0da      	beq.n	8019a38 <sys_check_timeouts+0xc>
      handler(arg);
 8019a82:	687b      	ldr	r3, [r7, #4]
 8019a84:	6838      	ldr	r0, [r7, #0]
 8019a86:	4798      	blx	r3
  do {
 8019a88:	e7d6      	b.n	8019a38 <sys_check_timeouts+0xc>
      return;
 8019a8a:	bf00      	nop
 8019a8c:	e000      	b.n	8019a90 <sys_check_timeouts+0x64>
      return;
 8019a8e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8019a90:	3710      	adds	r7, #16
 8019a92:	46bd      	mov	sp, r7
 8019a94:	bd80      	pop	{r7, pc}
 8019a96:	bf00      	nop
 8019a98:	2000afe0 	.word	0x2000afe0
 8019a9c:	2000afe4 	.word	0x2000afe4

08019aa0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8019aa0:	b580      	push	{r7, lr}
 8019aa2:	b082      	sub	sp, #8
 8019aa4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8019aa6:	4b16      	ldr	r3, [pc, #88]	; (8019b00 <sys_timeouts_sleeptime+0x60>)
 8019aa8:	681b      	ldr	r3, [r3, #0]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d102      	bne.n	8019ab4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8019aae:	f04f 33ff 	mov.w	r3, #4294967295
 8019ab2:	e020      	b.n	8019af6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8019ab4:	f7f1 fbac 	bl	800b210 <sys_now>
 8019ab8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8019aba:	4b11      	ldr	r3, [pc, #68]	; (8019b00 <sys_timeouts_sleeptime+0x60>)
 8019abc:	681b      	ldr	r3, [r3, #0]
 8019abe:	685a      	ldr	r2, [r3, #4]
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	1ad3      	subs	r3, r2, r3
 8019ac4:	0fdb      	lsrs	r3, r3, #31
 8019ac6:	f003 0301 	and.w	r3, r3, #1
 8019aca:	b2db      	uxtb	r3, r3
 8019acc:	2b00      	cmp	r3, #0
 8019ace:	d001      	beq.n	8019ad4 <sys_timeouts_sleeptime+0x34>
    return 0;
 8019ad0:	2300      	movs	r3, #0
 8019ad2:	e010      	b.n	8019af6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8019ad4:	4b0a      	ldr	r3, [pc, #40]	; (8019b00 <sys_timeouts_sleeptime+0x60>)
 8019ad6:	681b      	ldr	r3, [r3, #0]
 8019ad8:	685a      	ldr	r2, [r3, #4]
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	1ad3      	subs	r3, r2, r3
 8019ade:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8019ae0:	683b      	ldr	r3, [r7, #0]
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	da06      	bge.n	8019af4 <sys_timeouts_sleeptime+0x54>
 8019ae6:	4b07      	ldr	r3, [pc, #28]	; (8019b04 <sys_timeouts_sleeptime+0x64>)
 8019ae8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8019aec:	4906      	ldr	r1, [pc, #24]	; (8019b08 <sys_timeouts_sleeptime+0x68>)
 8019aee:	4807      	ldr	r0, [pc, #28]	; (8019b0c <sys_timeouts_sleeptime+0x6c>)
 8019af0:	f006 f8d2 	bl	801fc98 <iprintf>
    return ret;
 8019af4:	683b      	ldr	r3, [r7, #0]
  }
}
 8019af6:	4618      	mov	r0, r3
 8019af8:	3708      	adds	r7, #8
 8019afa:	46bd      	mov	sp, r7
 8019afc:	bd80      	pop	{r7, pc}
 8019afe:	bf00      	nop
 8019b00:	2000afe0 	.word	0x2000afe0
 8019b04:	08023a54 	.word	0x08023a54
 8019b08:	08023b28 	.word	0x08023b28
 8019b0c:	08023ac8 	.word	0x08023ac8

08019b10 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8019b10:	b580      	push	{r7, lr}
 8019b12:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019b14:	f006 f8d8 	bl	801fcc8 <rand>
 8019b18:	4603      	mov	r3, r0
 8019b1a:	b29b      	uxth	r3, r3
 8019b1c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019b20:	b29b      	uxth	r3, r3
 8019b22:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8019b26:	b29a      	uxth	r2, r3
 8019b28:	4b01      	ldr	r3, [pc, #4]	; (8019b30 <udp_init+0x20>)
 8019b2a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019b2c:	bf00      	nop
 8019b2e:	bd80      	pop	{r7, pc}
 8019b30:	200000ec 	.word	0x200000ec

08019b34 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019b34:	b480      	push	{r7}
 8019b36:	b083      	sub	sp, #12
 8019b38:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8019b3a:	2300      	movs	r3, #0
 8019b3c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8019b3e:	4b17      	ldr	r3, [pc, #92]	; (8019b9c <udp_new_port+0x68>)
 8019b40:	881b      	ldrh	r3, [r3, #0]
 8019b42:	1c5a      	adds	r2, r3, #1
 8019b44:	b291      	uxth	r1, r2
 8019b46:	4a15      	ldr	r2, [pc, #84]	; (8019b9c <udp_new_port+0x68>)
 8019b48:	8011      	strh	r1, [r2, #0]
 8019b4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019b4e:	4293      	cmp	r3, r2
 8019b50:	d103      	bne.n	8019b5a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8019b52:	4b12      	ldr	r3, [pc, #72]	; (8019b9c <udp_new_port+0x68>)
 8019b54:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8019b58:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b5a:	4b11      	ldr	r3, [pc, #68]	; (8019ba0 <udp_new_port+0x6c>)
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	603b      	str	r3, [r7, #0]
 8019b60:	e011      	b.n	8019b86 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8019b62:	683b      	ldr	r3, [r7, #0]
 8019b64:	8a5a      	ldrh	r2, [r3, #18]
 8019b66:	4b0d      	ldr	r3, [pc, #52]	; (8019b9c <udp_new_port+0x68>)
 8019b68:	881b      	ldrh	r3, [r3, #0]
 8019b6a:	429a      	cmp	r2, r3
 8019b6c:	d108      	bne.n	8019b80 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8019b6e:	88fb      	ldrh	r3, [r7, #6]
 8019b70:	3301      	adds	r3, #1
 8019b72:	80fb      	strh	r3, [r7, #6]
 8019b74:	88fb      	ldrh	r3, [r7, #6]
 8019b76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8019b7a:	d3e0      	bcc.n	8019b3e <udp_new_port+0xa>
        return 0;
 8019b7c:	2300      	movs	r3, #0
 8019b7e:	e007      	b.n	8019b90 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b80:	683b      	ldr	r3, [r7, #0]
 8019b82:	68db      	ldr	r3, [r3, #12]
 8019b84:	603b      	str	r3, [r7, #0]
 8019b86:	683b      	ldr	r3, [r7, #0]
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	d1ea      	bne.n	8019b62 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8019b8c:	4b03      	ldr	r3, [pc, #12]	; (8019b9c <udp_new_port+0x68>)
 8019b8e:	881b      	ldrh	r3, [r3, #0]
}
 8019b90:	4618      	mov	r0, r3
 8019b92:	370c      	adds	r7, #12
 8019b94:	46bd      	mov	sp, r7
 8019b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b9a:	4770      	bx	lr
 8019b9c:	200000ec 	.word	0x200000ec
 8019ba0:	20013a0c 	.word	0x20013a0c

08019ba4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8019ba4:	b580      	push	{r7, lr}
 8019ba6:	b084      	sub	sp, #16
 8019ba8:	af00      	add	r7, sp, #0
 8019baa:	60f8      	str	r0, [r7, #12]
 8019bac:	60b9      	str	r1, [r7, #8]
 8019bae:	4613      	mov	r3, r2
 8019bb0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8019bb2:	68fb      	ldr	r3, [r7, #12]
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	d105      	bne.n	8019bc4 <udp_input_local_match+0x20>
 8019bb8:	4b27      	ldr	r3, [pc, #156]	; (8019c58 <udp_input_local_match+0xb4>)
 8019bba:	2287      	movs	r2, #135	; 0x87
 8019bbc:	4927      	ldr	r1, [pc, #156]	; (8019c5c <udp_input_local_match+0xb8>)
 8019bbe:	4828      	ldr	r0, [pc, #160]	; (8019c60 <udp_input_local_match+0xbc>)
 8019bc0:	f006 f86a 	bl	801fc98 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8019bc4:	68bb      	ldr	r3, [r7, #8]
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d105      	bne.n	8019bd6 <udp_input_local_match+0x32>
 8019bca:	4b23      	ldr	r3, [pc, #140]	; (8019c58 <udp_input_local_match+0xb4>)
 8019bcc:	2288      	movs	r2, #136	; 0x88
 8019bce:	4925      	ldr	r1, [pc, #148]	; (8019c64 <udp_input_local_match+0xc0>)
 8019bd0:	4823      	ldr	r0, [pc, #140]	; (8019c60 <udp_input_local_match+0xbc>)
 8019bd2:	f006 f861 	bl	801fc98 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019bd6:	68fb      	ldr	r3, [r7, #12]
 8019bd8:	7a1b      	ldrb	r3, [r3, #8]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d00b      	beq.n	8019bf6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019bde:	68fb      	ldr	r3, [r7, #12]
 8019be0:	7a1a      	ldrb	r2, [r3, #8]
 8019be2:	4b21      	ldr	r3, [pc, #132]	; (8019c68 <udp_input_local_match+0xc4>)
 8019be4:	685b      	ldr	r3, [r3, #4]
 8019be6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019bea:	3301      	adds	r3, #1
 8019bec:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019bee:	429a      	cmp	r2, r3
 8019bf0:	d001      	beq.n	8019bf6 <udp_input_local_match+0x52>
    return 0;
 8019bf2:	2300      	movs	r3, #0
 8019bf4:	e02b      	b.n	8019c4e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019bf6:	79fb      	ldrb	r3, [r7, #7]
 8019bf8:	2b00      	cmp	r3, #0
 8019bfa:	d018      	beq.n	8019c2e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019bfc:	68fb      	ldr	r3, [r7, #12]
 8019bfe:	2b00      	cmp	r3, #0
 8019c00:	d013      	beq.n	8019c2a <udp_input_local_match+0x86>
 8019c02:	68fb      	ldr	r3, [r7, #12]
 8019c04:	681b      	ldr	r3, [r3, #0]
 8019c06:	2b00      	cmp	r3, #0
 8019c08:	d00f      	beq.n	8019c2a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019c0a:	4b17      	ldr	r3, [pc, #92]	; (8019c68 <udp_input_local_match+0xc4>)
 8019c0c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019c12:	d00a      	beq.n	8019c2a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019c14:	68fb      	ldr	r3, [r7, #12]
 8019c16:	681a      	ldr	r2, [r3, #0]
 8019c18:	4b13      	ldr	r3, [pc, #76]	; (8019c68 <udp_input_local_match+0xc4>)
 8019c1a:	695b      	ldr	r3, [r3, #20]
 8019c1c:	405a      	eors	r2, r3
 8019c1e:	68bb      	ldr	r3, [r7, #8]
 8019c20:	3308      	adds	r3, #8
 8019c22:	681b      	ldr	r3, [r3, #0]
 8019c24:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019c26:	2b00      	cmp	r3, #0
 8019c28:	d110      	bne.n	8019c4c <udp_input_local_match+0xa8>
          return 1;
 8019c2a:	2301      	movs	r3, #1
 8019c2c:	e00f      	b.n	8019c4e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8019c2e:	68fb      	ldr	r3, [r7, #12]
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	d009      	beq.n	8019c48 <udp_input_local_match+0xa4>
 8019c34:	68fb      	ldr	r3, [r7, #12]
 8019c36:	681b      	ldr	r3, [r3, #0]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d005      	beq.n	8019c48 <udp_input_local_match+0xa4>
 8019c3c:	68fb      	ldr	r3, [r7, #12]
 8019c3e:	681a      	ldr	r2, [r3, #0]
 8019c40:	4b09      	ldr	r3, [pc, #36]	; (8019c68 <udp_input_local_match+0xc4>)
 8019c42:	695b      	ldr	r3, [r3, #20]
 8019c44:	429a      	cmp	r2, r3
 8019c46:	d101      	bne.n	8019c4c <udp_input_local_match+0xa8>
        return 1;
 8019c48:	2301      	movs	r3, #1
 8019c4a:	e000      	b.n	8019c4e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019c4c:	2300      	movs	r3, #0
}
 8019c4e:	4618      	mov	r0, r3
 8019c50:	3710      	adds	r7, #16
 8019c52:	46bd      	mov	sp, r7
 8019c54:	bd80      	pop	{r7, pc}
 8019c56:	bf00      	nop
 8019c58:	08023b3c 	.word	0x08023b3c
 8019c5c:	08023b6c 	.word	0x08023b6c
 8019c60:	08023b90 	.word	0x08023b90
 8019c64:	08023bb8 	.word	0x08023bb8
 8019c68:	200102c0 	.word	0x200102c0

08019c6c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8019c6c:	b590      	push	{r4, r7, lr}
 8019c6e:	b08d      	sub	sp, #52	; 0x34
 8019c70:	af02      	add	r7, sp, #8
 8019c72:	6078      	str	r0, [r7, #4]
 8019c74:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8019c76:	2300      	movs	r3, #0
 8019c78:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d105      	bne.n	8019c8c <udp_input+0x20>
 8019c80:	4b7c      	ldr	r3, [pc, #496]	; (8019e74 <udp_input+0x208>)
 8019c82:	22cf      	movs	r2, #207	; 0xcf
 8019c84:	497c      	ldr	r1, [pc, #496]	; (8019e78 <udp_input+0x20c>)
 8019c86:	487d      	ldr	r0, [pc, #500]	; (8019e7c <udp_input+0x210>)
 8019c88:	f006 f806 	bl	801fc98 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8019c8c:	683b      	ldr	r3, [r7, #0]
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	d105      	bne.n	8019c9e <udp_input+0x32>
 8019c92:	4b78      	ldr	r3, [pc, #480]	; (8019e74 <udp_input+0x208>)
 8019c94:	22d0      	movs	r2, #208	; 0xd0
 8019c96:	497a      	ldr	r1, [pc, #488]	; (8019e80 <udp_input+0x214>)
 8019c98:	4878      	ldr	r0, [pc, #480]	; (8019e7c <udp_input+0x210>)
 8019c9a:	f005 fffd 	bl	801fc98 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8019c9e:	687b      	ldr	r3, [r7, #4]
 8019ca0:	895b      	ldrh	r3, [r3, #10]
 8019ca2:	2b07      	cmp	r3, #7
 8019ca4:	d803      	bhi.n	8019cae <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8019ca6:	6878      	ldr	r0, [r7, #4]
 8019ca8:	f7f9 fa8c 	bl	80131c4 <pbuf_free>
    goto end;
 8019cac:	e0de      	b.n	8019e6c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8019cae:	687b      	ldr	r3, [r7, #4]
 8019cb0:	685b      	ldr	r3, [r3, #4]
 8019cb2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019cb4:	4b73      	ldr	r3, [pc, #460]	; (8019e84 <udp_input+0x218>)
 8019cb6:	695b      	ldr	r3, [r3, #20]
 8019cb8:	4a72      	ldr	r2, [pc, #456]	; (8019e84 <udp_input+0x218>)
 8019cba:	6812      	ldr	r2, [r2, #0]
 8019cbc:	4611      	mov	r1, r2
 8019cbe:	4618      	mov	r0, r3
 8019cc0:	f003 fe12 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 8019cc4:	4603      	mov	r3, r0
 8019cc6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8019cc8:	697b      	ldr	r3, [r7, #20]
 8019cca:	881b      	ldrh	r3, [r3, #0]
 8019ccc:	b29b      	uxth	r3, r3
 8019cce:	4618      	mov	r0, r3
 8019cd0:	f7f7 fec0 	bl	8011a54 <lwip_htons>
 8019cd4:	4603      	mov	r3, r0
 8019cd6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8019cd8:	697b      	ldr	r3, [r7, #20]
 8019cda:	885b      	ldrh	r3, [r3, #2]
 8019cdc:	b29b      	uxth	r3, r3
 8019cde:	4618      	mov	r0, r3
 8019ce0:	f7f7 feb8 	bl	8011a54 <lwip_htons>
 8019ce4:	4603      	mov	r3, r0
 8019ce6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8019ce8:	2300      	movs	r3, #0
 8019cea:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8019cec:	2300      	movs	r3, #0
 8019cee:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8019cf0:	2300      	movs	r3, #0
 8019cf2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019cf4:	4b64      	ldr	r3, [pc, #400]	; (8019e88 <udp_input+0x21c>)
 8019cf6:	681b      	ldr	r3, [r3, #0]
 8019cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8019cfa:	e054      	b.n	8019da6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019cfe:	8a5b      	ldrh	r3, [r3, #18]
 8019d00:	89fa      	ldrh	r2, [r7, #14]
 8019d02:	429a      	cmp	r2, r3
 8019d04:	d14a      	bne.n	8019d9c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019d06:	7cfb      	ldrb	r3, [r7, #19]
 8019d08:	461a      	mov	r2, r3
 8019d0a:	6839      	ldr	r1, [r7, #0]
 8019d0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019d0e:	f7ff ff49 	bl	8019ba4 <udp_input_local_match>
 8019d12:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d041      	beq.n	8019d9c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d1a:	7c1b      	ldrb	r3, [r3, #16]
 8019d1c:	f003 0304 	and.w	r3, r3, #4
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d11d      	bne.n	8019d60 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019d24:	69fb      	ldr	r3, [r7, #28]
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	d102      	bne.n	8019d30 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d2c:	61fb      	str	r3, [r7, #28]
 8019d2e:	e017      	b.n	8019d60 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8019d30:	7cfb      	ldrb	r3, [r7, #19]
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d014      	beq.n	8019d60 <udp_input+0xf4>
 8019d36:	4b53      	ldr	r3, [pc, #332]	; (8019e84 <udp_input+0x218>)
 8019d38:	695b      	ldr	r3, [r3, #20]
 8019d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019d3e:	d10f      	bne.n	8019d60 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8019d40:	69fb      	ldr	r3, [r7, #28]
 8019d42:	681a      	ldr	r2, [r3, #0]
 8019d44:	683b      	ldr	r3, [r7, #0]
 8019d46:	3304      	adds	r3, #4
 8019d48:	681b      	ldr	r3, [r3, #0]
 8019d4a:	429a      	cmp	r2, r3
 8019d4c:	d008      	beq.n	8019d60 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8019d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d50:	681a      	ldr	r2, [r3, #0]
 8019d52:	683b      	ldr	r3, [r7, #0]
 8019d54:	3304      	adds	r3, #4
 8019d56:	681b      	ldr	r3, [r3, #0]
 8019d58:	429a      	cmp	r2, r3
 8019d5a:	d101      	bne.n	8019d60 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d5e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8019d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d62:	8a9b      	ldrh	r3, [r3, #20]
 8019d64:	8a3a      	ldrh	r2, [r7, #16]
 8019d66:	429a      	cmp	r2, r3
 8019d68:	d118      	bne.n	8019d9c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d6c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	d005      	beq.n	8019d7e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8019d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d74:	685a      	ldr	r2, [r3, #4]
 8019d76:	4b43      	ldr	r3, [pc, #268]	; (8019e84 <udp_input+0x218>)
 8019d78:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019d7a:	429a      	cmp	r2, r3
 8019d7c:	d10e      	bne.n	8019d9c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8019d7e:	6a3b      	ldr	r3, [r7, #32]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	d014      	beq.n	8019dae <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8019d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d86:	68da      	ldr	r2, [r3, #12]
 8019d88:	6a3b      	ldr	r3, [r7, #32]
 8019d8a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8019d8c:	4b3e      	ldr	r3, [pc, #248]	; (8019e88 <udp_input+0x21c>)
 8019d8e:	681a      	ldr	r2, [r3, #0]
 8019d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d92:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8019d94:	4a3c      	ldr	r2, [pc, #240]	; (8019e88 <udp_input+0x21c>)
 8019d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d98:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8019d9a:	e008      	b.n	8019dae <udp_input+0x142>
      }
    }

    prev = pcb;
 8019d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d9e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019da2:	68db      	ldr	r3, [r3, #12]
 8019da4:	627b      	str	r3, [r7, #36]	; 0x24
 8019da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019da8:	2b00      	cmp	r3, #0
 8019daa:	d1a7      	bne.n	8019cfc <udp_input+0x90>
 8019dac:	e000      	b.n	8019db0 <udp_input+0x144>
        break;
 8019dae:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8019db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	d101      	bne.n	8019dba <udp_input+0x14e>
    pcb = uncon_pcb;
 8019db6:	69fb      	ldr	r3, [r7, #28]
 8019db8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8019dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019dbc:	2b00      	cmp	r3, #0
 8019dbe:	d002      	beq.n	8019dc6 <udp_input+0x15a>
    for_us = 1;
 8019dc0:	2301      	movs	r3, #1
 8019dc2:	76fb      	strb	r3, [r7, #27]
 8019dc4:	e00a      	b.n	8019ddc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8019dc6:	683b      	ldr	r3, [r7, #0]
 8019dc8:	3304      	adds	r3, #4
 8019dca:	681a      	ldr	r2, [r3, #0]
 8019dcc:	4b2d      	ldr	r3, [pc, #180]	; (8019e84 <udp_input+0x218>)
 8019dce:	695b      	ldr	r3, [r3, #20]
 8019dd0:	429a      	cmp	r2, r3
 8019dd2:	bf0c      	ite	eq
 8019dd4:	2301      	moveq	r3, #1
 8019dd6:	2300      	movne	r3, #0
 8019dd8:	b2db      	uxtb	r3, r3
 8019dda:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019ddc:	7efb      	ldrb	r3, [r7, #27]
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d041      	beq.n	8019e66 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8019de2:	2108      	movs	r1, #8
 8019de4:	6878      	ldr	r0, [r7, #4]
 8019de6:	f7f9 f967 	bl	80130b8 <pbuf_remove_header>
 8019dea:	4603      	mov	r3, r0
 8019dec:	2b00      	cmp	r3, #0
 8019dee:	d00a      	beq.n	8019e06 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8019df0:	4b20      	ldr	r3, [pc, #128]	; (8019e74 <udp_input+0x208>)
 8019df2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8019df6:	4925      	ldr	r1, [pc, #148]	; (8019e8c <udp_input+0x220>)
 8019df8:	4820      	ldr	r0, [pc, #128]	; (8019e7c <udp_input+0x210>)
 8019dfa:	f005 ff4d 	bl	801fc98 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8019dfe:	6878      	ldr	r0, [r7, #4]
 8019e00:	f7f9 f9e0 	bl	80131c4 <pbuf_free>
      goto end;
 8019e04:	e032      	b.n	8019e6c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e08:	2b00      	cmp	r3, #0
 8019e0a:	d012      	beq.n	8019e32 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e0e:	699b      	ldr	r3, [r3, #24]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d00a      	beq.n	8019e2a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e16:	699c      	ldr	r4, [r3, #24]
 8019e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e1a:	69d8      	ldr	r0, [r3, #28]
 8019e1c:	8a3b      	ldrh	r3, [r7, #16]
 8019e1e:	9300      	str	r3, [sp, #0]
 8019e20:	4b1b      	ldr	r3, [pc, #108]	; (8019e90 <udp_input+0x224>)
 8019e22:	687a      	ldr	r2, [r7, #4]
 8019e24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019e26:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019e28:	e021      	b.n	8019e6e <udp_input+0x202>
        pbuf_free(p);
 8019e2a:	6878      	ldr	r0, [r7, #4]
 8019e2c:	f7f9 f9ca 	bl	80131c4 <pbuf_free>
        goto end;
 8019e30:	e01c      	b.n	8019e6c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8019e32:	7cfb      	ldrb	r3, [r7, #19]
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	d112      	bne.n	8019e5e <udp_input+0x1f2>
 8019e38:	4b12      	ldr	r3, [pc, #72]	; (8019e84 <udp_input+0x218>)
 8019e3a:	695b      	ldr	r3, [r3, #20]
 8019e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019e40:	2be0      	cmp	r3, #224	; 0xe0
 8019e42:	d00c      	beq.n	8019e5e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019e44:	4b0f      	ldr	r3, [pc, #60]	; (8019e84 <udp_input+0x218>)
 8019e46:	899b      	ldrh	r3, [r3, #12]
 8019e48:	3308      	adds	r3, #8
 8019e4a:	b29b      	uxth	r3, r3
 8019e4c:	b21b      	sxth	r3, r3
 8019e4e:	4619      	mov	r1, r3
 8019e50:	6878      	ldr	r0, [r7, #4]
 8019e52:	f7f9 f9a4 	bl	801319e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019e56:	2103      	movs	r1, #3
 8019e58:	6878      	ldr	r0, [r7, #4]
 8019e5a:	f003 fa07 	bl	801d26c <icmp_dest_unreach>
      pbuf_free(p);
 8019e5e:	6878      	ldr	r0, [r7, #4]
 8019e60:	f7f9 f9b0 	bl	80131c4 <pbuf_free>
  return;
 8019e64:	e003      	b.n	8019e6e <udp_input+0x202>
    pbuf_free(p);
 8019e66:	6878      	ldr	r0, [r7, #4]
 8019e68:	f7f9 f9ac 	bl	80131c4 <pbuf_free>
  return;
 8019e6c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8019e6e:	372c      	adds	r7, #44	; 0x2c
 8019e70:	46bd      	mov	sp, r7
 8019e72:	bd90      	pop	{r4, r7, pc}
 8019e74:	08023b3c 	.word	0x08023b3c
 8019e78:	08023be0 	.word	0x08023be0
 8019e7c:	08023b90 	.word	0x08023b90
 8019e80:	08023bf8 	.word	0x08023bf8
 8019e84:	200102c0 	.word	0x200102c0
 8019e88:	20013a0c 	.word	0x20013a0c
 8019e8c:	08023c14 	.word	0x08023c14
 8019e90:	200102d0 	.word	0x200102d0

08019e94 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8019e94:	b580      	push	{r7, lr}
 8019e96:	b088      	sub	sp, #32
 8019e98:	af02      	add	r7, sp, #8
 8019e9a:	60f8      	str	r0, [r7, #12]
 8019e9c:	60b9      	str	r1, [r7, #8]
 8019e9e:	607a      	str	r2, [r7, #4]
 8019ea0:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8019ea2:	68fb      	ldr	r3, [r7, #12]
 8019ea4:	2b00      	cmp	r3, #0
 8019ea6:	d109      	bne.n	8019ebc <udp_sendto_if+0x28>
 8019ea8:	4b2e      	ldr	r3, [pc, #184]	; (8019f64 <udp_sendto_if+0xd0>)
 8019eaa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019eae:	492e      	ldr	r1, [pc, #184]	; (8019f68 <udp_sendto_if+0xd4>)
 8019eb0:	482e      	ldr	r0, [pc, #184]	; (8019f6c <udp_sendto_if+0xd8>)
 8019eb2:	f005 fef1 	bl	801fc98 <iprintf>
 8019eb6:	f06f 030f 	mvn.w	r3, #15
 8019eba:	e04f      	b.n	8019f5c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8019ebc:	68bb      	ldr	r3, [r7, #8]
 8019ebe:	2b00      	cmp	r3, #0
 8019ec0:	d109      	bne.n	8019ed6 <udp_sendto_if+0x42>
 8019ec2:	4b28      	ldr	r3, [pc, #160]	; (8019f64 <udp_sendto_if+0xd0>)
 8019ec4:	f240 2281 	movw	r2, #641	; 0x281
 8019ec8:	4929      	ldr	r1, [pc, #164]	; (8019f70 <udp_sendto_if+0xdc>)
 8019eca:	4828      	ldr	r0, [pc, #160]	; (8019f6c <udp_sendto_if+0xd8>)
 8019ecc:	f005 fee4 	bl	801fc98 <iprintf>
 8019ed0:	f06f 030f 	mvn.w	r3, #15
 8019ed4:	e042      	b.n	8019f5c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	2b00      	cmp	r3, #0
 8019eda:	d109      	bne.n	8019ef0 <udp_sendto_if+0x5c>
 8019edc:	4b21      	ldr	r3, [pc, #132]	; (8019f64 <udp_sendto_if+0xd0>)
 8019ede:	f240 2282 	movw	r2, #642	; 0x282
 8019ee2:	4924      	ldr	r1, [pc, #144]	; (8019f74 <udp_sendto_if+0xe0>)
 8019ee4:	4821      	ldr	r0, [pc, #132]	; (8019f6c <udp_sendto_if+0xd8>)
 8019ee6:	f005 fed7 	bl	801fc98 <iprintf>
 8019eea:	f06f 030f 	mvn.w	r3, #15
 8019eee:	e035      	b.n	8019f5c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8019ef0:	6a3b      	ldr	r3, [r7, #32]
 8019ef2:	2b00      	cmp	r3, #0
 8019ef4:	d109      	bne.n	8019f0a <udp_sendto_if+0x76>
 8019ef6:	4b1b      	ldr	r3, [pc, #108]	; (8019f64 <udp_sendto_if+0xd0>)
 8019ef8:	f240 2283 	movw	r2, #643	; 0x283
 8019efc:	491e      	ldr	r1, [pc, #120]	; (8019f78 <udp_sendto_if+0xe4>)
 8019efe:	481b      	ldr	r0, [pc, #108]	; (8019f6c <udp_sendto_if+0xd8>)
 8019f00:	f005 feca 	bl	801fc98 <iprintf>
 8019f04:	f06f 030f 	mvn.w	r3, #15
 8019f08:	e028      	b.n	8019f5c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019f0a:	68fb      	ldr	r3, [r7, #12]
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	d009      	beq.n	8019f24 <udp_sendto_if+0x90>
 8019f10:	68fb      	ldr	r3, [r7, #12]
 8019f12:	681b      	ldr	r3, [r3, #0]
 8019f14:	2b00      	cmp	r3, #0
 8019f16:	d005      	beq.n	8019f24 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8019f18:	68fb      	ldr	r3, [r7, #12]
 8019f1a:	681b      	ldr	r3, [r3, #0]
 8019f1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019f20:	2be0      	cmp	r3, #224	; 0xe0
 8019f22:	d103      	bne.n	8019f2c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8019f24:	6a3b      	ldr	r3, [r7, #32]
 8019f26:	3304      	adds	r3, #4
 8019f28:	617b      	str	r3, [r7, #20]
 8019f2a:	e00b      	b.n	8019f44 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8019f2c:	68fb      	ldr	r3, [r7, #12]
 8019f2e:	681a      	ldr	r2, [r3, #0]
 8019f30:	6a3b      	ldr	r3, [r7, #32]
 8019f32:	3304      	adds	r3, #4
 8019f34:	681b      	ldr	r3, [r3, #0]
 8019f36:	429a      	cmp	r2, r3
 8019f38:	d002      	beq.n	8019f40 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8019f3a:	f06f 0303 	mvn.w	r3, #3
 8019f3e:	e00d      	b.n	8019f5c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8019f40:	68fb      	ldr	r3, [r7, #12]
 8019f42:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8019f44:	887a      	ldrh	r2, [r7, #2]
 8019f46:	697b      	ldr	r3, [r7, #20]
 8019f48:	9301      	str	r3, [sp, #4]
 8019f4a:	6a3b      	ldr	r3, [r7, #32]
 8019f4c:	9300      	str	r3, [sp, #0]
 8019f4e:	4613      	mov	r3, r2
 8019f50:	687a      	ldr	r2, [r7, #4]
 8019f52:	68b9      	ldr	r1, [r7, #8]
 8019f54:	68f8      	ldr	r0, [r7, #12]
 8019f56:	f000 f811 	bl	8019f7c <udp_sendto_if_src>
 8019f5a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8019f5c:	4618      	mov	r0, r3
 8019f5e:	3718      	adds	r7, #24
 8019f60:	46bd      	mov	sp, r7
 8019f62:	bd80      	pop	{r7, pc}
 8019f64:	08023b3c 	.word	0x08023b3c
 8019f68:	08023cb0 	.word	0x08023cb0
 8019f6c:	08023b90 	.word	0x08023b90
 8019f70:	08023ccc 	.word	0x08023ccc
 8019f74:	08023ce8 	.word	0x08023ce8
 8019f78:	08023d08 	.word	0x08023d08

08019f7c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8019f7c:	b580      	push	{r7, lr}
 8019f7e:	b08c      	sub	sp, #48	; 0x30
 8019f80:	af04      	add	r7, sp, #16
 8019f82:	60f8      	str	r0, [r7, #12]
 8019f84:	60b9      	str	r1, [r7, #8]
 8019f86:	607a      	str	r2, [r7, #4]
 8019f88:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8019f8a:	68fb      	ldr	r3, [r7, #12]
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d109      	bne.n	8019fa4 <udp_sendto_if_src+0x28>
 8019f90:	4b65      	ldr	r3, [pc, #404]	; (801a128 <udp_sendto_if_src+0x1ac>)
 8019f92:	f240 22d1 	movw	r2, #721	; 0x2d1
 8019f96:	4965      	ldr	r1, [pc, #404]	; (801a12c <udp_sendto_if_src+0x1b0>)
 8019f98:	4865      	ldr	r0, [pc, #404]	; (801a130 <udp_sendto_if_src+0x1b4>)
 8019f9a:	f005 fe7d 	bl	801fc98 <iprintf>
 8019f9e:	f06f 030f 	mvn.w	r3, #15
 8019fa2:	e0bc      	b.n	801a11e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8019fa4:	68bb      	ldr	r3, [r7, #8]
 8019fa6:	2b00      	cmp	r3, #0
 8019fa8:	d109      	bne.n	8019fbe <udp_sendto_if_src+0x42>
 8019faa:	4b5f      	ldr	r3, [pc, #380]	; (801a128 <udp_sendto_if_src+0x1ac>)
 8019fac:	f240 22d2 	movw	r2, #722	; 0x2d2
 8019fb0:	4960      	ldr	r1, [pc, #384]	; (801a134 <udp_sendto_if_src+0x1b8>)
 8019fb2:	485f      	ldr	r0, [pc, #380]	; (801a130 <udp_sendto_if_src+0x1b4>)
 8019fb4:	f005 fe70 	bl	801fc98 <iprintf>
 8019fb8:	f06f 030f 	mvn.w	r3, #15
 8019fbc:	e0af      	b.n	801a11e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019fbe:	687b      	ldr	r3, [r7, #4]
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	d109      	bne.n	8019fd8 <udp_sendto_if_src+0x5c>
 8019fc4:	4b58      	ldr	r3, [pc, #352]	; (801a128 <udp_sendto_if_src+0x1ac>)
 8019fc6:	f240 22d3 	movw	r2, #723	; 0x2d3
 8019fca:	495b      	ldr	r1, [pc, #364]	; (801a138 <udp_sendto_if_src+0x1bc>)
 8019fcc:	4858      	ldr	r0, [pc, #352]	; (801a130 <udp_sendto_if_src+0x1b4>)
 8019fce:	f005 fe63 	bl	801fc98 <iprintf>
 8019fd2:	f06f 030f 	mvn.w	r3, #15
 8019fd6:	e0a2      	b.n	801a11e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8019fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fda:	2b00      	cmp	r3, #0
 8019fdc:	d109      	bne.n	8019ff2 <udp_sendto_if_src+0x76>
 8019fde:	4b52      	ldr	r3, [pc, #328]	; (801a128 <udp_sendto_if_src+0x1ac>)
 8019fe0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8019fe4:	4955      	ldr	r1, [pc, #340]	; (801a13c <udp_sendto_if_src+0x1c0>)
 8019fe6:	4852      	ldr	r0, [pc, #328]	; (801a130 <udp_sendto_if_src+0x1b4>)
 8019fe8:	f005 fe56 	bl	801fc98 <iprintf>
 8019fec:	f06f 030f 	mvn.w	r3, #15
 8019ff0:	e095      	b.n	801a11e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8019ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ff4:	2b00      	cmp	r3, #0
 8019ff6:	d109      	bne.n	801a00c <udp_sendto_if_src+0x90>
 8019ff8:	4b4b      	ldr	r3, [pc, #300]	; (801a128 <udp_sendto_if_src+0x1ac>)
 8019ffa:	f240 22d5 	movw	r2, #725	; 0x2d5
 8019ffe:	4950      	ldr	r1, [pc, #320]	; (801a140 <udp_sendto_if_src+0x1c4>)
 801a000:	484b      	ldr	r0, [pc, #300]	; (801a130 <udp_sendto_if_src+0x1b4>)
 801a002:	f005 fe49 	bl	801fc98 <iprintf>
 801a006:	f06f 030f 	mvn.w	r3, #15
 801a00a:	e088      	b.n	801a11e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a00c:	68fb      	ldr	r3, [r7, #12]
 801a00e:	8a5b      	ldrh	r3, [r3, #18]
 801a010:	2b00      	cmp	r3, #0
 801a012:	d10f      	bne.n	801a034 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a014:	68f9      	ldr	r1, [r7, #12]
 801a016:	68fb      	ldr	r3, [r7, #12]
 801a018:	8a5b      	ldrh	r3, [r3, #18]
 801a01a:	461a      	mov	r2, r3
 801a01c:	68f8      	ldr	r0, [r7, #12]
 801a01e:	f000 f893 	bl	801a148 <udp_bind>
 801a022:	4603      	mov	r3, r0
 801a024:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a026:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a02a:	2b00      	cmp	r3, #0
 801a02c:	d002      	beq.n	801a034 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a02e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a032:	e074      	b.n	801a11e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a034:	68bb      	ldr	r3, [r7, #8]
 801a036:	891b      	ldrh	r3, [r3, #8]
 801a038:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801a03c:	4293      	cmp	r3, r2
 801a03e:	d902      	bls.n	801a046 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801a040:	f04f 33ff 	mov.w	r3, #4294967295
 801a044:	e06b      	b.n	801a11e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a046:	2108      	movs	r1, #8
 801a048:	68b8      	ldr	r0, [r7, #8]
 801a04a:	f7f9 f825 	bl	8013098 <pbuf_add_header>
 801a04e:	4603      	mov	r3, r0
 801a050:	2b00      	cmp	r3, #0
 801a052:	d015      	beq.n	801a080 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a054:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a058:	2108      	movs	r1, #8
 801a05a:	2022      	movs	r0, #34	; 0x22
 801a05c:	f7f8 fdce 	bl	8012bfc <pbuf_alloc>
 801a060:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a062:	69fb      	ldr	r3, [r7, #28]
 801a064:	2b00      	cmp	r3, #0
 801a066:	d102      	bne.n	801a06e <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a068:	f04f 33ff 	mov.w	r3, #4294967295
 801a06c:	e057      	b.n	801a11e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801a06e:	68bb      	ldr	r3, [r7, #8]
 801a070:	891b      	ldrh	r3, [r3, #8]
 801a072:	2b00      	cmp	r3, #0
 801a074:	d006      	beq.n	801a084 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801a076:	68b9      	ldr	r1, [r7, #8]
 801a078:	69f8      	ldr	r0, [r7, #28]
 801a07a:	f7f9 f9c7 	bl	801340c <pbuf_chain>
 801a07e:	e001      	b.n	801a084 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801a080:	68bb      	ldr	r3, [r7, #8]
 801a082:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801a084:	69fb      	ldr	r3, [r7, #28]
 801a086:	895b      	ldrh	r3, [r3, #10]
 801a088:	2b07      	cmp	r3, #7
 801a08a:	d806      	bhi.n	801a09a <udp_sendto_if_src+0x11e>
 801a08c:	4b26      	ldr	r3, [pc, #152]	; (801a128 <udp_sendto_if_src+0x1ac>)
 801a08e:	f240 320d 	movw	r2, #781	; 0x30d
 801a092:	492c      	ldr	r1, [pc, #176]	; (801a144 <udp_sendto_if_src+0x1c8>)
 801a094:	4826      	ldr	r0, [pc, #152]	; (801a130 <udp_sendto_if_src+0x1b4>)
 801a096:	f005 fdff 	bl	801fc98 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801a09a:	69fb      	ldr	r3, [r7, #28]
 801a09c:	685b      	ldr	r3, [r3, #4]
 801a09e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801a0a0:	68fb      	ldr	r3, [r7, #12]
 801a0a2:	8a5b      	ldrh	r3, [r3, #18]
 801a0a4:	4618      	mov	r0, r3
 801a0a6:	f7f7 fcd5 	bl	8011a54 <lwip_htons>
 801a0aa:	4603      	mov	r3, r0
 801a0ac:	461a      	mov	r2, r3
 801a0ae:	697b      	ldr	r3, [r7, #20]
 801a0b0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801a0b2:	887b      	ldrh	r3, [r7, #2]
 801a0b4:	4618      	mov	r0, r3
 801a0b6:	f7f7 fccd 	bl	8011a54 <lwip_htons>
 801a0ba:	4603      	mov	r3, r0
 801a0bc:	461a      	mov	r2, r3
 801a0be:	697b      	ldr	r3, [r7, #20]
 801a0c0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801a0c2:	697b      	ldr	r3, [r7, #20]
 801a0c4:	2200      	movs	r2, #0
 801a0c6:	719a      	strb	r2, [r3, #6]
 801a0c8:	2200      	movs	r2, #0
 801a0ca:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a0cc:	69fb      	ldr	r3, [r7, #28]
 801a0ce:	891b      	ldrh	r3, [r3, #8]
 801a0d0:	4618      	mov	r0, r3
 801a0d2:	f7f7 fcbf 	bl	8011a54 <lwip_htons>
 801a0d6:	4603      	mov	r3, r0
 801a0d8:	461a      	mov	r2, r3
 801a0da:	697b      	ldr	r3, [r7, #20]
 801a0dc:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a0de:	2311      	movs	r3, #17
 801a0e0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a0e2:	68fb      	ldr	r3, [r7, #12]
 801a0e4:	7adb      	ldrb	r3, [r3, #11]
 801a0e6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a0e8:	68fb      	ldr	r3, [r7, #12]
 801a0ea:	7a9b      	ldrb	r3, [r3, #10]
 801a0ec:	7cb9      	ldrb	r1, [r7, #18]
 801a0ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a0f0:	9202      	str	r2, [sp, #8]
 801a0f2:	7cfa      	ldrb	r2, [r7, #19]
 801a0f4:	9201      	str	r2, [sp, #4]
 801a0f6:	9300      	str	r3, [sp, #0]
 801a0f8:	460b      	mov	r3, r1
 801a0fa:	687a      	ldr	r2, [r7, #4]
 801a0fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a0fe:	69f8      	ldr	r0, [r7, #28]
 801a100:	f003 fb44 	bl	801d78c <ip4_output_if_src>
 801a104:	4603      	mov	r3, r0
 801a106:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a108:	69fa      	ldr	r2, [r7, #28]
 801a10a:	68bb      	ldr	r3, [r7, #8]
 801a10c:	429a      	cmp	r2, r3
 801a10e:	d004      	beq.n	801a11a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801a110:	69f8      	ldr	r0, [r7, #28]
 801a112:	f7f9 f857 	bl	80131c4 <pbuf_free>
    q = NULL;
 801a116:	2300      	movs	r3, #0
 801a118:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a11a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a11e:	4618      	mov	r0, r3
 801a120:	3720      	adds	r7, #32
 801a122:	46bd      	mov	sp, r7
 801a124:	bd80      	pop	{r7, pc}
 801a126:	bf00      	nop
 801a128:	08023b3c 	.word	0x08023b3c
 801a12c:	08023d28 	.word	0x08023d28
 801a130:	08023b90 	.word	0x08023b90
 801a134:	08023d48 	.word	0x08023d48
 801a138:	08023d68 	.word	0x08023d68
 801a13c:	08023d8c 	.word	0x08023d8c
 801a140:	08023db0 	.word	0x08023db0
 801a144:	08023dd4 	.word	0x08023dd4

0801a148 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a148:	b580      	push	{r7, lr}
 801a14a:	b086      	sub	sp, #24
 801a14c:	af00      	add	r7, sp, #0
 801a14e:	60f8      	str	r0, [r7, #12]
 801a150:	60b9      	str	r1, [r7, #8]
 801a152:	4613      	mov	r3, r2
 801a154:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a156:	68bb      	ldr	r3, [r7, #8]
 801a158:	2b00      	cmp	r3, #0
 801a15a:	d101      	bne.n	801a160 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a15c:	4b39      	ldr	r3, [pc, #228]	; (801a244 <udp_bind+0xfc>)
 801a15e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a160:	68fb      	ldr	r3, [r7, #12]
 801a162:	2b00      	cmp	r3, #0
 801a164:	d109      	bne.n	801a17a <udp_bind+0x32>
 801a166:	4b38      	ldr	r3, [pc, #224]	; (801a248 <udp_bind+0x100>)
 801a168:	f240 32b7 	movw	r2, #951	; 0x3b7
 801a16c:	4937      	ldr	r1, [pc, #220]	; (801a24c <udp_bind+0x104>)
 801a16e:	4838      	ldr	r0, [pc, #224]	; (801a250 <udp_bind+0x108>)
 801a170:	f005 fd92 	bl	801fc98 <iprintf>
 801a174:	f06f 030f 	mvn.w	r3, #15
 801a178:	e060      	b.n	801a23c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a17a:	2300      	movs	r3, #0
 801a17c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a17e:	4b35      	ldr	r3, [pc, #212]	; (801a254 <udp_bind+0x10c>)
 801a180:	681b      	ldr	r3, [r3, #0]
 801a182:	617b      	str	r3, [r7, #20]
 801a184:	e009      	b.n	801a19a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a186:	68fa      	ldr	r2, [r7, #12]
 801a188:	697b      	ldr	r3, [r7, #20]
 801a18a:	429a      	cmp	r2, r3
 801a18c:	d102      	bne.n	801a194 <udp_bind+0x4c>
      rebind = 1;
 801a18e:	2301      	movs	r3, #1
 801a190:	74fb      	strb	r3, [r7, #19]
      break;
 801a192:	e005      	b.n	801a1a0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a194:	697b      	ldr	r3, [r7, #20]
 801a196:	68db      	ldr	r3, [r3, #12]
 801a198:	617b      	str	r3, [r7, #20]
 801a19a:	697b      	ldr	r3, [r7, #20]
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d1f2      	bne.n	801a186 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a1a0:	88fb      	ldrh	r3, [r7, #6]
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d109      	bne.n	801a1ba <udp_bind+0x72>
    port = udp_new_port();
 801a1a6:	f7ff fcc5 	bl	8019b34 <udp_new_port>
 801a1aa:	4603      	mov	r3, r0
 801a1ac:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a1ae:	88fb      	ldrh	r3, [r7, #6]
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d12c      	bne.n	801a20e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a1b4:	f06f 0307 	mvn.w	r3, #7
 801a1b8:	e040      	b.n	801a23c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a1ba:	4b26      	ldr	r3, [pc, #152]	; (801a254 <udp_bind+0x10c>)
 801a1bc:	681b      	ldr	r3, [r3, #0]
 801a1be:	617b      	str	r3, [r7, #20]
 801a1c0:	e022      	b.n	801a208 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a1c2:	68fa      	ldr	r2, [r7, #12]
 801a1c4:	697b      	ldr	r3, [r7, #20]
 801a1c6:	429a      	cmp	r2, r3
 801a1c8:	d01b      	beq.n	801a202 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a1ca:	697b      	ldr	r3, [r7, #20]
 801a1cc:	8a5b      	ldrh	r3, [r3, #18]
 801a1ce:	88fa      	ldrh	r2, [r7, #6]
 801a1d0:	429a      	cmp	r2, r3
 801a1d2:	d116      	bne.n	801a202 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a1d4:	697b      	ldr	r3, [r7, #20]
 801a1d6:	681a      	ldr	r2, [r3, #0]
 801a1d8:	68bb      	ldr	r3, [r7, #8]
 801a1da:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a1dc:	429a      	cmp	r2, r3
 801a1de:	d00d      	beq.n	801a1fc <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a1e0:	68bb      	ldr	r3, [r7, #8]
 801a1e2:	2b00      	cmp	r3, #0
 801a1e4:	d00a      	beq.n	801a1fc <udp_bind+0xb4>
 801a1e6:	68bb      	ldr	r3, [r7, #8]
 801a1e8:	681b      	ldr	r3, [r3, #0]
 801a1ea:	2b00      	cmp	r3, #0
 801a1ec:	d006      	beq.n	801a1fc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a1ee:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a1f0:	2b00      	cmp	r3, #0
 801a1f2:	d003      	beq.n	801a1fc <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a1f4:	697b      	ldr	r3, [r7, #20]
 801a1f6:	681b      	ldr	r3, [r3, #0]
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	d102      	bne.n	801a202 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a1fc:	f06f 0307 	mvn.w	r3, #7
 801a200:	e01c      	b.n	801a23c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a202:	697b      	ldr	r3, [r7, #20]
 801a204:	68db      	ldr	r3, [r3, #12]
 801a206:	617b      	str	r3, [r7, #20]
 801a208:	697b      	ldr	r3, [r7, #20]
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d1d9      	bne.n	801a1c2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a20e:	68bb      	ldr	r3, [r7, #8]
 801a210:	2b00      	cmp	r3, #0
 801a212:	d002      	beq.n	801a21a <udp_bind+0xd2>
 801a214:	68bb      	ldr	r3, [r7, #8]
 801a216:	681b      	ldr	r3, [r3, #0]
 801a218:	e000      	b.n	801a21c <udp_bind+0xd4>
 801a21a:	2300      	movs	r3, #0
 801a21c:	68fa      	ldr	r2, [r7, #12]
 801a21e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a220:	68fb      	ldr	r3, [r7, #12]
 801a222:	88fa      	ldrh	r2, [r7, #6]
 801a224:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a226:	7cfb      	ldrb	r3, [r7, #19]
 801a228:	2b00      	cmp	r3, #0
 801a22a:	d106      	bne.n	801a23a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a22c:	4b09      	ldr	r3, [pc, #36]	; (801a254 <udp_bind+0x10c>)
 801a22e:	681a      	ldr	r2, [r3, #0]
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a234:	4a07      	ldr	r2, [pc, #28]	; (801a254 <udp_bind+0x10c>)
 801a236:	68fb      	ldr	r3, [r7, #12]
 801a238:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a23a:	2300      	movs	r3, #0
}
 801a23c:	4618      	mov	r0, r3
 801a23e:	3718      	adds	r7, #24
 801a240:	46bd      	mov	sp, r7
 801a242:	bd80      	pop	{r7, pc}
 801a244:	08024b8c 	.word	0x08024b8c
 801a248:	08023b3c 	.word	0x08023b3c
 801a24c:	08023e04 	.word	0x08023e04
 801a250:	08023b90 	.word	0x08023b90
 801a254:	20013a0c 	.word	0x20013a0c

0801a258 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a258:	b580      	push	{r7, lr}
 801a25a:	b086      	sub	sp, #24
 801a25c:	af00      	add	r7, sp, #0
 801a25e:	60f8      	str	r0, [r7, #12]
 801a260:	60b9      	str	r1, [r7, #8]
 801a262:	4613      	mov	r3, r2
 801a264:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801a266:	68fb      	ldr	r3, [r7, #12]
 801a268:	2b00      	cmp	r3, #0
 801a26a:	d109      	bne.n	801a280 <udp_connect+0x28>
 801a26c:	4b2c      	ldr	r3, [pc, #176]	; (801a320 <udp_connect+0xc8>)
 801a26e:	f240 4235 	movw	r2, #1077	; 0x435
 801a272:	492c      	ldr	r1, [pc, #176]	; (801a324 <udp_connect+0xcc>)
 801a274:	482c      	ldr	r0, [pc, #176]	; (801a328 <udp_connect+0xd0>)
 801a276:	f005 fd0f 	bl	801fc98 <iprintf>
 801a27a:	f06f 030f 	mvn.w	r3, #15
 801a27e:	e04b      	b.n	801a318 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801a280:	68bb      	ldr	r3, [r7, #8]
 801a282:	2b00      	cmp	r3, #0
 801a284:	d109      	bne.n	801a29a <udp_connect+0x42>
 801a286:	4b26      	ldr	r3, [pc, #152]	; (801a320 <udp_connect+0xc8>)
 801a288:	f240 4236 	movw	r2, #1078	; 0x436
 801a28c:	4927      	ldr	r1, [pc, #156]	; (801a32c <udp_connect+0xd4>)
 801a28e:	4826      	ldr	r0, [pc, #152]	; (801a328 <udp_connect+0xd0>)
 801a290:	f005 fd02 	bl	801fc98 <iprintf>
 801a294:	f06f 030f 	mvn.w	r3, #15
 801a298:	e03e      	b.n	801a318 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801a29a:	68fb      	ldr	r3, [r7, #12]
 801a29c:	8a5b      	ldrh	r3, [r3, #18]
 801a29e:	2b00      	cmp	r3, #0
 801a2a0:	d10f      	bne.n	801a2c2 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a2a2:	68f9      	ldr	r1, [r7, #12]
 801a2a4:	68fb      	ldr	r3, [r7, #12]
 801a2a6:	8a5b      	ldrh	r3, [r3, #18]
 801a2a8:	461a      	mov	r2, r3
 801a2aa:	68f8      	ldr	r0, [r7, #12]
 801a2ac:	f7ff ff4c 	bl	801a148 <udp_bind>
 801a2b0:	4603      	mov	r3, r0
 801a2b2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801a2b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	d002      	beq.n	801a2c2 <udp_connect+0x6a>
      return err;
 801a2bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a2c0:	e02a      	b.n	801a318 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801a2c2:	68bb      	ldr	r3, [r7, #8]
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d002      	beq.n	801a2ce <udp_connect+0x76>
 801a2c8:	68bb      	ldr	r3, [r7, #8]
 801a2ca:	681b      	ldr	r3, [r3, #0]
 801a2cc:	e000      	b.n	801a2d0 <udp_connect+0x78>
 801a2ce:	2300      	movs	r3, #0
 801a2d0:	68fa      	ldr	r2, [r7, #12]
 801a2d2:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801a2d4:	68fb      	ldr	r3, [r7, #12]
 801a2d6:	88fa      	ldrh	r2, [r7, #6]
 801a2d8:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801a2da:	68fb      	ldr	r3, [r7, #12]
 801a2dc:	7c1b      	ldrb	r3, [r3, #16]
 801a2de:	f043 0304 	orr.w	r3, r3, #4
 801a2e2:	b2da      	uxtb	r2, r3
 801a2e4:	68fb      	ldr	r3, [r7, #12]
 801a2e6:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a2e8:	4b11      	ldr	r3, [pc, #68]	; (801a330 <udp_connect+0xd8>)
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	617b      	str	r3, [r7, #20]
 801a2ee:	e008      	b.n	801a302 <udp_connect+0xaa>
    if (pcb == ipcb) {
 801a2f0:	68fa      	ldr	r2, [r7, #12]
 801a2f2:	697b      	ldr	r3, [r7, #20]
 801a2f4:	429a      	cmp	r2, r3
 801a2f6:	d101      	bne.n	801a2fc <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801a2f8:	2300      	movs	r3, #0
 801a2fa:	e00d      	b.n	801a318 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a2fc:	697b      	ldr	r3, [r7, #20]
 801a2fe:	68db      	ldr	r3, [r3, #12]
 801a300:	617b      	str	r3, [r7, #20]
 801a302:	697b      	ldr	r3, [r7, #20]
 801a304:	2b00      	cmp	r3, #0
 801a306:	d1f3      	bne.n	801a2f0 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801a308:	4b09      	ldr	r3, [pc, #36]	; (801a330 <udp_connect+0xd8>)
 801a30a:	681a      	ldr	r2, [r3, #0]
 801a30c:	68fb      	ldr	r3, [r7, #12]
 801a30e:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801a310:	4a07      	ldr	r2, [pc, #28]	; (801a330 <udp_connect+0xd8>)
 801a312:	68fb      	ldr	r3, [r7, #12]
 801a314:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801a316:	2300      	movs	r3, #0
}
 801a318:	4618      	mov	r0, r3
 801a31a:	3718      	adds	r7, #24
 801a31c:	46bd      	mov	sp, r7
 801a31e:	bd80      	pop	{r7, pc}
 801a320:	08023b3c 	.word	0x08023b3c
 801a324:	08023e1c 	.word	0x08023e1c
 801a328:	08023b90 	.word	0x08023b90
 801a32c:	08023e38 	.word	0x08023e38
 801a330:	20013a0c 	.word	0x20013a0c

0801a334 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a334:	b580      	push	{r7, lr}
 801a336:	b084      	sub	sp, #16
 801a338:	af00      	add	r7, sp, #0
 801a33a:	60f8      	str	r0, [r7, #12]
 801a33c:	60b9      	str	r1, [r7, #8]
 801a33e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a340:	68fb      	ldr	r3, [r7, #12]
 801a342:	2b00      	cmp	r3, #0
 801a344:	d107      	bne.n	801a356 <udp_recv+0x22>
 801a346:	4b08      	ldr	r3, [pc, #32]	; (801a368 <udp_recv+0x34>)
 801a348:	f240 428a 	movw	r2, #1162	; 0x48a
 801a34c:	4907      	ldr	r1, [pc, #28]	; (801a36c <udp_recv+0x38>)
 801a34e:	4808      	ldr	r0, [pc, #32]	; (801a370 <udp_recv+0x3c>)
 801a350:	f005 fca2 	bl	801fc98 <iprintf>
 801a354:	e005      	b.n	801a362 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a356:	68fb      	ldr	r3, [r7, #12]
 801a358:	68ba      	ldr	r2, [r7, #8]
 801a35a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a35c:	68fb      	ldr	r3, [r7, #12]
 801a35e:	687a      	ldr	r2, [r7, #4]
 801a360:	61da      	str	r2, [r3, #28]
}
 801a362:	3710      	adds	r7, #16
 801a364:	46bd      	mov	sp, r7
 801a366:	bd80      	pop	{r7, pc}
 801a368:	08023b3c 	.word	0x08023b3c
 801a36c:	08023e70 	.word	0x08023e70
 801a370:	08023b90 	.word	0x08023b90

0801a374 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801a374:	b580      	push	{r7, lr}
 801a376:	b084      	sub	sp, #16
 801a378:	af00      	add	r7, sp, #0
 801a37a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	d107      	bne.n	801a392 <udp_remove+0x1e>
 801a382:	4b19      	ldr	r3, [pc, #100]	; (801a3e8 <udp_remove+0x74>)
 801a384:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801a388:	4918      	ldr	r1, [pc, #96]	; (801a3ec <udp_remove+0x78>)
 801a38a:	4819      	ldr	r0, [pc, #100]	; (801a3f0 <udp_remove+0x7c>)
 801a38c:	f005 fc84 	bl	801fc98 <iprintf>
 801a390:	e026      	b.n	801a3e0 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801a392:	4b18      	ldr	r3, [pc, #96]	; (801a3f4 <udp_remove+0x80>)
 801a394:	681b      	ldr	r3, [r3, #0]
 801a396:	687a      	ldr	r2, [r7, #4]
 801a398:	429a      	cmp	r2, r3
 801a39a:	d105      	bne.n	801a3a8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801a39c:	4b15      	ldr	r3, [pc, #84]	; (801a3f4 <udp_remove+0x80>)
 801a39e:	681b      	ldr	r3, [r3, #0]
 801a3a0:	68db      	ldr	r3, [r3, #12]
 801a3a2:	4a14      	ldr	r2, [pc, #80]	; (801a3f4 <udp_remove+0x80>)
 801a3a4:	6013      	str	r3, [r2, #0]
 801a3a6:	e017      	b.n	801a3d8 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a3a8:	4b12      	ldr	r3, [pc, #72]	; (801a3f4 <udp_remove+0x80>)
 801a3aa:	681b      	ldr	r3, [r3, #0]
 801a3ac:	60fb      	str	r3, [r7, #12]
 801a3ae:	e010      	b.n	801a3d2 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801a3b0:	68fb      	ldr	r3, [r7, #12]
 801a3b2:	68db      	ldr	r3, [r3, #12]
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d009      	beq.n	801a3cc <udp_remove+0x58>
 801a3b8:	68fb      	ldr	r3, [r7, #12]
 801a3ba:	68db      	ldr	r3, [r3, #12]
 801a3bc:	687a      	ldr	r2, [r7, #4]
 801a3be:	429a      	cmp	r2, r3
 801a3c0:	d104      	bne.n	801a3cc <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801a3c2:	687b      	ldr	r3, [r7, #4]
 801a3c4:	68da      	ldr	r2, [r3, #12]
 801a3c6:	68fb      	ldr	r3, [r7, #12]
 801a3c8:	60da      	str	r2, [r3, #12]
        break;
 801a3ca:	e005      	b.n	801a3d8 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a3cc:	68fb      	ldr	r3, [r7, #12]
 801a3ce:	68db      	ldr	r3, [r3, #12]
 801a3d0:	60fb      	str	r3, [r7, #12]
 801a3d2:	68fb      	ldr	r3, [r7, #12]
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	d1eb      	bne.n	801a3b0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801a3d8:	6879      	ldr	r1, [r7, #4]
 801a3da:	2000      	movs	r0, #0
 801a3dc:	f7f8 f842 	bl	8012464 <memp_free>
}
 801a3e0:	3710      	adds	r7, #16
 801a3e2:	46bd      	mov	sp, r7
 801a3e4:	bd80      	pop	{r7, pc}
 801a3e6:	bf00      	nop
 801a3e8:	08023b3c 	.word	0x08023b3c
 801a3ec:	08023e88 	.word	0x08023e88
 801a3f0:	08023b90 	.word	0x08023b90
 801a3f4:	20013a0c 	.word	0x20013a0c

0801a3f8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801a3f8:	b580      	push	{r7, lr}
 801a3fa:	b082      	sub	sp, #8
 801a3fc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801a3fe:	2000      	movs	r0, #0
 801a400:	f7f7 ffde 	bl	80123c0 <memp_malloc>
 801a404:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801a406:	687b      	ldr	r3, [r7, #4]
 801a408:	2b00      	cmp	r3, #0
 801a40a:	d007      	beq.n	801a41c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801a40c:	2220      	movs	r2, #32
 801a40e:	2100      	movs	r1, #0
 801a410:	6878      	ldr	r0, [r7, #4]
 801a412:	f005 fbde 	bl	801fbd2 <memset>
    pcb->ttl = UDP_TTL;
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	22ff      	movs	r2, #255	; 0xff
 801a41a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801a41c:	687b      	ldr	r3, [r7, #4]
}
 801a41e:	4618      	mov	r0, r3
 801a420:	3708      	adds	r7, #8
 801a422:	46bd      	mov	sp, r7
 801a424:	bd80      	pop	{r7, pc}

0801a426 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801a426:	b580      	push	{r7, lr}
 801a428:	b084      	sub	sp, #16
 801a42a:	af00      	add	r7, sp, #0
 801a42c:	4603      	mov	r3, r0
 801a42e:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801a430:	f7ff ffe2 	bl	801a3f8 <udp_new>
 801a434:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801a436:	68fb      	ldr	r3, [r7, #12]
}
 801a438:	4618      	mov	r0, r3
 801a43a:	3710      	adds	r7, #16
 801a43c:	46bd      	mov	sp, r7
 801a43e:	bd80      	pop	{r7, pc}

0801a440 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a440:	b480      	push	{r7}
 801a442:	b085      	sub	sp, #20
 801a444:	af00      	add	r7, sp, #0
 801a446:	6078      	str	r0, [r7, #4]
 801a448:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	2b00      	cmp	r3, #0
 801a44e:	d01e      	beq.n	801a48e <udp_netif_ip_addr_changed+0x4e>
 801a450:	687b      	ldr	r3, [r7, #4]
 801a452:	681b      	ldr	r3, [r3, #0]
 801a454:	2b00      	cmp	r3, #0
 801a456:	d01a      	beq.n	801a48e <udp_netif_ip_addr_changed+0x4e>
 801a458:	683b      	ldr	r3, [r7, #0]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	d017      	beq.n	801a48e <udp_netif_ip_addr_changed+0x4e>
 801a45e:	683b      	ldr	r3, [r7, #0]
 801a460:	681b      	ldr	r3, [r3, #0]
 801a462:	2b00      	cmp	r3, #0
 801a464:	d013      	beq.n	801a48e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a466:	4b0d      	ldr	r3, [pc, #52]	; (801a49c <udp_netif_ip_addr_changed+0x5c>)
 801a468:	681b      	ldr	r3, [r3, #0]
 801a46a:	60fb      	str	r3, [r7, #12]
 801a46c:	e00c      	b.n	801a488 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a46e:	68fb      	ldr	r3, [r7, #12]
 801a470:	681a      	ldr	r2, [r3, #0]
 801a472:	687b      	ldr	r3, [r7, #4]
 801a474:	681b      	ldr	r3, [r3, #0]
 801a476:	429a      	cmp	r2, r3
 801a478:	d103      	bne.n	801a482 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a47a:	683b      	ldr	r3, [r7, #0]
 801a47c:	681a      	ldr	r2, [r3, #0]
 801a47e:	68fb      	ldr	r3, [r7, #12]
 801a480:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a482:	68fb      	ldr	r3, [r7, #12]
 801a484:	68db      	ldr	r3, [r3, #12]
 801a486:	60fb      	str	r3, [r7, #12]
 801a488:	68fb      	ldr	r3, [r7, #12]
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	d1ef      	bne.n	801a46e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a48e:	bf00      	nop
 801a490:	3714      	adds	r7, #20
 801a492:	46bd      	mov	sp, r7
 801a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a498:	4770      	bx	lr
 801a49a:	bf00      	nop
 801a49c:	20013a0c 	.word	0x20013a0c

0801a4a0 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 801a4a0:	b580      	push	{r7, lr}
 801a4a2:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 801a4a4:	4b20      	ldr	r3, [pc, #128]	; (801a528 <dhcp_inc_pcb_refcount+0x88>)
 801a4a6:	781b      	ldrb	r3, [r3, #0]
 801a4a8:	2b00      	cmp	r3, #0
 801a4aa:	d133      	bne.n	801a514 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801a4ac:	4b1f      	ldr	r3, [pc, #124]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4ae:	681b      	ldr	r3, [r3, #0]
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d005      	beq.n	801a4c0 <dhcp_inc_pcb_refcount+0x20>
 801a4b4:	4b1e      	ldr	r3, [pc, #120]	; (801a530 <dhcp_inc_pcb_refcount+0x90>)
 801a4b6:	22e5      	movs	r2, #229	; 0xe5
 801a4b8:	491e      	ldr	r1, [pc, #120]	; (801a534 <dhcp_inc_pcb_refcount+0x94>)
 801a4ba:	481f      	ldr	r0, [pc, #124]	; (801a538 <dhcp_inc_pcb_refcount+0x98>)
 801a4bc:	f005 fbec 	bl	801fc98 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 801a4c0:	f7ff ff9a 	bl	801a3f8 <udp_new>
 801a4c4:	4603      	mov	r3, r0
 801a4c6:	4a19      	ldr	r2, [pc, #100]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4c8:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 801a4ca:	4b18      	ldr	r3, [pc, #96]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4cc:	681b      	ldr	r3, [r3, #0]
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d102      	bne.n	801a4d8 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 801a4d2:	f04f 33ff 	mov.w	r3, #4294967295
 801a4d6:	e024      	b.n	801a522 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801a4d8:	4b14      	ldr	r3, [pc, #80]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4da:	681b      	ldr	r3, [r3, #0]
 801a4dc:	7a5a      	ldrb	r2, [r3, #9]
 801a4de:	4b13      	ldr	r3, [pc, #76]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4e0:	681b      	ldr	r3, [r3, #0]
 801a4e2:	f042 0220 	orr.w	r2, r2, #32
 801a4e6:	b2d2      	uxtb	r2, r2
 801a4e8:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801a4ea:	4b10      	ldr	r3, [pc, #64]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4ec:	681b      	ldr	r3, [r3, #0]
 801a4ee:	2244      	movs	r2, #68	; 0x44
 801a4f0:	4912      	ldr	r1, [pc, #72]	; (801a53c <dhcp_inc_pcb_refcount+0x9c>)
 801a4f2:	4618      	mov	r0, r3
 801a4f4:	f7ff fe28 	bl	801a148 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801a4f8:	4b0c      	ldr	r3, [pc, #48]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a4fa:	681b      	ldr	r3, [r3, #0]
 801a4fc:	2243      	movs	r2, #67	; 0x43
 801a4fe:	490f      	ldr	r1, [pc, #60]	; (801a53c <dhcp_inc_pcb_refcount+0x9c>)
 801a500:	4618      	mov	r0, r3
 801a502:	f7ff fea9 	bl	801a258 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801a506:	4b09      	ldr	r3, [pc, #36]	; (801a52c <dhcp_inc_pcb_refcount+0x8c>)
 801a508:	681b      	ldr	r3, [r3, #0]
 801a50a:	2200      	movs	r2, #0
 801a50c:	490c      	ldr	r1, [pc, #48]	; (801a540 <dhcp_inc_pcb_refcount+0xa0>)
 801a50e:	4618      	mov	r0, r3
 801a510:	f7ff ff10 	bl	801a334 <udp_recv>
  }

  dhcp_pcb_refcount++;
 801a514:	4b04      	ldr	r3, [pc, #16]	; (801a528 <dhcp_inc_pcb_refcount+0x88>)
 801a516:	781b      	ldrb	r3, [r3, #0]
 801a518:	3301      	adds	r3, #1
 801a51a:	b2da      	uxtb	r2, r3
 801a51c:	4b02      	ldr	r3, [pc, #8]	; (801a528 <dhcp_inc_pcb_refcount+0x88>)
 801a51e:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 801a520:	2300      	movs	r3, #0
}
 801a522:	4618      	mov	r0, r3
 801a524:	bd80      	pop	{r7, pc}
 801a526:	bf00      	nop
 801a528:	2000aff0 	.word	0x2000aff0
 801a52c:	2000afec 	.word	0x2000afec
 801a530:	08023ea0 	.word	0x08023ea0
 801a534:	08023ed8 	.word	0x08023ed8
 801a538:	08023f00 	.word	0x08023f00
 801a53c:	08024b8c 	.word	0x08024b8c
 801a540:	0801bdd5 	.word	0x0801bdd5

0801a544 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 801a544:	b580      	push	{r7, lr}
 801a546:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801a548:	4b0e      	ldr	r3, [pc, #56]	; (801a584 <dhcp_dec_pcb_refcount+0x40>)
 801a54a:	781b      	ldrb	r3, [r3, #0]
 801a54c:	2b00      	cmp	r3, #0
 801a54e:	d105      	bne.n	801a55c <dhcp_dec_pcb_refcount+0x18>
 801a550:	4b0d      	ldr	r3, [pc, #52]	; (801a588 <dhcp_dec_pcb_refcount+0x44>)
 801a552:	22ff      	movs	r2, #255	; 0xff
 801a554:	490d      	ldr	r1, [pc, #52]	; (801a58c <dhcp_dec_pcb_refcount+0x48>)
 801a556:	480e      	ldr	r0, [pc, #56]	; (801a590 <dhcp_dec_pcb_refcount+0x4c>)
 801a558:	f005 fb9e 	bl	801fc98 <iprintf>
  dhcp_pcb_refcount--;
 801a55c:	4b09      	ldr	r3, [pc, #36]	; (801a584 <dhcp_dec_pcb_refcount+0x40>)
 801a55e:	781b      	ldrb	r3, [r3, #0]
 801a560:	3b01      	subs	r3, #1
 801a562:	b2da      	uxtb	r2, r3
 801a564:	4b07      	ldr	r3, [pc, #28]	; (801a584 <dhcp_dec_pcb_refcount+0x40>)
 801a566:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 801a568:	4b06      	ldr	r3, [pc, #24]	; (801a584 <dhcp_dec_pcb_refcount+0x40>)
 801a56a:	781b      	ldrb	r3, [r3, #0]
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	d107      	bne.n	801a580 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 801a570:	4b08      	ldr	r3, [pc, #32]	; (801a594 <dhcp_dec_pcb_refcount+0x50>)
 801a572:	681b      	ldr	r3, [r3, #0]
 801a574:	4618      	mov	r0, r3
 801a576:	f7ff fefd 	bl	801a374 <udp_remove>
    dhcp_pcb = NULL;
 801a57a:	4b06      	ldr	r3, [pc, #24]	; (801a594 <dhcp_dec_pcb_refcount+0x50>)
 801a57c:	2200      	movs	r2, #0
 801a57e:	601a      	str	r2, [r3, #0]
  }
}
 801a580:	bf00      	nop
 801a582:	bd80      	pop	{r7, pc}
 801a584:	2000aff0 	.word	0x2000aff0
 801a588:	08023ea0 	.word	0x08023ea0
 801a58c:	08023f28 	.word	0x08023f28
 801a590:	08023f00 	.word	0x08023f00
 801a594:	2000afec 	.word	0x2000afec

0801a598 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 801a598:	b580      	push	{r7, lr}
 801a59a:	b084      	sub	sp, #16
 801a59c:	af00      	add	r7, sp, #0
 801a59e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801a5a0:	687b      	ldr	r3, [r7, #4]
 801a5a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a5a4:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801a5a6:	210c      	movs	r1, #12
 801a5a8:	68f8      	ldr	r0, [r7, #12]
 801a5aa:	f001 f855 	bl	801b658 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801a5ae:	4b06      	ldr	r3, [pc, #24]	; (801a5c8 <dhcp_handle_nak+0x30>)
 801a5b0:	4a05      	ldr	r2, [pc, #20]	; (801a5c8 <dhcp_handle_nak+0x30>)
 801a5b2:	4905      	ldr	r1, [pc, #20]	; (801a5c8 <dhcp_handle_nak+0x30>)
 801a5b4:	6878      	ldr	r0, [r7, #4]
 801a5b6:	f7f8 f8f7 	bl	80127a8 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 801a5ba:	6878      	ldr	r0, [r7, #4]
 801a5bc:	f000 fc48 	bl	801ae50 <dhcp_discover>
}
 801a5c0:	bf00      	nop
 801a5c2:	3710      	adds	r7, #16
 801a5c4:	46bd      	mov	sp, r7
 801a5c6:	bd80      	pop	{r7, pc}
 801a5c8:	08024b8c 	.word	0x08024b8c

0801a5cc <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 801a5cc:	b580      	push	{r7, lr}
 801a5ce:	b084      	sub	sp, #16
 801a5d0:	af00      	add	r7, sp, #0
 801a5d2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801a5d4:	687b      	ldr	r3, [r7, #4]
 801a5d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a5d8:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801a5da:	2108      	movs	r1, #8
 801a5dc:	68f8      	ldr	r0, [r7, #12]
 801a5de:	f001 f83b 	bl	801b658 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801a5e2:	68fb      	ldr	r3, [r7, #12]
 801a5e4:	331c      	adds	r3, #28
 801a5e6:	2200      	movs	r2, #0
 801a5e8:	4619      	mov	r1, r3
 801a5ea:	6878      	ldr	r0, [r7, #4]
 801a5ec:	f002 fb3c 	bl	801cc68 <etharp_query>
 801a5f0:	4603      	mov	r3, r0
 801a5f2:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 801a5f4:	68fb      	ldr	r3, [r7, #12]
 801a5f6:	799b      	ldrb	r3, [r3, #6]
 801a5f8:	2bff      	cmp	r3, #255	; 0xff
 801a5fa:	d005      	beq.n	801a608 <dhcp_check+0x3c>
    dhcp->tries++;
 801a5fc:	68fb      	ldr	r3, [r7, #12]
 801a5fe:	799b      	ldrb	r3, [r3, #6]
 801a600:	3301      	adds	r3, #1
 801a602:	b2da      	uxtb	r2, r3
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 801a608:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 801a60c:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801a60e:	893b      	ldrh	r3, [r7, #8]
 801a610:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801a614:	4a06      	ldr	r2, [pc, #24]	; (801a630 <dhcp_check+0x64>)
 801a616:	fb82 1203 	smull	r1, r2, r2, r3
 801a61a:	1152      	asrs	r2, r2, #5
 801a61c:	17db      	asrs	r3, r3, #31
 801a61e:	1ad3      	subs	r3, r2, r3
 801a620:	b29a      	uxth	r2, r3
 801a622:	68fb      	ldr	r3, [r7, #12]
 801a624:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 801a626:	bf00      	nop
 801a628:	3710      	adds	r7, #16
 801a62a:	46bd      	mov	sp, r7
 801a62c:	bd80      	pop	{r7, pc}
 801a62e:	bf00      	nop
 801a630:	10624dd3 	.word	0x10624dd3

0801a634 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 801a634:	b580      	push	{r7, lr}
 801a636:	b084      	sub	sp, #16
 801a638:	af00      	add	r7, sp, #0
 801a63a:	6078      	str	r0, [r7, #4]
 801a63c:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801a63e:	687b      	ldr	r3, [r7, #4]
 801a640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a642:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801a644:	4b0c      	ldr	r3, [pc, #48]	; (801a678 <dhcp_handle_offer+0x44>)
 801a646:	789b      	ldrb	r3, [r3, #2]
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d011      	beq.n	801a670 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 801a64c:	68fb      	ldr	r3, [r7, #12]
 801a64e:	2200      	movs	r2, #0
 801a650:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801a652:	4b0a      	ldr	r3, [pc, #40]	; (801a67c <dhcp_handle_offer+0x48>)
 801a654:	689b      	ldr	r3, [r3, #8]
 801a656:	4618      	mov	r0, r3
 801a658:	f7f7 fa11 	bl	8011a7e <lwip_htonl>
 801a65c:	4602      	mov	r2, r0
 801a65e:	68fb      	ldr	r3, [r7, #12]
 801a660:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801a662:	683b      	ldr	r3, [r7, #0]
 801a664:	691a      	ldr	r2, [r3, #16]
 801a666:	68fb      	ldr	r3, [r7, #12]
 801a668:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 801a66a:	6878      	ldr	r0, [r7, #4]
 801a66c:	f000 f808 	bl	801a680 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 801a670:	bf00      	nop
 801a672:	3710      	adds	r7, #16
 801a674:	46bd      	mov	sp, r7
 801a676:	bd80      	pop	{r7, pc}
 801a678:	20013a10 	.word	0x20013a10
 801a67c:	20013a18 	.word	0x20013a18

0801a680 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 801a680:	b5b0      	push	{r4, r5, r7, lr}
 801a682:	b08a      	sub	sp, #40	; 0x28
 801a684:	af02      	add	r7, sp, #8
 801a686:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801a688:	687b      	ldr	r3, [r7, #4]
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	d109      	bne.n	801a6a2 <dhcp_select+0x22>
 801a68e:	4b71      	ldr	r3, [pc, #452]	; (801a854 <dhcp_select+0x1d4>)
 801a690:	f240 1277 	movw	r2, #375	; 0x177
 801a694:	4970      	ldr	r1, [pc, #448]	; (801a858 <dhcp_select+0x1d8>)
 801a696:	4871      	ldr	r0, [pc, #452]	; (801a85c <dhcp_select+0x1dc>)
 801a698:	f005 fafe 	bl	801fc98 <iprintf>
 801a69c:	f06f 030f 	mvn.w	r3, #15
 801a6a0:	e0d3      	b.n	801a84a <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 801a6a2:	687b      	ldr	r3, [r7, #4]
 801a6a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a6a6:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801a6a8:	69bb      	ldr	r3, [r7, #24]
 801a6aa:	2b00      	cmp	r3, #0
 801a6ac:	d109      	bne.n	801a6c2 <dhcp_select+0x42>
 801a6ae:	4b69      	ldr	r3, [pc, #420]	; (801a854 <dhcp_select+0x1d4>)
 801a6b0:	f240 1279 	movw	r2, #377	; 0x179
 801a6b4:	496a      	ldr	r1, [pc, #424]	; (801a860 <dhcp_select+0x1e0>)
 801a6b6:	4869      	ldr	r0, [pc, #420]	; (801a85c <dhcp_select+0x1dc>)
 801a6b8:	f005 faee 	bl	801fc98 <iprintf>
 801a6bc:	f06f 0305 	mvn.w	r3, #5
 801a6c0:	e0c3      	b.n	801a84a <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 801a6c2:	2101      	movs	r1, #1
 801a6c4:	69b8      	ldr	r0, [r7, #24]
 801a6c6:	f000 ffc7 	bl	801b658 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801a6ca:	f107 030c 	add.w	r3, r7, #12
 801a6ce:	2203      	movs	r2, #3
 801a6d0:	69b9      	ldr	r1, [r7, #24]
 801a6d2:	6878      	ldr	r0, [r7, #4]
 801a6d4:	f001 fc4c 	bl	801bf70 <dhcp_create_msg>
 801a6d8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801a6da:	697b      	ldr	r3, [r7, #20]
 801a6dc:	2b00      	cmp	r3, #0
 801a6de:	f000 8085 	beq.w	801a7ec <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801a6e2:	697b      	ldr	r3, [r7, #20]
 801a6e4:	685b      	ldr	r3, [r3, #4]
 801a6e6:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801a6e8:	89b8      	ldrh	r0, [r7, #12]
 801a6ea:	693b      	ldr	r3, [r7, #16]
 801a6ec:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a6f0:	2302      	movs	r3, #2
 801a6f2:	2239      	movs	r2, #57	; 0x39
 801a6f4:	f000 ffca 	bl	801b68c <dhcp_option>
 801a6f8:	4603      	mov	r3, r0
 801a6fa:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801a6fc:	89b8      	ldrh	r0, [r7, #12]
 801a6fe:	693b      	ldr	r3, [r7, #16]
 801a700:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a704:	687b      	ldr	r3, [r7, #4]
 801a706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a708:	461a      	mov	r2, r3
 801a70a:	f001 f819 	bl	801b740 <dhcp_option_short>
 801a70e:	4603      	mov	r3, r0
 801a710:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801a712:	89b8      	ldrh	r0, [r7, #12]
 801a714:	693b      	ldr	r3, [r7, #16]
 801a716:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a71a:	2304      	movs	r3, #4
 801a71c:	2232      	movs	r2, #50	; 0x32
 801a71e:	f000 ffb5 	bl	801b68c <dhcp_option>
 801a722:	4603      	mov	r3, r0
 801a724:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801a726:	89bc      	ldrh	r4, [r7, #12]
 801a728:	693b      	ldr	r3, [r7, #16]
 801a72a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801a72e:	69bb      	ldr	r3, [r7, #24]
 801a730:	69db      	ldr	r3, [r3, #28]
 801a732:	4618      	mov	r0, r3
 801a734:	f7f7 f9a3 	bl	8011a7e <lwip_htonl>
 801a738:	4603      	mov	r3, r0
 801a73a:	461a      	mov	r2, r3
 801a73c:	4629      	mov	r1, r5
 801a73e:	4620      	mov	r0, r4
 801a740:	f001 f830 	bl	801b7a4 <dhcp_option_long>
 801a744:	4603      	mov	r3, r0
 801a746:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801a748:	89b8      	ldrh	r0, [r7, #12]
 801a74a:	693b      	ldr	r3, [r7, #16]
 801a74c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a750:	2304      	movs	r3, #4
 801a752:	2236      	movs	r2, #54	; 0x36
 801a754:	f000 ff9a 	bl	801b68c <dhcp_option>
 801a758:	4603      	mov	r3, r0
 801a75a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801a75c:	89bc      	ldrh	r4, [r7, #12]
 801a75e:	693b      	ldr	r3, [r7, #16]
 801a760:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801a764:	69bb      	ldr	r3, [r7, #24]
 801a766:	699b      	ldr	r3, [r3, #24]
 801a768:	4618      	mov	r0, r3
 801a76a:	f7f7 f988 	bl	8011a7e <lwip_htonl>
 801a76e:	4603      	mov	r3, r0
 801a770:	461a      	mov	r2, r3
 801a772:	4629      	mov	r1, r5
 801a774:	4620      	mov	r0, r4
 801a776:	f001 f815 	bl	801b7a4 <dhcp_option_long>
 801a77a:	4603      	mov	r3, r0
 801a77c:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801a77e:	89b8      	ldrh	r0, [r7, #12]
 801a780:	693b      	ldr	r3, [r7, #16]
 801a782:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a786:	2303      	movs	r3, #3
 801a788:	2237      	movs	r2, #55	; 0x37
 801a78a:	f000 ff7f 	bl	801b68c <dhcp_option>
 801a78e:	4603      	mov	r3, r0
 801a790:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801a792:	2300      	movs	r3, #0
 801a794:	77bb      	strb	r3, [r7, #30]
 801a796:	e00e      	b.n	801a7b6 <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801a798:	89b8      	ldrh	r0, [r7, #12]
 801a79a:	693b      	ldr	r3, [r7, #16]
 801a79c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801a7a0:	7fbb      	ldrb	r3, [r7, #30]
 801a7a2:	4a30      	ldr	r2, [pc, #192]	; (801a864 <dhcp_select+0x1e4>)
 801a7a4:	5cd3      	ldrb	r3, [r2, r3]
 801a7a6:	461a      	mov	r2, r3
 801a7a8:	f000 ffa4 	bl	801b6f4 <dhcp_option_byte>
 801a7ac:	4603      	mov	r3, r0
 801a7ae:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801a7b0:	7fbb      	ldrb	r3, [r7, #30]
 801a7b2:	3301      	adds	r3, #1
 801a7b4:	77bb      	strb	r3, [r7, #30]
 801a7b6:	7fbb      	ldrb	r3, [r7, #30]
 801a7b8:	2b02      	cmp	r3, #2
 801a7ba:	d9ed      	bls.n	801a798 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801a7bc:	89b8      	ldrh	r0, [r7, #12]
 801a7be:	693b      	ldr	r3, [r7, #16]
 801a7c0:	33f0      	adds	r3, #240	; 0xf0
 801a7c2:	697a      	ldr	r2, [r7, #20]
 801a7c4:	4619      	mov	r1, r3
 801a7c6:	f001 fca9 	bl	801c11c <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801a7ca:	4b27      	ldr	r3, [pc, #156]	; (801a868 <dhcp_select+0x1e8>)
 801a7cc:	6818      	ldr	r0, [r3, #0]
 801a7ce:	4b27      	ldr	r3, [pc, #156]	; (801a86c <dhcp_select+0x1ec>)
 801a7d0:	9301      	str	r3, [sp, #4]
 801a7d2:	687b      	ldr	r3, [r7, #4]
 801a7d4:	9300      	str	r3, [sp, #0]
 801a7d6:	2343      	movs	r3, #67	; 0x43
 801a7d8:	4a25      	ldr	r2, [pc, #148]	; (801a870 <dhcp_select+0x1f0>)
 801a7da:	6979      	ldr	r1, [r7, #20]
 801a7dc:	f7ff fbce 	bl	8019f7c <udp_sendto_if_src>
 801a7e0:	4603      	mov	r3, r0
 801a7e2:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801a7e4:	6978      	ldr	r0, [r7, #20]
 801a7e6:	f7f8 fced 	bl	80131c4 <pbuf_free>
 801a7ea:	e001      	b.n	801a7f0 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801a7ec:	23ff      	movs	r3, #255	; 0xff
 801a7ee:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801a7f0:	69bb      	ldr	r3, [r7, #24]
 801a7f2:	799b      	ldrb	r3, [r3, #6]
 801a7f4:	2bff      	cmp	r3, #255	; 0xff
 801a7f6:	d005      	beq.n	801a804 <dhcp_select+0x184>
    dhcp->tries++;
 801a7f8:	69bb      	ldr	r3, [r7, #24]
 801a7fa:	799b      	ldrb	r3, [r3, #6]
 801a7fc:	3301      	adds	r3, #1
 801a7fe:	b2da      	uxtb	r2, r3
 801a800:	69bb      	ldr	r3, [r7, #24]
 801a802:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801a804:	69bb      	ldr	r3, [r7, #24]
 801a806:	799b      	ldrb	r3, [r3, #6]
 801a808:	2b05      	cmp	r3, #5
 801a80a:	d80d      	bhi.n	801a828 <dhcp_select+0x1a8>
 801a80c:	69bb      	ldr	r3, [r7, #24]
 801a80e:	799b      	ldrb	r3, [r3, #6]
 801a810:	461a      	mov	r2, r3
 801a812:	2301      	movs	r3, #1
 801a814:	4093      	lsls	r3, r2
 801a816:	b29b      	uxth	r3, r3
 801a818:	461a      	mov	r2, r3
 801a81a:	0152      	lsls	r2, r2, #5
 801a81c:	1ad2      	subs	r2, r2, r3
 801a81e:	0092      	lsls	r2, r2, #2
 801a820:	4413      	add	r3, r2
 801a822:	00db      	lsls	r3, r3, #3
 801a824:	b29b      	uxth	r3, r3
 801a826:	e001      	b.n	801a82c <dhcp_select+0x1ac>
 801a828:	f64e 2360 	movw	r3, #60000	; 0xea60
 801a82c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801a82e:	89fb      	ldrh	r3, [r7, #14]
 801a830:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801a834:	4a0f      	ldr	r2, [pc, #60]	; (801a874 <dhcp_select+0x1f4>)
 801a836:	fb82 1203 	smull	r1, r2, r2, r3
 801a83a:	1152      	asrs	r2, r2, #5
 801a83c:	17db      	asrs	r3, r3, #31
 801a83e:	1ad3      	subs	r3, r2, r3
 801a840:	b29a      	uxth	r2, r3
 801a842:	69bb      	ldr	r3, [r7, #24]
 801a844:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801a846:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801a84a:	4618      	mov	r0, r3
 801a84c:	3720      	adds	r7, #32
 801a84e:	46bd      	mov	sp, r7
 801a850:	bdb0      	pop	{r4, r5, r7, pc}
 801a852:	bf00      	nop
 801a854:	08023ea0 	.word	0x08023ea0
 801a858:	08023f4c 	.word	0x08023f4c
 801a85c:	08023f00 	.word	0x08023f00
 801a860:	08023f68 	.word	0x08023f68
 801a864:	200000f0 	.word	0x200000f0
 801a868:	2000afec 	.word	0x2000afec
 801a86c:	08024b8c 	.word	0x08024b8c
 801a870:	08024b90 	.word	0x08024b90
 801a874:	10624dd3 	.word	0x10624dd3

0801a878 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 801a878:	b580      	push	{r7, lr}
 801a87a:	b082      	sub	sp, #8
 801a87c:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 801a87e:	4b27      	ldr	r3, [pc, #156]	; (801a91c <dhcp_coarse_tmr+0xa4>)
 801a880:	681b      	ldr	r3, [r3, #0]
 801a882:	607b      	str	r3, [r7, #4]
 801a884:	e042      	b.n	801a90c <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801a886:	687b      	ldr	r3, [r7, #4]
 801a888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a88a:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801a88c:	683b      	ldr	r3, [r7, #0]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d039      	beq.n	801a906 <dhcp_coarse_tmr+0x8e>
 801a892:	683b      	ldr	r3, [r7, #0]
 801a894:	795b      	ldrb	r3, [r3, #5]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d035      	beq.n	801a906 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801a89a:	683b      	ldr	r3, [r7, #0]
 801a89c:	8a9b      	ldrh	r3, [r3, #20]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d012      	beq.n	801a8c8 <dhcp_coarse_tmr+0x50>
 801a8a2:	683b      	ldr	r3, [r7, #0]
 801a8a4:	8a5b      	ldrh	r3, [r3, #18]
 801a8a6:	3301      	adds	r3, #1
 801a8a8:	b29a      	uxth	r2, r3
 801a8aa:	683b      	ldr	r3, [r7, #0]
 801a8ac:	825a      	strh	r2, [r3, #18]
 801a8ae:	683b      	ldr	r3, [r7, #0]
 801a8b0:	8a5a      	ldrh	r2, [r3, #18]
 801a8b2:	683b      	ldr	r3, [r7, #0]
 801a8b4:	8a9b      	ldrh	r3, [r3, #20]
 801a8b6:	429a      	cmp	r2, r3
 801a8b8:	d106      	bne.n	801a8c8 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 801a8ba:	6878      	ldr	r0, [r7, #4]
 801a8bc:	f000 fe32 	bl	801b524 <dhcp_release_and_stop>
        dhcp_start(netif);
 801a8c0:	6878      	ldr	r0, [r7, #4]
 801a8c2:	f000 f969 	bl	801ab98 <dhcp_start>
 801a8c6:	e01e      	b.n	801a906 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801a8c8:	683b      	ldr	r3, [r7, #0]
 801a8ca:	8a1b      	ldrh	r3, [r3, #16]
 801a8cc:	2b00      	cmp	r3, #0
 801a8ce:	d00b      	beq.n	801a8e8 <dhcp_coarse_tmr+0x70>
 801a8d0:	683b      	ldr	r3, [r7, #0]
 801a8d2:	8a1b      	ldrh	r3, [r3, #16]
 801a8d4:	1e5a      	subs	r2, r3, #1
 801a8d6:	b291      	uxth	r1, r2
 801a8d8:	683a      	ldr	r2, [r7, #0]
 801a8da:	8211      	strh	r1, [r2, #16]
 801a8dc:	2b01      	cmp	r3, #1
 801a8de:	d103      	bne.n	801a8e8 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 801a8e0:	6878      	ldr	r0, [r7, #4]
 801a8e2:	f000 f8c6 	bl	801aa72 <dhcp_t2_timeout>
 801a8e6:	e00e      	b.n	801a906 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801a8e8:	683b      	ldr	r3, [r7, #0]
 801a8ea:	89db      	ldrh	r3, [r3, #14]
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d00a      	beq.n	801a906 <dhcp_coarse_tmr+0x8e>
 801a8f0:	683b      	ldr	r3, [r7, #0]
 801a8f2:	89db      	ldrh	r3, [r3, #14]
 801a8f4:	1e5a      	subs	r2, r3, #1
 801a8f6:	b291      	uxth	r1, r2
 801a8f8:	683a      	ldr	r2, [r7, #0]
 801a8fa:	81d1      	strh	r1, [r2, #14]
 801a8fc:	2b01      	cmp	r3, #1
 801a8fe:	d102      	bne.n	801a906 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 801a900:	6878      	ldr	r0, [r7, #4]
 801a902:	f000 f888 	bl	801aa16 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 801a906:	687b      	ldr	r3, [r7, #4]
 801a908:	681b      	ldr	r3, [r3, #0]
 801a90a:	607b      	str	r3, [r7, #4]
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	2b00      	cmp	r3, #0
 801a910:	d1b9      	bne.n	801a886 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 801a912:	bf00      	nop
 801a914:	bf00      	nop
 801a916:	3708      	adds	r7, #8
 801a918:	46bd      	mov	sp, r7
 801a91a:	bd80      	pop	{r7, pc}
 801a91c:	200139e4 	.word	0x200139e4

0801a920 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 801a920:	b580      	push	{r7, lr}
 801a922:	b082      	sub	sp, #8
 801a924:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 801a926:	4b16      	ldr	r3, [pc, #88]	; (801a980 <dhcp_fine_tmr+0x60>)
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	607b      	str	r3, [r7, #4]
 801a92c:	e020      	b.n	801a970 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a932:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 801a934:	683b      	ldr	r3, [r7, #0]
 801a936:	2b00      	cmp	r3, #0
 801a938:	d017      	beq.n	801a96a <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 801a93a:	683b      	ldr	r3, [r7, #0]
 801a93c:	891b      	ldrh	r3, [r3, #8]
 801a93e:	2b01      	cmp	r3, #1
 801a940:	d906      	bls.n	801a950 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	891b      	ldrh	r3, [r3, #8]
 801a946:	3b01      	subs	r3, #1
 801a948:	b29a      	uxth	r2, r3
 801a94a:	683b      	ldr	r3, [r7, #0]
 801a94c:	811a      	strh	r2, [r3, #8]
 801a94e:	e00c      	b.n	801a96a <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 801a950:	683b      	ldr	r3, [r7, #0]
 801a952:	891b      	ldrh	r3, [r3, #8]
 801a954:	2b01      	cmp	r3, #1
 801a956:	d108      	bne.n	801a96a <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 801a958:	683b      	ldr	r3, [r7, #0]
 801a95a:	891b      	ldrh	r3, [r3, #8]
 801a95c:	3b01      	subs	r3, #1
 801a95e:	b29a      	uxth	r2, r3
 801a960:	683b      	ldr	r3, [r7, #0]
 801a962:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 801a964:	6878      	ldr	r0, [r7, #4]
 801a966:	f000 f80d 	bl	801a984 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801a96a:	687b      	ldr	r3, [r7, #4]
 801a96c:	681b      	ldr	r3, [r3, #0]
 801a96e:	607b      	str	r3, [r7, #4]
 801a970:	687b      	ldr	r3, [r7, #4]
 801a972:	2b00      	cmp	r3, #0
 801a974:	d1db      	bne.n	801a92e <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 801a976:	bf00      	nop
 801a978:	bf00      	nop
 801a97a:	3708      	adds	r7, #8
 801a97c:	46bd      	mov	sp, r7
 801a97e:	bd80      	pop	{r7, pc}
 801a980:	200139e4 	.word	0x200139e4

0801a984 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 801a984:	b580      	push	{r7, lr}
 801a986:	b084      	sub	sp, #16
 801a988:	af00      	add	r7, sp, #0
 801a98a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801a98c:	687b      	ldr	r3, [r7, #4]
 801a98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a990:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801a992:	68fb      	ldr	r3, [r7, #12]
 801a994:	795b      	ldrb	r3, [r3, #5]
 801a996:	2b0c      	cmp	r3, #12
 801a998:	d003      	beq.n	801a9a2 <dhcp_timeout+0x1e>
 801a99a:	68fb      	ldr	r3, [r7, #12]
 801a99c:	795b      	ldrb	r3, [r3, #5]
 801a99e:	2b06      	cmp	r3, #6
 801a9a0:	d103      	bne.n	801a9aa <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 801a9a2:	6878      	ldr	r0, [r7, #4]
 801a9a4:	f000 fa54 	bl	801ae50 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 801a9a8:	e031      	b.n	801aa0e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801a9aa:	68fb      	ldr	r3, [r7, #12]
 801a9ac:	795b      	ldrb	r3, [r3, #5]
 801a9ae:	2b01      	cmp	r3, #1
 801a9b0:	d10e      	bne.n	801a9d0 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 801a9b2:	68fb      	ldr	r3, [r7, #12]
 801a9b4:	799b      	ldrb	r3, [r3, #6]
 801a9b6:	2b05      	cmp	r3, #5
 801a9b8:	d803      	bhi.n	801a9c2 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 801a9ba:	6878      	ldr	r0, [r7, #4]
 801a9bc:	f7ff fe60 	bl	801a680 <dhcp_select>
}
 801a9c0:	e025      	b.n	801aa0e <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 801a9c2:	6878      	ldr	r0, [r7, #4]
 801a9c4:	f000 fdae 	bl	801b524 <dhcp_release_and_stop>
      dhcp_start(netif);
 801a9c8:	6878      	ldr	r0, [r7, #4]
 801a9ca:	f000 f8e5 	bl	801ab98 <dhcp_start>
}
 801a9ce:	e01e      	b.n	801aa0e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801a9d0:	68fb      	ldr	r3, [r7, #12]
 801a9d2:	795b      	ldrb	r3, [r3, #5]
 801a9d4:	2b08      	cmp	r3, #8
 801a9d6:	d10b      	bne.n	801a9f0 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 801a9d8:	68fb      	ldr	r3, [r7, #12]
 801a9da:	799b      	ldrb	r3, [r3, #6]
 801a9dc:	2b01      	cmp	r3, #1
 801a9de:	d803      	bhi.n	801a9e8 <dhcp_timeout+0x64>
      dhcp_check(netif);
 801a9e0:	6878      	ldr	r0, [r7, #4]
 801a9e2:	f7ff fdf3 	bl	801a5cc <dhcp_check>
}
 801a9e6:	e012      	b.n	801aa0e <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 801a9e8:	6878      	ldr	r0, [r7, #4]
 801a9ea:	f000 fad3 	bl	801af94 <dhcp_bind>
}
 801a9ee:	e00e      	b.n	801aa0e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801a9f0:	68fb      	ldr	r3, [r7, #12]
 801a9f2:	795b      	ldrb	r3, [r3, #5]
 801a9f4:	2b03      	cmp	r3, #3
 801a9f6:	d10a      	bne.n	801aa0e <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 801a9f8:	68fb      	ldr	r3, [r7, #12]
 801a9fa:	799b      	ldrb	r3, [r3, #6]
 801a9fc:	2b01      	cmp	r3, #1
 801a9fe:	d803      	bhi.n	801aa08 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 801aa00:	6878      	ldr	r0, [r7, #4]
 801aa02:	f000 fcd9 	bl	801b3b8 <dhcp_reboot>
}
 801aa06:	e002      	b.n	801aa0e <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 801aa08:	6878      	ldr	r0, [r7, #4]
 801aa0a:	f000 fa21 	bl	801ae50 <dhcp_discover>
}
 801aa0e:	bf00      	nop
 801aa10:	3710      	adds	r7, #16
 801aa12:	46bd      	mov	sp, r7
 801aa14:	bd80      	pop	{r7, pc}

0801aa16 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 801aa16:	b580      	push	{r7, lr}
 801aa18:	b084      	sub	sp, #16
 801aa1a:	af00      	add	r7, sp, #0
 801aa1c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aa22:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801aa24:	68fb      	ldr	r3, [r7, #12]
 801aa26:	795b      	ldrb	r3, [r3, #5]
 801aa28:	2b01      	cmp	r3, #1
 801aa2a:	d007      	beq.n	801aa3c <dhcp_t1_timeout+0x26>
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	795b      	ldrb	r3, [r3, #5]
 801aa30:	2b0a      	cmp	r3, #10
 801aa32:	d003      	beq.n	801aa3c <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 801aa34:	68fb      	ldr	r3, [r7, #12]
 801aa36:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801aa38:	2b05      	cmp	r3, #5
 801aa3a:	d116      	bne.n	801aa6a <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 801aa3c:	6878      	ldr	r0, [r7, #4]
 801aa3e:	f000 fb83 	bl	801b148 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801aa42:	68fb      	ldr	r3, [r7, #12]
 801aa44:	899b      	ldrh	r3, [r3, #12]
 801aa46:	461a      	mov	r2, r3
 801aa48:	68fb      	ldr	r3, [r7, #12]
 801aa4a:	8a5b      	ldrh	r3, [r3, #18]
 801aa4c:	1ad3      	subs	r3, r2, r3
 801aa4e:	2b01      	cmp	r3, #1
 801aa50:	dd0b      	ble.n	801aa6a <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801aa52:	68fb      	ldr	r3, [r7, #12]
 801aa54:	899b      	ldrh	r3, [r3, #12]
 801aa56:	461a      	mov	r2, r3
 801aa58:	68fb      	ldr	r3, [r7, #12]
 801aa5a:	8a5b      	ldrh	r3, [r3, #18]
 801aa5c:	1ad3      	subs	r3, r2, r3
 801aa5e:	0fda      	lsrs	r2, r3, #31
 801aa60:	4413      	add	r3, r2
 801aa62:	105b      	asrs	r3, r3, #1
 801aa64:	b29a      	uxth	r2, r3
 801aa66:	68fb      	ldr	r3, [r7, #12]
 801aa68:	81da      	strh	r2, [r3, #14]
    }
  }
}
 801aa6a:	bf00      	nop
 801aa6c:	3710      	adds	r7, #16
 801aa6e:	46bd      	mov	sp, r7
 801aa70:	bd80      	pop	{r7, pc}

0801aa72 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 801aa72:	b580      	push	{r7, lr}
 801aa74:	b084      	sub	sp, #16
 801aa76:	af00      	add	r7, sp, #0
 801aa78:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aa7e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801aa80:	68fb      	ldr	r3, [r7, #12]
 801aa82:	795b      	ldrb	r3, [r3, #5]
 801aa84:	2b01      	cmp	r3, #1
 801aa86:	d00b      	beq.n	801aaa0 <dhcp_t2_timeout+0x2e>
 801aa88:	68fb      	ldr	r3, [r7, #12]
 801aa8a:	795b      	ldrb	r3, [r3, #5]
 801aa8c:	2b0a      	cmp	r3, #10
 801aa8e:	d007      	beq.n	801aaa0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801aa90:	68fb      	ldr	r3, [r7, #12]
 801aa92:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801aa94:	2b05      	cmp	r3, #5
 801aa96:	d003      	beq.n	801aaa0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801aa98:	68fb      	ldr	r3, [r7, #12]
 801aa9a:	795b      	ldrb	r3, [r3, #5]
 801aa9c:	2b04      	cmp	r3, #4
 801aa9e:	d116      	bne.n	801aace <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 801aaa0:	6878      	ldr	r0, [r7, #4]
 801aaa2:	f000 fbed 	bl	801b280 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801aaa6:	68fb      	ldr	r3, [r7, #12]
 801aaa8:	8a9b      	ldrh	r3, [r3, #20]
 801aaaa:	461a      	mov	r2, r3
 801aaac:	68fb      	ldr	r3, [r7, #12]
 801aaae:	8a5b      	ldrh	r3, [r3, #18]
 801aab0:	1ad3      	subs	r3, r2, r3
 801aab2:	2b01      	cmp	r3, #1
 801aab4:	dd0b      	ble.n	801aace <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801aab6:	68fb      	ldr	r3, [r7, #12]
 801aab8:	8a9b      	ldrh	r3, [r3, #20]
 801aaba:	461a      	mov	r2, r3
 801aabc:	68fb      	ldr	r3, [r7, #12]
 801aabe:	8a5b      	ldrh	r3, [r3, #18]
 801aac0:	1ad3      	subs	r3, r2, r3
 801aac2:	0fda      	lsrs	r2, r3, #31
 801aac4:	4413      	add	r3, r2
 801aac6:	105b      	asrs	r3, r3, #1
 801aac8:	b29a      	uxth	r2, r3
 801aaca:	68fb      	ldr	r3, [r7, #12]
 801aacc:	821a      	strh	r2, [r3, #16]
    }
  }
}
 801aace:	bf00      	nop
 801aad0:	3710      	adds	r7, #16
 801aad2:	46bd      	mov	sp, r7
 801aad4:	bd80      	pop	{r7, pc}
	...

0801aad8 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 801aad8:	b580      	push	{r7, lr}
 801aada:	b084      	sub	sp, #16
 801aadc:	af00      	add	r7, sp, #0
 801aade:	6078      	str	r0, [r7, #4]
 801aae0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801aae2:	687b      	ldr	r3, [r7, #4]
 801aae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aae6:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801aae8:	68fb      	ldr	r3, [r7, #12]
 801aaea:	2200      	movs	r2, #0
 801aaec:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801aaee:	68fb      	ldr	r3, [r7, #12]
 801aaf0:	2200      	movs	r2, #0
 801aaf2:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801aaf4:	4b26      	ldr	r3, [pc, #152]	; (801ab90 <dhcp_handle_ack+0xb8>)
 801aaf6:	78db      	ldrb	r3, [r3, #3]
 801aaf8:	2b00      	cmp	r3, #0
 801aafa:	d003      	beq.n	801ab04 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801aafc:	4b25      	ldr	r3, [pc, #148]	; (801ab94 <dhcp_handle_ack+0xbc>)
 801aafe:	68da      	ldr	r2, [r3, #12]
 801ab00:	68fb      	ldr	r3, [r7, #12]
 801ab02:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801ab04:	4b22      	ldr	r3, [pc, #136]	; (801ab90 <dhcp_handle_ack+0xb8>)
 801ab06:	791b      	ldrb	r3, [r3, #4]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d004      	beq.n	801ab16 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801ab0c:	4b21      	ldr	r3, [pc, #132]	; (801ab94 <dhcp_handle_ack+0xbc>)
 801ab0e:	691a      	ldr	r2, [r3, #16]
 801ab10:	68fb      	ldr	r3, [r7, #12]
 801ab12:	62da      	str	r2, [r3, #44]	; 0x2c
 801ab14:	e004      	b.n	801ab20 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801ab16:	68fb      	ldr	r3, [r7, #12]
 801ab18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ab1a:	085a      	lsrs	r2, r3, #1
 801ab1c:	68fb      	ldr	r3, [r7, #12]
 801ab1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801ab20:	4b1b      	ldr	r3, [pc, #108]	; (801ab90 <dhcp_handle_ack+0xb8>)
 801ab22:	795b      	ldrb	r3, [r3, #5]
 801ab24:	2b00      	cmp	r3, #0
 801ab26:	d004      	beq.n	801ab32 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801ab28:	4b1a      	ldr	r3, [pc, #104]	; (801ab94 <dhcp_handle_ack+0xbc>)
 801ab2a:	695a      	ldr	r2, [r3, #20]
 801ab2c:	68fb      	ldr	r3, [r7, #12]
 801ab2e:	631a      	str	r2, [r3, #48]	; 0x30
 801ab30:	e007      	b.n	801ab42 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801ab32:	68fb      	ldr	r3, [r7, #12]
 801ab34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801ab36:	4613      	mov	r3, r2
 801ab38:	00db      	lsls	r3, r3, #3
 801ab3a:	1a9b      	subs	r3, r3, r2
 801ab3c:	08da      	lsrs	r2, r3, #3
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801ab42:	683b      	ldr	r3, [r7, #0]
 801ab44:	691a      	ldr	r2, [r3, #16]
 801ab46:	68fb      	ldr	r3, [r7, #12]
 801ab48:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801ab4a:	4b11      	ldr	r3, [pc, #68]	; (801ab90 <dhcp_handle_ack+0xb8>)
 801ab4c:	799b      	ldrb	r3, [r3, #6]
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	d00b      	beq.n	801ab6a <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801ab52:	4b10      	ldr	r3, [pc, #64]	; (801ab94 <dhcp_handle_ack+0xbc>)
 801ab54:	699b      	ldr	r3, [r3, #24]
 801ab56:	4618      	mov	r0, r3
 801ab58:	f7f6 ff91 	bl	8011a7e <lwip_htonl>
 801ab5c:	4602      	mov	r2, r0
 801ab5e:	68fb      	ldr	r3, [r7, #12]
 801ab60:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 801ab62:	68fb      	ldr	r3, [r7, #12]
 801ab64:	2201      	movs	r2, #1
 801ab66:	71da      	strb	r2, [r3, #7]
 801ab68:	e002      	b.n	801ab70 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 801ab6a:	68fb      	ldr	r3, [r7, #12]
 801ab6c:	2200      	movs	r2, #0
 801ab6e:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801ab70:	4b07      	ldr	r3, [pc, #28]	; (801ab90 <dhcp_handle_ack+0xb8>)
 801ab72:	79db      	ldrb	r3, [r3, #7]
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d007      	beq.n	801ab88 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801ab78:	4b06      	ldr	r3, [pc, #24]	; (801ab94 <dhcp_handle_ack+0xbc>)
 801ab7a:	69db      	ldr	r3, [r3, #28]
 801ab7c:	4618      	mov	r0, r3
 801ab7e:	f7f6 ff7e 	bl	8011a7e <lwip_htonl>
 801ab82:	4602      	mov	r2, r0
 801ab84:	68fb      	ldr	r3, [r7, #12]
 801ab86:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 801ab88:	bf00      	nop
 801ab8a:	3710      	adds	r7, #16
 801ab8c:	46bd      	mov	sp, r7
 801ab8e:	bd80      	pop	{r7, pc}
 801ab90:	20013a10 	.word	0x20013a10
 801ab94:	20013a18 	.word	0x20013a18

0801ab98 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 801ab98:	b580      	push	{r7, lr}
 801ab9a:	b084      	sub	sp, #16
 801ab9c:	af00      	add	r7, sp, #0
 801ab9e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	d109      	bne.n	801abba <dhcp_start+0x22>
 801aba6:	4b37      	ldr	r3, [pc, #220]	; (801ac84 <dhcp_start+0xec>)
 801aba8:	f240 22e7 	movw	r2, #743	; 0x2e7
 801abac:	4936      	ldr	r1, [pc, #216]	; (801ac88 <dhcp_start+0xf0>)
 801abae:	4837      	ldr	r0, [pc, #220]	; (801ac8c <dhcp_start+0xf4>)
 801abb0:	f005 f872 	bl	801fc98 <iprintf>
 801abb4:	f06f 030f 	mvn.w	r3, #15
 801abb8:	e060      	b.n	801ac7c <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801abba:	687b      	ldr	r3, [r7, #4]
 801abbc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801abc0:	f003 0301 	and.w	r3, r3, #1
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	d109      	bne.n	801abdc <dhcp_start+0x44>
 801abc8:	4b2e      	ldr	r3, [pc, #184]	; (801ac84 <dhcp_start+0xec>)
 801abca:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801abce:	4930      	ldr	r1, [pc, #192]	; (801ac90 <dhcp_start+0xf8>)
 801abd0:	482e      	ldr	r0, [pc, #184]	; (801ac8c <dhcp_start+0xf4>)
 801abd2:	f005 f861 	bl	801fc98 <iprintf>
 801abd6:	f06f 030f 	mvn.w	r3, #15
 801abda:	e04f      	b.n	801ac7c <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801abe0:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801abe2:	687b      	ldr	r3, [r7, #4]
 801abe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801abe6:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801abea:	d202      	bcs.n	801abf2 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 801abec:	f04f 33ff 	mov.w	r3, #4294967295
 801abf0:	e044      	b.n	801ac7c <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 801abf2:	68fb      	ldr	r3, [r7, #12]
 801abf4:	2b00      	cmp	r3, #0
 801abf6:	d10d      	bne.n	801ac14 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801abf8:	2034      	movs	r0, #52	; 0x34
 801abfa:	f7f7 fa5f 	bl	80120bc <mem_malloc>
 801abfe:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 801ac00:	68fb      	ldr	r3, [r7, #12]
 801ac02:	2b00      	cmp	r3, #0
 801ac04:	d102      	bne.n	801ac0c <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 801ac06:	f04f 33ff 	mov.w	r3, #4294967295
 801ac0a:	e037      	b.n	801ac7c <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801ac0c:	687b      	ldr	r3, [r7, #4]
 801ac0e:	68fa      	ldr	r2, [r7, #12]
 801ac10:	625a      	str	r2, [r3, #36]	; 0x24
 801ac12:	e005      	b.n	801ac20 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 801ac14:	68fb      	ldr	r3, [r7, #12]
 801ac16:	791b      	ldrb	r3, [r3, #4]
 801ac18:	2b00      	cmp	r3, #0
 801ac1a:	d001      	beq.n	801ac20 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801ac1c:	f7ff fc92 	bl	801a544 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 801ac20:	2234      	movs	r2, #52	; 0x34
 801ac22:	2100      	movs	r1, #0
 801ac24:	68f8      	ldr	r0, [r7, #12]
 801ac26:	f004 ffd4 	bl	801fbd2 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801ac2a:	f7ff fc39 	bl	801a4a0 <dhcp_inc_pcb_refcount>
 801ac2e:	4603      	mov	r3, r0
 801ac30:	2b00      	cmp	r3, #0
 801ac32:	d002      	beq.n	801ac3a <dhcp_start+0xa2>
    return ERR_MEM;
 801ac34:	f04f 33ff 	mov.w	r3, #4294967295
 801ac38:	e020      	b.n	801ac7c <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 801ac3a:	68fb      	ldr	r3, [r7, #12]
 801ac3c:	2201      	movs	r2, #1
 801ac3e:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 801ac40:	687b      	ldr	r3, [r7, #4]
 801ac42:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ac46:	f003 0304 	and.w	r3, r3, #4
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d105      	bne.n	801ac5a <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 801ac4e:	2102      	movs	r1, #2
 801ac50:	68f8      	ldr	r0, [r7, #12]
 801ac52:	f000 fd01 	bl	801b658 <dhcp_set_state>
    return ERR_OK;
 801ac56:	2300      	movs	r3, #0
 801ac58:	e010      	b.n	801ac7c <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 801ac5a:	6878      	ldr	r0, [r7, #4]
 801ac5c:	f000 f8f8 	bl	801ae50 <dhcp_discover>
 801ac60:	4603      	mov	r3, r0
 801ac62:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 801ac64:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	d005      	beq.n	801ac78 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 801ac6c:	6878      	ldr	r0, [r7, #4]
 801ac6e:	f000 fc59 	bl	801b524 <dhcp_release_and_stop>
    return ERR_MEM;
 801ac72:	f04f 33ff 	mov.w	r3, #4294967295
 801ac76:	e001      	b.n	801ac7c <dhcp_start+0xe4>
  }
  return result;
 801ac78:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801ac7c:	4618      	mov	r0, r3
 801ac7e:	3710      	adds	r7, #16
 801ac80:	46bd      	mov	sp, r7
 801ac82:	bd80      	pop	{r7, pc}
 801ac84:	08023ea0 	.word	0x08023ea0
 801ac88:	08023f84 	.word	0x08023f84
 801ac8c:	08023f00 	.word	0x08023f00
 801ac90:	08023fc8 	.word	0x08023fc8

0801ac94 <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 801ac94:	b580      	push	{r7, lr}
 801ac96:	b084      	sub	sp, #16
 801ac98:	af00      	add	r7, sp, #0
 801ac9a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aca0:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 801aca2:	68fb      	ldr	r3, [r7, #12]
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	d025      	beq.n	801acf4 <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 801aca8:	68fb      	ldr	r3, [r7, #12]
 801acaa:	795b      	ldrb	r3, [r3, #5]
 801acac:	2b0a      	cmp	r3, #10
 801acae:	d008      	beq.n	801acc2 <dhcp_network_changed+0x2e>
 801acb0:	2b0a      	cmp	r3, #10
 801acb2:	dc0d      	bgt.n	801acd0 <dhcp_network_changed+0x3c>
 801acb4:	2b00      	cmp	r3, #0
 801acb6:	d01f      	beq.n	801acf8 <dhcp_network_changed+0x64>
 801acb8:	2b00      	cmp	r3, #0
 801acba:	db09      	blt.n	801acd0 <dhcp_network_changed+0x3c>
 801acbc:	3b03      	subs	r3, #3
 801acbe:	2b02      	cmp	r3, #2
 801acc0:	d806      	bhi.n	801acd0 <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 801acc2:	68fb      	ldr	r3, [r7, #12]
 801acc4:	2200      	movs	r2, #0
 801acc6:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 801acc8:	6878      	ldr	r0, [r7, #4]
 801acca:	f000 fb75 	bl	801b3b8 <dhcp_reboot>
      break;
 801acce:	e014      	b.n	801acfa <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801acd0:	68fb      	ldr	r3, [r7, #12]
 801acd2:	795b      	ldrb	r3, [r3, #5]
 801acd4:	2b0c      	cmp	r3, #12
 801acd6:	d906      	bls.n	801ace6 <dhcp_network_changed+0x52>
 801acd8:	4b09      	ldr	r3, [pc, #36]	; (801ad00 <dhcp_network_changed+0x6c>)
 801acda:	f240 326d 	movw	r2, #877	; 0x36d
 801acde:	4909      	ldr	r1, [pc, #36]	; (801ad04 <dhcp_network_changed+0x70>)
 801ace0:	4809      	ldr	r0, [pc, #36]	; (801ad08 <dhcp_network_changed+0x74>)
 801ace2:	f004 ffd9 	bl	801fc98 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 801ace6:	68fb      	ldr	r3, [r7, #12]
 801ace8:	2200      	movs	r2, #0
 801acea:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 801acec:	6878      	ldr	r0, [r7, #4]
 801acee:	f000 f8af 	bl	801ae50 <dhcp_discover>
      break;
 801acf2:	e002      	b.n	801acfa <dhcp_network_changed+0x66>
    return;
 801acf4:	bf00      	nop
 801acf6:	e000      	b.n	801acfa <dhcp_network_changed+0x66>
      break;
 801acf8:	bf00      	nop
  }
}
 801acfa:	3710      	adds	r7, #16
 801acfc:	46bd      	mov	sp, r7
 801acfe:	bd80      	pop	{r7, pc}
 801ad00:	08023ea0 	.word	0x08023ea0
 801ad04:	08023fec 	.word	0x08023fec
 801ad08:	08023f00 	.word	0x08023f00

0801ad0c <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 801ad0c:	b580      	push	{r7, lr}
 801ad0e:	b084      	sub	sp, #16
 801ad10:	af00      	add	r7, sp, #0
 801ad12:	6078      	str	r0, [r7, #4]
 801ad14:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801ad16:	687b      	ldr	r3, [r7, #4]
 801ad18:	2b00      	cmp	r3, #0
 801ad1a:	d107      	bne.n	801ad2c <dhcp_arp_reply+0x20>
 801ad1c:	4b0e      	ldr	r3, [pc, #56]	; (801ad58 <dhcp_arp_reply+0x4c>)
 801ad1e:	f240 328b 	movw	r2, #907	; 0x38b
 801ad22:	490e      	ldr	r1, [pc, #56]	; (801ad5c <dhcp_arp_reply+0x50>)
 801ad24:	480e      	ldr	r0, [pc, #56]	; (801ad60 <dhcp_arp_reply+0x54>)
 801ad26:	f004 ffb7 	bl	801fc98 <iprintf>
 801ad2a:	e012      	b.n	801ad52 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 801ad2c:	687b      	ldr	r3, [r7, #4]
 801ad2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ad30:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801ad32:	68fb      	ldr	r3, [r7, #12]
 801ad34:	2b00      	cmp	r3, #0
 801ad36:	d00c      	beq.n	801ad52 <dhcp_arp_reply+0x46>
 801ad38:	68fb      	ldr	r3, [r7, #12]
 801ad3a:	795b      	ldrb	r3, [r3, #5]
 801ad3c:	2b08      	cmp	r3, #8
 801ad3e:	d108      	bne.n	801ad52 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801ad40:	683b      	ldr	r3, [r7, #0]
 801ad42:	681a      	ldr	r2, [r3, #0]
 801ad44:	68fb      	ldr	r3, [r7, #12]
 801ad46:	69db      	ldr	r3, [r3, #28]
 801ad48:	429a      	cmp	r2, r3
 801ad4a:	d102      	bne.n	801ad52 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 801ad4c:	6878      	ldr	r0, [r7, #4]
 801ad4e:	f000 f809 	bl	801ad64 <dhcp_decline>
    }
  }
}
 801ad52:	3710      	adds	r7, #16
 801ad54:	46bd      	mov	sp, r7
 801ad56:	bd80      	pop	{r7, pc}
 801ad58:	08023ea0 	.word	0x08023ea0
 801ad5c:	08023f84 	.word	0x08023f84
 801ad60:	08023f00 	.word	0x08023f00

0801ad64 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 801ad64:	b5b0      	push	{r4, r5, r7, lr}
 801ad66:	b08a      	sub	sp, #40	; 0x28
 801ad68:	af02      	add	r7, sp, #8
 801ad6a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ad6c:	687b      	ldr	r3, [r7, #4]
 801ad6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ad70:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801ad72:	210c      	movs	r1, #12
 801ad74:	69b8      	ldr	r0, [r7, #24]
 801ad76:	f000 fc6f 	bl	801b658 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801ad7a:	f107 030c 	add.w	r3, r7, #12
 801ad7e:	2204      	movs	r2, #4
 801ad80:	69b9      	ldr	r1, [r7, #24]
 801ad82:	6878      	ldr	r0, [r7, #4]
 801ad84:	f001 f8f4 	bl	801bf70 <dhcp_create_msg>
 801ad88:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801ad8a:	697b      	ldr	r3, [r7, #20]
 801ad8c:	2b00      	cmp	r3, #0
 801ad8e:	d035      	beq.n	801adfc <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801ad90:	697b      	ldr	r3, [r7, #20]
 801ad92:	685b      	ldr	r3, [r3, #4]
 801ad94:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ad96:	89b8      	ldrh	r0, [r7, #12]
 801ad98:	693b      	ldr	r3, [r7, #16]
 801ad9a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801ad9e:	2304      	movs	r3, #4
 801ada0:	2232      	movs	r2, #50	; 0x32
 801ada2:	f000 fc73 	bl	801b68c <dhcp_option>
 801ada6:	4603      	mov	r3, r0
 801ada8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801adaa:	89bc      	ldrh	r4, [r7, #12]
 801adac:	693b      	ldr	r3, [r7, #16]
 801adae:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801adb2:	69bb      	ldr	r3, [r7, #24]
 801adb4:	69db      	ldr	r3, [r3, #28]
 801adb6:	4618      	mov	r0, r3
 801adb8:	f7f6 fe61 	bl	8011a7e <lwip_htonl>
 801adbc:	4603      	mov	r3, r0
 801adbe:	461a      	mov	r2, r3
 801adc0:	4629      	mov	r1, r5
 801adc2:	4620      	mov	r0, r4
 801adc4:	f000 fcee 	bl	801b7a4 <dhcp_option_long>
 801adc8:	4603      	mov	r3, r0
 801adca:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801adcc:	89b8      	ldrh	r0, [r7, #12]
 801adce:	693b      	ldr	r3, [r7, #16]
 801add0:	33f0      	adds	r3, #240	; 0xf0
 801add2:	697a      	ldr	r2, [r7, #20]
 801add4:	4619      	mov	r1, r3
 801add6:	f001 f9a1 	bl	801c11c <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801adda:	4b19      	ldr	r3, [pc, #100]	; (801ae40 <dhcp_decline+0xdc>)
 801addc:	6818      	ldr	r0, [r3, #0]
 801adde:	4b19      	ldr	r3, [pc, #100]	; (801ae44 <dhcp_decline+0xe0>)
 801ade0:	9301      	str	r3, [sp, #4]
 801ade2:	687b      	ldr	r3, [r7, #4]
 801ade4:	9300      	str	r3, [sp, #0]
 801ade6:	2343      	movs	r3, #67	; 0x43
 801ade8:	4a17      	ldr	r2, [pc, #92]	; (801ae48 <dhcp_decline+0xe4>)
 801adea:	6979      	ldr	r1, [r7, #20]
 801adec:	f7ff f8c6 	bl	8019f7c <udp_sendto_if_src>
 801adf0:	4603      	mov	r3, r0
 801adf2:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801adf4:	6978      	ldr	r0, [r7, #20]
 801adf6:	f7f8 f9e5 	bl	80131c4 <pbuf_free>
 801adfa:	e001      	b.n	801ae00 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801adfc:	23ff      	movs	r3, #255	; 0xff
 801adfe:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801ae00:	69bb      	ldr	r3, [r7, #24]
 801ae02:	799b      	ldrb	r3, [r3, #6]
 801ae04:	2bff      	cmp	r3, #255	; 0xff
 801ae06:	d005      	beq.n	801ae14 <dhcp_decline+0xb0>
    dhcp->tries++;
 801ae08:	69bb      	ldr	r3, [r7, #24]
 801ae0a:	799b      	ldrb	r3, [r3, #6]
 801ae0c:	3301      	adds	r3, #1
 801ae0e:	b2da      	uxtb	r2, r3
 801ae10:	69bb      	ldr	r3, [r7, #24]
 801ae12:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 801ae14:	f242 7310 	movw	r3, #10000	; 0x2710
 801ae18:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ae1a:	89fb      	ldrh	r3, [r7, #14]
 801ae1c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ae20:	4a0a      	ldr	r2, [pc, #40]	; (801ae4c <dhcp_decline+0xe8>)
 801ae22:	fb82 1203 	smull	r1, r2, r2, r3
 801ae26:	1152      	asrs	r2, r2, #5
 801ae28:	17db      	asrs	r3, r3, #31
 801ae2a:	1ad3      	subs	r3, r2, r3
 801ae2c:	b29a      	uxth	r2, r3
 801ae2e:	69bb      	ldr	r3, [r7, #24]
 801ae30:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801ae32:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ae36:	4618      	mov	r0, r3
 801ae38:	3720      	adds	r7, #32
 801ae3a:	46bd      	mov	sp, r7
 801ae3c:	bdb0      	pop	{r4, r5, r7, pc}
 801ae3e:	bf00      	nop
 801ae40:	2000afec 	.word	0x2000afec
 801ae44:	08024b8c 	.word	0x08024b8c
 801ae48:	08024b90 	.word	0x08024b90
 801ae4c:	10624dd3 	.word	0x10624dd3

0801ae50 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 801ae50:	b580      	push	{r7, lr}
 801ae52:	b08a      	sub	sp, #40	; 0x28
 801ae54:	af02      	add	r7, sp, #8
 801ae56:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ae58:	687b      	ldr	r3, [r7, #4]
 801ae5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ae5c:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 801ae5e:	2300      	movs	r3, #0
 801ae60:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801ae62:	69bb      	ldr	r3, [r7, #24]
 801ae64:	2200      	movs	r2, #0
 801ae66:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 801ae68:	2106      	movs	r1, #6
 801ae6a:	69b8      	ldr	r0, [r7, #24]
 801ae6c:	f000 fbf4 	bl	801b658 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801ae70:	f107 0308 	add.w	r3, r7, #8
 801ae74:	2201      	movs	r2, #1
 801ae76:	69b9      	ldr	r1, [r7, #24]
 801ae78:	6878      	ldr	r0, [r7, #4]
 801ae7a:	f001 f879 	bl	801bf70 <dhcp_create_msg>
 801ae7e:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 801ae80:	693b      	ldr	r3, [r7, #16]
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d04b      	beq.n	801af1e <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801ae86:	693b      	ldr	r3, [r7, #16]
 801ae88:	685b      	ldr	r3, [r3, #4]
 801ae8a:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ae8c:	8938      	ldrh	r0, [r7, #8]
 801ae8e:	68fb      	ldr	r3, [r7, #12]
 801ae90:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801ae94:	2302      	movs	r3, #2
 801ae96:	2239      	movs	r2, #57	; 0x39
 801ae98:	f000 fbf8 	bl	801b68c <dhcp_option>
 801ae9c:	4603      	mov	r3, r0
 801ae9e:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801aea0:	8938      	ldrh	r0, [r7, #8]
 801aea2:	68fb      	ldr	r3, [r7, #12]
 801aea4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801aea8:	687b      	ldr	r3, [r7, #4]
 801aeaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801aeac:	461a      	mov	r2, r3
 801aeae:	f000 fc47 	bl	801b740 <dhcp_option_short>
 801aeb2:	4603      	mov	r3, r0
 801aeb4:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801aeb6:	8938      	ldrh	r0, [r7, #8]
 801aeb8:	68fb      	ldr	r3, [r7, #12]
 801aeba:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801aebe:	2303      	movs	r3, #3
 801aec0:	2237      	movs	r2, #55	; 0x37
 801aec2:	f000 fbe3 	bl	801b68c <dhcp_option>
 801aec6:	4603      	mov	r3, r0
 801aec8:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801aeca:	2300      	movs	r3, #0
 801aecc:	77fb      	strb	r3, [r7, #31]
 801aece:	e00e      	b.n	801aeee <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801aed0:	8938      	ldrh	r0, [r7, #8]
 801aed2:	68fb      	ldr	r3, [r7, #12]
 801aed4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801aed8:	7ffb      	ldrb	r3, [r7, #31]
 801aeda:	4a29      	ldr	r2, [pc, #164]	; (801af80 <dhcp_discover+0x130>)
 801aedc:	5cd3      	ldrb	r3, [r2, r3]
 801aede:	461a      	mov	r2, r3
 801aee0:	f000 fc08 	bl	801b6f4 <dhcp_option_byte>
 801aee4:	4603      	mov	r3, r0
 801aee6:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801aee8:	7ffb      	ldrb	r3, [r7, #31]
 801aeea:	3301      	adds	r3, #1
 801aeec:	77fb      	strb	r3, [r7, #31]
 801aeee:	7ffb      	ldrb	r3, [r7, #31]
 801aef0:	2b02      	cmp	r3, #2
 801aef2:	d9ed      	bls.n	801aed0 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801aef4:	8938      	ldrh	r0, [r7, #8]
 801aef6:	68fb      	ldr	r3, [r7, #12]
 801aef8:	33f0      	adds	r3, #240	; 0xf0
 801aefa:	693a      	ldr	r2, [r7, #16]
 801aefc:	4619      	mov	r1, r3
 801aefe:	f001 f90d 	bl	801c11c <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801af02:	4b20      	ldr	r3, [pc, #128]	; (801af84 <dhcp_discover+0x134>)
 801af04:	6818      	ldr	r0, [r3, #0]
 801af06:	4b20      	ldr	r3, [pc, #128]	; (801af88 <dhcp_discover+0x138>)
 801af08:	9301      	str	r3, [sp, #4]
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	9300      	str	r3, [sp, #0]
 801af0e:	2343      	movs	r3, #67	; 0x43
 801af10:	4a1e      	ldr	r2, [pc, #120]	; (801af8c <dhcp_discover+0x13c>)
 801af12:	6939      	ldr	r1, [r7, #16]
 801af14:	f7ff f832 	bl	8019f7c <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 801af18:	6938      	ldr	r0, [r7, #16]
 801af1a:	f7f8 f953 	bl	80131c4 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 801af1e:	69bb      	ldr	r3, [r7, #24]
 801af20:	799b      	ldrb	r3, [r3, #6]
 801af22:	2bff      	cmp	r3, #255	; 0xff
 801af24:	d005      	beq.n	801af32 <dhcp_discover+0xe2>
    dhcp->tries++;
 801af26:	69bb      	ldr	r3, [r7, #24]
 801af28:	799b      	ldrb	r3, [r3, #6]
 801af2a:	3301      	adds	r3, #1
 801af2c:	b2da      	uxtb	r2, r3
 801af2e:	69bb      	ldr	r3, [r7, #24]
 801af30:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801af32:	69bb      	ldr	r3, [r7, #24]
 801af34:	799b      	ldrb	r3, [r3, #6]
 801af36:	2b05      	cmp	r3, #5
 801af38:	d80d      	bhi.n	801af56 <dhcp_discover+0x106>
 801af3a:	69bb      	ldr	r3, [r7, #24]
 801af3c:	799b      	ldrb	r3, [r3, #6]
 801af3e:	461a      	mov	r2, r3
 801af40:	2301      	movs	r3, #1
 801af42:	4093      	lsls	r3, r2
 801af44:	b29b      	uxth	r3, r3
 801af46:	461a      	mov	r2, r3
 801af48:	0152      	lsls	r2, r2, #5
 801af4a:	1ad2      	subs	r2, r2, r3
 801af4c:	0092      	lsls	r2, r2, #2
 801af4e:	4413      	add	r3, r2
 801af50:	00db      	lsls	r3, r3, #3
 801af52:	b29b      	uxth	r3, r3
 801af54:	e001      	b.n	801af5a <dhcp_discover+0x10a>
 801af56:	f64e 2360 	movw	r3, #60000	; 0xea60
 801af5a:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801af5c:	897b      	ldrh	r3, [r7, #10]
 801af5e:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801af62:	4a0b      	ldr	r2, [pc, #44]	; (801af90 <dhcp_discover+0x140>)
 801af64:	fb82 1203 	smull	r1, r2, r2, r3
 801af68:	1152      	asrs	r2, r2, #5
 801af6a:	17db      	asrs	r3, r3, #31
 801af6c:	1ad3      	subs	r3, r2, r3
 801af6e:	b29a      	uxth	r2, r3
 801af70:	69bb      	ldr	r3, [r7, #24]
 801af72:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801af74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801af78:	4618      	mov	r0, r3
 801af7a:	3720      	adds	r7, #32
 801af7c:	46bd      	mov	sp, r7
 801af7e:	bd80      	pop	{r7, pc}
 801af80:	200000f0 	.word	0x200000f0
 801af84:	2000afec 	.word	0x2000afec
 801af88:	08024b8c 	.word	0x08024b8c
 801af8c:	08024b90 	.word	0x08024b90
 801af90:	10624dd3 	.word	0x10624dd3

0801af94 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 801af94:	b580      	push	{r7, lr}
 801af96:	b088      	sub	sp, #32
 801af98:	af00      	add	r7, sp, #0
 801af9a:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801af9c:	687b      	ldr	r3, [r7, #4]
 801af9e:	2b00      	cmp	r3, #0
 801afa0:	d107      	bne.n	801afb2 <dhcp_bind+0x1e>
 801afa2:	4b64      	ldr	r3, [pc, #400]	; (801b134 <dhcp_bind+0x1a0>)
 801afa4:	f240 4215 	movw	r2, #1045	; 0x415
 801afa8:	4963      	ldr	r1, [pc, #396]	; (801b138 <dhcp_bind+0x1a4>)
 801afaa:	4864      	ldr	r0, [pc, #400]	; (801b13c <dhcp_bind+0x1a8>)
 801afac:	f004 fe74 	bl	801fc98 <iprintf>
 801afb0:	e0bc      	b.n	801b12c <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 801afb2:	687b      	ldr	r3, [r7, #4]
 801afb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801afb6:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801afb8:	69bb      	ldr	r3, [r7, #24]
 801afba:	2b00      	cmp	r3, #0
 801afbc:	d107      	bne.n	801afce <dhcp_bind+0x3a>
 801afbe:	4b5d      	ldr	r3, [pc, #372]	; (801b134 <dhcp_bind+0x1a0>)
 801afc0:	f240 4217 	movw	r2, #1047	; 0x417
 801afc4:	495e      	ldr	r1, [pc, #376]	; (801b140 <dhcp_bind+0x1ac>)
 801afc6:	485d      	ldr	r0, [pc, #372]	; (801b13c <dhcp_bind+0x1a8>)
 801afc8:	f004 fe66 	bl	801fc98 <iprintf>
 801afcc:	e0ae      	b.n	801b12c <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 801afce:	69bb      	ldr	r3, [r7, #24]
 801afd0:	2200      	movs	r2, #0
 801afd2:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801afd4:	69bb      	ldr	r3, [r7, #24]
 801afd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801afd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801afdc:	d019      	beq.n	801b012 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801afde:	69bb      	ldr	r3, [r7, #24]
 801afe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801afe2:	331e      	adds	r3, #30
 801afe4:	4a57      	ldr	r2, [pc, #348]	; (801b144 <dhcp_bind+0x1b0>)
 801afe6:	fba2 2303 	umull	r2, r3, r2, r3
 801afea:	095b      	lsrs	r3, r3, #5
 801afec:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801afee:	69fb      	ldr	r3, [r7, #28]
 801aff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801aff4:	d302      	bcc.n	801affc <dhcp_bind+0x68>
      timeout = 0xffff;
 801aff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801affa:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 801affc:	69fb      	ldr	r3, [r7, #28]
 801affe:	b29a      	uxth	r2, r3
 801b000:	69bb      	ldr	r3, [r7, #24]
 801b002:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 801b004:	69bb      	ldr	r3, [r7, #24]
 801b006:	8a9b      	ldrh	r3, [r3, #20]
 801b008:	2b00      	cmp	r3, #0
 801b00a:	d102      	bne.n	801b012 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 801b00c:	69bb      	ldr	r3, [r7, #24]
 801b00e:	2201      	movs	r2, #1
 801b010:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801b012:	69bb      	ldr	r3, [r7, #24]
 801b014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b01a:	d01d      	beq.n	801b058 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b01c:	69bb      	ldr	r3, [r7, #24]
 801b01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b020:	331e      	adds	r3, #30
 801b022:	4a48      	ldr	r2, [pc, #288]	; (801b144 <dhcp_bind+0x1b0>)
 801b024:	fba2 2303 	umull	r2, r3, r2, r3
 801b028:	095b      	lsrs	r3, r3, #5
 801b02a:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801b02c:	69fb      	ldr	r3, [r7, #28]
 801b02e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b032:	d302      	bcc.n	801b03a <dhcp_bind+0xa6>
      timeout = 0xffff;
 801b034:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b038:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 801b03a:	69fb      	ldr	r3, [r7, #28]
 801b03c:	b29a      	uxth	r2, r3
 801b03e:	69bb      	ldr	r3, [r7, #24]
 801b040:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 801b042:	69bb      	ldr	r3, [r7, #24]
 801b044:	895b      	ldrh	r3, [r3, #10]
 801b046:	2b00      	cmp	r3, #0
 801b048:	d102      	bne.n	801b050 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 801b04a:	69bb      	ldr	r3, [r7, #24]
 801b04c:	2201      	movs	r2, #1
 801b04e:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801b050:	69bb      	ldr	r3, [r7, #24]
 801b052:	895a      	ldrh	r2, [r3, #10]
 801b054:	69bb      	ldr	r3, [r7, #24]
 801b056:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801b058:	69bb      	ldr	r3, [r7, #24]
 801b05a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801b05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b060:	d01d      	beq.n	801b09e <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b062:	69bb      	ldr	r3, [r7, #24]
 801b064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801b066:	331e      	adds	r3, #30
 801b068:	4a36      	ldr	r2, [pc, #216]	; (801b144 <dhcp_bind+0x1b0>)
 801b06a:	fba2 2303 	umull	r2, r3, r2, r3
 801b06e:	095b      	lsrs	r3, r3, #5
 801b070:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801b072:	69fb      	ldr	r3, [r7, #28]
 801b074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b078:	d302      	bcc.n	801b080 <dhcp_bind+0xec>
      timeout = 0xffff;
 801b07a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b07e:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 801b080:	69fb      	ldr	r3, [r7, #28]
 801b082:	b29a      	uxth	r2, r3
 801b084:	69bb      	ldr	r3, [r7, #24]
 801b086:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 801b088:	69bb      	ldr	r3, [r7, #24]
 801b08a:	899b      	ldrh	r3, [r3, #12]
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d102      	bne.n	801b096 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 801b090:	69bb      	ldr	r3, [r7, #24]
 801b092:	2201      	movs	r2, #1
 801b094:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801b096:	69bb      	ldr	r3, [r7, #24]
 801b098:	899a      	ldrh	r2, [r3, #12]
 801b09a:	69bb      	ldr	r3, [r7, #24]
 801b09c:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801b09e:	69bb      	ldr	r3, [r7, #24]
 801b0a0:	895a      	ldrh	r2, [r3, #10]
 801b0a2:	69bb      	ldr	r3, [r7, #24]
 801b0a4:	899b      	ldrh	r3, [r3, #12]
 801b0a6:	429a      	cmp	r2, r3
 801b0a8:	d306      	bcc.n	801b0b8 <dhcp_bind+0x124>
 801b0aa:	69bb      	ldr	r3, [r7, #24]
 801b0ac:	899b      	ldrh	r3, [r3, #12]
 801b0ae:	2b00      	cmp	r3, #0
 801b0b0:	d002      	beq.n	801b0b8 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 801b0b2:	69bb      	ldr	r3, [r7, #24]
 801b0b4:	2200      	movs	r2, #0
 801b0b6:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 801b0b8:	69bb      	ldr	r3, [r7, #24]
 801b0ba:	79db      	ldrb	r3, [r3, #7]
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	d003      	beq.n	801b0c8 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801b0c0:	69bb      	ldr	r3, [r7, #24]
 801b0c2:	6a1b      	ldr	r3, [r3, #32]
 801b0c4:	613b      	str	r3, [r7, #16]
 801b0c6:	e014      	b.n	801b0f2 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801b0c8:	69bb      	ldr	r3, [r7, #24]
 801b0ca:	331c      	adds	r3, #28
 801b0cc:	781b      	ldrb	r3, [r3, #0]
 801b0ce:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 801b0d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	db02      	blt.n	801b0de <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801b0d8:	23ff      	movs	r3, #255	; 0xff
 801b0da:	613b      	str	r3, [r7, #16]
 801b0dc:	e009      	b.n	801b0f2 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 801b0de:	7dfb      	ldrb	r3, [r7, #23]
 801b0e0:	2bbf      	cmp	r3, #191	; 0xbf
 801b0e2:	d903      	bls.n	801b0ec <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801b0e4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801b0e8:	613b      	str	r3, [r7, #16]
 801b0ea:	e002      	b.n	801b0f2 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801b0ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b0f0:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801b0f2:	69bb      	ldr	r3, [r7, #24]
 801b0f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b0f6:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 801b0f8:	68fb      	ldr	r3, [r7, #12]
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	d108      	bne.n	801b110 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801b0fe:	69bb      	ldr	r3, [r7, #24]
 801b100:	69da      	ldr	r2, [r3, #28]
 801b102:	693b      	ldr	r3, [r7, #16]
 801b104:	4013      	ands	r3, r2
 801b106:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801b108:	68fb      	ldr	r3, [r7, #12]
 801b10a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801b10e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 801b110:	210a      	movs	r1, #10
 801b112:	69b8      	ldr	r0, [r7, #24]
 801b114:	f000 faa0 	bl	801b658 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801b118:	69bb      	ldr	r3, [r7, #24]
 801b11a:	f103 011c 	add.w	r1, r3, #28
 801b11e:	f107 030c 	add.w	r3, r7, #12
 801b122:	f107 0210 	add.w	r2, r7, #16
 801b126:	6878      	ldr	r0, [r7, #4]
 801b128:	f7f7 fb3e 	bl	80127a8 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 801b12c:	3720      	adds	r7, #32
 801b12e:	46bd      	mov	sp, r7
 801b130:	bd80      	pop	{r7, pc}
 801b132:	bf00      	nop
 801b134:	08023ea0 	.word	0x08023ea0
 801b138:	08024000 	.word	0x08024000
 801b13c:	08023f00 	.word	0x08023f00
 801b140:	0802401c 	.word	0x0802401c
 801b144:	88888889 	.word	0x88888889

0801b148 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 801b148:	b580      	push	{r7, lr}
 801b14a:	b08a      	sub	sp, #40	; 0x28
 801b14c:	af02      	add	r7, sp, #8
 801b14e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b150:	687b      	ldr	r3, [r7, #4]
 801b152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b154:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 801b156:	2105      	movs	r1, #5
 801b158:	69b8      	ldr	r0, [r7, #24]
 801b15a:	f000 fa7d 	bl	801b658 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b15e:	f107 030c 	add.w	r3, r7, #12
 801b162:	2203      	movs	r2, #3
 801b164:	69b9      	ldr	r1, [r7, #24]
 801b166:	6878      	ldr	r0, [r7, #4]
 801b168:	f000 ff02 	bl	801bf70 <dhcp_create_msg>
 801b16c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801b16e:	697b      	ldr	r3, [r7, #20]
 801b170:	2b00      	cmp	r3, #0
 801b172:	d04e      	beq.n	801b212 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b174:	697b      	ldr	r3, [r7, #20]
 801b176:	685b      	ldr	r3, [r3, #4]
 801b178:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b17a:	89b8      	ldrh	r0, [r7, #12]
 801b17c:	693b      	ldr	r3, [r7, #16]
 801b17e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b182:	2302      	movs	r3, #2
 801b184:	2239      	movs	r2, #57	; 0x39
 801b186:	f000 fa81 	bl	801b68c <dhcp_option>
 801b18a:	4603      	mov	r3, r0
 801b18c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b18e:	89b8      	ldrh	r0, [r7, #12]
 801b190:	693b      	ldr	r3, [r7, #16]
 801b192:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b19a:	461a      	mov	r2, r3
 801b19c:	f000 fad0 	bl	801b740 <dhcp_option_short>
 801b1a0:	4603      	mov	r3, r0
 801b1a2:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b1a4:	89b8      	ldrh	r0, [r7, #12]
 801b1a6:	693b      	ldr	r3, [r7, #16]
 801b1a8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b1ac:	2303      	movs	r3, #3
 801b1ae:	2237      	movs	r2, #55	; 0x37
 801b1b0:	f000 fa6c 	bl	801b68c <dhcp_option>
 801b1b4:	4603      	mov	r3, r0
 801b1b6:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b1b8:	2300      	movs	r3, #0
 801b1ba:	77bb      	strb	r3, [r7, #30]
 801b1bc:	e00e      	b.n	801b1dc <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b1be:	89b8      	ldrh	r0, [r7, #12]
 801b1c0:	693b      	ldr	r3, [r7, #16]
 801b1c2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b1c6:	7fbb      	ldrb	r3, [r7, #30]
 801b1c8:	4a2a      	ldr	r2, [pc, #168]	; (801b274 <dhcp_renew+0x12c>)
 801b1ca:	5cd3      	ldrb	r3, [r2, r3]
 801b1cc:	461a      	mov	r2, r3
 801b1ce:	f000 fa91 	bl	801b6f4 <dhcp_option_byte>
 801b1d2:	4603      	mov	r3, r0
 801b1d4:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b1d6:	7fbb      	ldrb	r3, [r7, #30]
 801b1d8:	3301      	adds	r3, #1
 801b1da:	77bb      	strb	r3, [r7, #30]
 801b1dc:	7fbb      	ldrb	r3, [r7, #30]
 801b1de:	2b02      	cmp	r3, #2
 801b1e0:	d9ed      	bls.n	801b1be <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b1e2:	89b8      	ldrh	r0, [r7, #12]
 801b1e4:	693b      	ldr	r3, [r7, #16]
 801b1e6:	33f0      	adds	r3, #240	; 0xf0
 801b1e8:	697a      	ldr	r2, [r7, #20]
 801b1ea:	4619      	mov	r1, r3
 801b1ec:	f000 ff96 	bl	801c11c <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b1f0:	4b21      	ldr	r3, [pc, #132]	; (801b278 <dhcp_renew+0x130>)
 801b1f2:	6818      	ldr	r0, [r3, #0]
 801b1f4:	69bb      	ldr	r3, [r7, #24]
 801b1f6:	f103 0218 	add.w	r2, r3, #24
 801b1fa:	687b      	ldr	r3, [r7, #4]
 801b1fc:	9300      	str	r3, [sp, #0]
 801b1fe:	2343      	movs	r3, #67	; 0x43
 801b200:	6979      	ldr	r1, [r7, #20]
 801b202:	f7fe fe47 	bl	8019e94 <udp_sendto_if>
 801b206:	4603      	mov	r3, r0
 801b208:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801b20a:	6978      	ldr	r0, [r7, #20]
 801b20c:	f7f7 ffda 	bl	80131c4 <pbuf_free>
 801b210:	e001      	b.n	801b216 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801b212:	23ff      	movs	r3, #255	; 0xff
 801b214:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801b216:	69bb      	ldr	r3, [r7, #24]
 801b218:	799b      	ldrb	r3, [r3, #6]
 801b21a:	2bff      	cmp	r3, #255	; 0xff
 801b21c:	d005      	beq.n	801b22a <dhcp_renew+0xe2>
    dhcp->tries++;
 801b21e:	69bb      	ldr	r3, [r7, #24]
 801b220:	799b      	ldrb	r3, [r3, #6]
 801b222:	3301      	adds	r3, #1
 801b224:	b2da      	uxtb	r2, r3
 801b226:	69bb      	ldr	r3, [r7, #24]
 801b228:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801b22a:	69bb      	ldr	r3, [r7, #24]
 801b22c:	799b      	ldrb	r3, [r3, #6]
 801b22e:	2b09      	cmp	r3, #9
 801b230:	d80a      	bhi.n	801b248 <dhcp_renew+0x100>
 801b232:	69bb      	ldr	r3, [r7, #24]
 801b234:	799b      	ldrb	r3, [r3, #6]
 801b236:	b29b      	uxth	r3, r3
 801b238:	461a      	mov	r2, r3
 801b23a:	0152      	lsls	r2, r2, #5
 801b23c:	1ad2      	subs	r2, r2, r3
 801b23e:	0092      	lsls	r2, r2, #2
 801b240:	4413      	add	r3, r2
 801b242:	011b      	lsls	r3, r3, #4
 801b244:	b29b      	uxth	r3, r3
 801b246:	e001      	b.n	801b24c <dhcp_renew+0x104>
 801b248:	f644 6320 	movw	r3, #20000	; 0x4e20
 801b24c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b24e:	89fb      	ldrh	r3, [r7, #14]
 801b250:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b254:	4a09      	ldr	r2, [pc, #36]	; (801b27c <dhcp_renew+0x134>)
 801b256:	fb82 1203 	smull	r1, r2, r2, r3
 801b25a:	1152      	asrs	r2, r2, #5
 801b25c:	17db      	asrs	r3, r3, #31
 801b25e:	1ad3      	subs	r3, r2, r3
 801b260:	b29a      	uxth	r2, r3
 801b262:	69bb      	ldr	r3, [r7, #24]
 801b264:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b266:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b26a:	4618      	mov	r0, r3
 801b26c:	3720      	adds	r7, #32
 801b26e:	46bd      	mov	sp, r7
 801b270:	bd80      	pop	{r7, pc}
 801b272:	bf00      	nop
 801b274:	200000f0 	.word	0x200000f0
 801b278:	2000afec 	.word	0x2000afec
 801b27c:	10624dd3 	.word	0x10624dd3

0801b280 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 801b280:	b580      	push	{r7, lr}
 801b282:	b08a      	sub	sp, #40	; 0x28
 801b284:	af02      	add	r7, sp, #8
 801b286:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b288:	687b      	ldr	r3, [r7, #4]
 801b28a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b28c:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 801b28e:	2104      	movs	r1, #4
 801b290:	69b8      	ldr	r0, [r7, #24]
 801b292:	f000 f9e1 	bl	801b658 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b296:	f107 030c 	add.w	r3, r7, #12
 801b29a:	2203      	movs	r2, #3
 801b29c:	69b9      	ldr	r1, [r7, #24]
 801b29e:	6878      	ldr	r0, [r7, #4]
 801b2a0:	f000 fe66 	bl	801bf70 <dhcp_create_msg>
 801b2a4:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801b2a6:	697b      	ldr	r3, [r7, #20]
 801b2a8:	2b00      	cmp	r3, #0
 801b2aa:	d04c      	beq.n	801b346 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b2ac:	697b      	ldr	r3, [r7, #20]
 801b2ae:	685b      	ldr	r3, [r3, #4]
 801b2b0:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b2b2:	89b8      	ldrh	r0, [r7, #12]
 801b2b4:	693b      	ldr	r3, [r7, #16]
 801b2b6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b2ba:	2302      	movs	r3, #2
 801b2bc:	2239      	movs	r2, #57	; 0x39
 801b2be:	f000 f9e5 	bl	801b68c <dhcp_option>
 801b2c2:	4603      	mov	r3, r0
 801b2c4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b2c6:	89b8      	ldrh	r0, [r7, #12]
 801b2c8:	693b      	ldr	r3, [r7, #16]
 801b2ca:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b2ce:	687b      	ldr	r3, [r7, #4]
 801b2d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b2d2:	461a      	mov	r2, r3
 801b2d4:	f000 fa34 	bl	801b740 <dhcp_option_short>
 801b2d8:	4603      	mov	r3, r0
 801b2da:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b2dc:	89b8      	ldrh	r0, [r7, #12]
 801b2de:	693b      	ldr	r3, [r7, #16]
 801b2e0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b2e4:	2303      	movs	r3, #3
 801b2e6:	2237      	movs	r2, #55	; 0x37
 801b2e8:	f000 f9d0 	bl	801b68c <dhcp_option>
 801b2ec:	4603      	mov	r3, r0
 801b2ee:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b2f0:	2300      	movs	r3, #0
 801b2f2:	77bb      	strb	r3, [r7, #30]
 801b2f4:	e00e      	b.n	801b314 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b2f6:	89b8      	ldrh	r0, [r7, #12]
 801b2f8:	693b      	ldr	r3, [r7, #16]
 801b2fa:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b2fe:	7fbb      	ldrb	r3, [r7, #30]
 801b300:	4a29      	ldr	r2, [pc, #164]	; (801b3a8 <dhcp_rebind+0x128>)
 801b302:	5cd3      	ldrb	r3, [r2, r3]
 801b304:	461a      	mov	r2, r3
 801b306:	f000 f9f5 	bl	801b6f4 <dhcp_option_byte>
 801b30a:	4603      	mov	r3, r0
 801b30c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b30e:	7fbb      	ldrb	r3, [r7, #30]
 801b310:	3301      	adds	r3, #1
 801b312:	77bb      	strb	r3, [r7, #30]
 801b314:	7fbb      	ldrb	r3, [r7, #30]
 801b316:	2b02      	cmp	r3, #2
 801b318:	d9ed      	bls.n	801b2f6 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b31a:	89b8      	ldrh	r0, [r7, #12]
 801b31c:	693b      	ldr	r3, [r7, #16]
 801b31e:	33f0      	adds	r3, #240	; 0xf0
 801b320:	697a      	ldr	r2, [r7, #20]
 801b322:	4619      	mov	r1, r3
 801b324:	f000 fefa 	bl	801c11c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b328:	4b20      	ldr	r3, [pc, #128]	; (801b3ac <dhcp_rebind+0x12c>)
 801b32a:	6818      	ldr	r0, [r3, #0]
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	9300      	str	r3, [sp, #0]
 801b330:	2343      	movs	r3, #67	; 0x43
 801b332:	4a1f      	ldr	r2, [pc, #124]	; (801b3b0 <dhcp_rebind+0x130>)
 801b334:	6979      	ldr	r1, [r7, #20]
 801b336:	f7fe fdad 	bl	8019e94 <udp_sendto_if>
 801b33a:	4603      	mov	r3, r0
 801b33c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801b33e:	6978      	ldr	r0, [r7, #20]
 801b340:	f7f7 ff40 	bl	80131c4 <pbuf_free>
 801b344:	e001      	b.n	801b34a <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801b346:	23ff      	movs	r3, #255	; 0xff
 801b348:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801b34a:	69bb      	ldr	r3, [r7, #24]
 801b34c:	799b      	ldrb	r3, [r3, #6]
 801b34e:	2bff      	cmp	r3, #255	; 0xff
 801b350:	d005      	beq.n	801b35e <dhcp_rebind+0xde>
    dhcp->tries++;
 801b352:	69bb      	ldr	r3, [r7, #24]
 801b354:	799b      	ldrb	r3, [r3, #6]
 801b356:	3301      	adds	r3, #1
 801b358:	b2da      	uxtb	r2, r3
 801b35a:	69bb      	ldr	r3, [r7, #24]
 801b35c:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801b35e:	69bb      	ldr	r3, [r7, #24]
 801b360:	799b      	ldrb	r3, [r3, #6]
 801b362:	2b09      	cmp	r3, #9
 801b364:	d80a      	bhi.n	801b37c <dhcp_rebind+0xfc>
 801b366:	69bb      	ldr	r3, [r7, #24]
 801b368:	799b      	ldrb	r3, [r3, #6]
 801b36a:	b29b      	uxth	r3, r3
 801b36c:	461a      	mov	r2, r3
 801b36e:	0152      	lsls	r2, r2, #5
 801b370:	1ad2      	subs	r2, r2, r3
 801b372:	0092      	lsls	r2, r2, #2
 801b374:	4413      	add	r3, r2
 801b376:	00db      	lsls	r3, r3, #3
 801b378:	b29b      	uxth	r3, r3
 801b37a:	e001      	b.n	801b380 <dhcp_rebind+0x100>
 801b37c:	f242 7310 	movw	r3, #10000	; 0x2710
 801b380:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b382:	89fb      	ldrh	r3, [r7, #14]
 801b384:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b388:	4a0a      	ldr	r2, [pc, #40]	; (801b3b4 <dhcp_rebind+0x134>)
 801b38a:	fb82 1203 	smull	r1, r2, r2, r3
 801b38e:	1152      	asrs	r2, r2, #5
 801b390:	17db      	asrs	r3, r3, #31
 801b392:	1ad3      	subs	r3, r2, r3
 801b394:	b29a      	uxth	r2, r3
 801b396:	69bb      	ldr	r3, [r7, #24]
 801b398:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b39a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b39e:	4618      	mov	r0, r3
 801b3a0:	3720      	adds	r7, #32
 801b3a2:	46bd      	mov	sp, r7
 801b3a4:	bd80      	pop	{r7, pc}
 801b3a6:	bf00      	nop
 801b3a8:	200000f0 	.word	0x200000f0
 801b3ac:	2000afec 	.word	0x2000afec
 801b3b0:	08024b90 	.word	0x08024b90
 801b3b4:	10624dd3 	.word	0x10624dd3

0801b3b8 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 801b3b8:	b5b0      	push	{r4, r5, r7, lr}
 801b3ba:	b08a      	sub	sp, #40	; 0x28
 801b3bc:	af02      	add	r7, sp, #8
 801b3be:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b3c0:	687b      	ldr	r3, [r7, #4]
 801b3c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b3c4:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 801b3c6:	2103      	movs	r1, #3
 801b3c8:	69b8      	ldr	r0, [r7, #24]
 801b3ca:	f000 f945 	bl	801b658 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b3ce:	f107 030c 	add.w	r3, r7, #12
 801b3d2:	2203      	movs	r2, #3
 801b3d4:	69b9      	ldr	r1, [r7, #24]
 801b3d6:	6878      	ldr	r0, [r7, #4]
 801b3d8:	f000 fdca 	bl	801bf70 <dhcp_create_msg>
 801b3dc:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801b3de:	697b      	ldr	r3, [r7, #20]
 801b3e0:	2b00      	cmp	r3, #0
 801b3e2:	d066      	beq.n	801b4b2 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b3e4:	697b      	ldr	r3, [r7, #20]
 801b3e6:	685b      	ldr	r3, [r3, #4]
 801b3e8:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b3ea:	89b8      	ldrh	r0, [r7, #12]
 801b3ec:	693b      	ldr	r3, [r7, #16]
 801b3ee:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b3f2:	2302      	movs	r3, #2
 801b3f4:	2239      	movs	r2, #57	; 0x39
 801b3f6:	f000 f949 	bl	801b68c <dhcp_option>
 801b3fa:	4603      	mov	r3, r0
 801b3fc:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801b3fe:	89b8      	ldrh	r0, [r7, #12]
 801b400:	693b      	ldr	r3, [r7, #16]
 801b402:	33f0      	adds	r3, #240	; 0xf0
 801b404:	f44f 7210 	mov.w	r2, #576	; 0x240
 801b408:	4619      	mov	r1, r3
 801b40a:	f000 f999 	bl	801b740 <dhcp_option_short>
 801b40e:	4603      	mov	r3, r0
 801b410:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b412:	89b8      	ldrh	r0, [r7, #12]
 801b414:	693b      	ldr	r3, [r7, #16]
 801b416:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b41a:	2304      	movs	r3, #4
 801b41c:	2232      	movs	r2, #50	; 0x32
 801b41e:	f000 f935 	bl	801b68c <dhcp_option>
 801b422:	4603      	mov	r3, r0
 801b424:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b426:	89bc      	ldrh	r4, [r7, #12]
 801b428:	693b      	ldr	r3, [r7, #16]
 801b42a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801b42e:	69bb      	ldr	r3, [r7, #24]
 801b430:	69db      	ldr	r3, [r3, #28]
 801b432:	4618      	mov	r0, r3
 801b434:	f7f6 fb23 	bl	8011a7e <lwip_htonl>
 801b438:	4603      	mov	r3, r0
 801b43a:	461a      	mov	r2, r3
 801b43c:	4629      	mov	r1, r5
 801b43e:	4620      	mov	r0, r4
 801b440:	f000 f9b0 	bl	801b7a4 <dhcp_option_long>
 801b444:	4603      	mov	r3, r0
 801b446:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b448:	89b8      	ldrh	r0, [r7, #12]
 801b44a:	693b      	ldr	r3, [r7, #16]
 801b44c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b450:	2303      	movs	r3, #3
 801b452:	2237      	movs	r2, #55	; 0x37
 801b454:	f000 f91a 	bl	801b68c <dhcp_option>
 801b458:	4603      	mov	r3, r0
 801b45a:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b45c:	2300      	movs	r3, #0
 801b45e:	77bb      	strb	r3, [r7, #30]
 801b460:	e00e      	b.n	801b480 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b462:	89b8      	ldrh	r0, [r7, #12]
 801b464:	693b      	ldr	r3, [r7, #16]
 801b466:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b46a:	7fbb      	ldrb	r3, [r7, #30]
 801b46c:	4a29      	ldr	r2, [pc, #164]	; (801b514 <dhcp_reboot+0x15c>)
 801b46e:	5cd3      	ldrb	r3, [r2, r3]
 801b470:	461a      	mov	r2, r3
 801b472:	f000 f93f 	bl	801b6f4 <dhcp_option_byte>
 801b476:	4603      	mov	r3, r0
 801b478:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b47a:	7fbb      	ldrb	r3, [r7, #30]
 801b47c:	3301      	adds	r3, #1
 801b47e:	77bb      	strb	r3, [r7, #30]
 801b480:	7fbb      	ldrb	r3, [r7, #30]
 801b482:	2b02      	cmp	r3, #2
 801b484:	d9ed      	bls.n	801b462 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b486:	89b8      	ldrh	r0, [r7, #12]
 801b488:	693b      	ldr	r3, [r7, #16]
 801b48a:	33f0      	adds	r3, #240	; 0xf0
 801b48c:	697a      	ldr	r2, [r7, #20]
 801b48e:	4619      	mov	r1, r3
 801b490:	f000 fe44 	bl	801c11c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b494:	4b20      	ldr	r3, [pc, #128]	; (801b518 <dhcp_reboot+0x160>)
 801b496:	6818      	ldr	r0, [r3, #0]
 801b498:	687b      	ldr	r3, [r7, #4]
 801b49a:	9300      	str	r3, [sp, #0]
 801b49c:	2343      	movs	r3, #67	; 0x43
 801b49e:	4a1f      	ldr	r2, [pc, #124]	; (801b51c <dhcp_reboot+0x164>)
 801b4a0:	6979      	ldr	r1, [r7, #20]
 801b4a2:	f7fe fcf7 	bl	8019e94 <udp_sendto_if>
 801b4a6:	4603      	mov	r3, r0
 801b4a8:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801b4aa:	6978      	ldr	r0, [r7, #20]
 801b4ac:	f7f7 fe8a 	bl	80131c4 <pbuf_free>
 801b4b0:	e001      	b.n	801b4b6 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801b4b2:	23ff      	movs	r3, #255	; 0xff
 801b4b4:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801b4b6:	69bb      	ldr	r3, [r7, #24]
 801b4b8:	799b      	ldrb	r3, [r3, #6]
 801b4ba:	2bff      	cmp	r3, #255	; 0xff
 801b4bc:	d005      	beq.n	801b4ca <dhcp_reboot+0x112>
    dhcp->tries++;
 801b4be:	69bb      	ldr	r3, [r7, #24]
 801b4c0:	799b      	ldrb	r3, [r3, #6]
 801b4c2:	3301      	adds	r3, #1
 801b4c4:	b2da      	uxtb	r2, r3
 801b4c6:	69bb      	ldr	r3, [r7, #24]
 801b4c8:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801b4ca:	69bb      	ldr	r3, [r7, #24]
 801b4cc:	799b      	ldrb	r3, [r3, #6]
 801b4ce:	2b09      	cmp	r3, #9
 801b4d0:	d80a      	bhi.n	801b4e8 <dhcp_reboot+0x130>
 801b4d2:	69bb      	ldr	r3, [r7, #24]
 801b4d4:	799b      	ldrb	r3, [r3, #6]
 801b4d6:	b29b      	uxth	r3, r3
 801b4d8:	461a      	mov	r2, r3
 801b4da:	0152      	lsls	r2, r2, #5
 801b4dc:	1ad2      	subs	r2, r2, r3
 801b4de:	0092      	lsls	r2, r2, #2
 801b4e0:	4413      	add	r3, r2
 801b4e2:	00db      	lsls	r3, r3, #3
 801b4e4:	b29b      	uxth	r3, r3
 801b4e6:	e001      	b.n	801b4ec <dhcp_reboot+0x134>
 801b4e8:	f242 7310 	movw	r3, #10000	; 0x2710
 801b4ec:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b4ee:	89fb      	ldrh	r3, [r7, #14]
 801b4f0:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b4f4:	4a0a      	ldr	r2, [pc, #40]	; (801b520 <dhcp_reboot+0x168>)
 801b4f6:	fb82 1203 	smull	r1, r2, r2, r3
 801b4fa:	1152      	asrs	r2, r2, #5
 801b4fc:	17db      	asrs	r3, r3, #31
 801b4fe:	1ad3      	subs	r3, r2, r3
 801b500:	b29a      	uxth	r2, r3
 801b502:	69bb      	ldr	r3, [r7, #24]
 801b504:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801b506:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b50a:	4618      	mov	r0, r3
 801b50c:	3720      	adds	r7, #32
 801b50e:	46bd      	mov	sp, r7
 801b510:	bdb0      	pop	{r4, r5, r7, pc}
 801b512:	bf00      	nop
 801b514:	200000f0 	.word	0x200000f0
 801b518:	2000afec 	.word	0x2000afec
 801b51c:	08024b90 	.word	0x08024b90
 801b520:	10624dd3 	.word	0x10624dd3

0801b524 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 801b524:	b5b0      	push	{r4, r5, r7, lr}
 801b526:	b08a      	sub	sp, #40	; 0x28
 801b528:	af02      	add	r7, sp, #8
 801b52a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b52c:	687b      	ldr	r3, [r7, #4]
 801b52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b530:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 801b532:	69fb      	ldr	r3, [r7, #28]
 801b534:	2b00      	cmp	r3, #0
 801b536:	f000 8084 	beq.w	801b642 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 801b53a:	69fb      	ldr	r3, [r7, #28]
 801b53c:	795b      	ldrb	r3, [r3, #5]
 801b53e:	2b00      	cmp	r3, #0
 801b540:	f000 8081 	beq.w	801b646 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801b544:	69fb      	ldr	r3, [r7, #28]
 801b546:	699b      	ldr	r3, [r3, #24]
 801b548:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801b54a:	69fb      	ldr	r3, [r7, #28]
 801b54c:	2200      	movs	r2, #0
 801b54e:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801b550:	69fb      	ldr	r3, [r7, #28]
 801b552:	2200      	movs	r2, #0
 801b554:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801b556:	69fb      	ldr	r3, [r7, #28]
 801b558:	2200      	movs	r2, #0
 801b55a:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801b55c:	69fb      	ldr	r3, [r7, #28]
 801b55e:	2200      	movs	r2, #0
 801b560:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801b562:	69fb      	ldr	r3, [r7, #28]
 801b564:	2200      	movs	r2, #0
 801b566:	631a      	str	r2, [r3, #48]	; 0x30
 801b568:	69fb      	ldr	r3, [r7, #28]
 801b56a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801b56c:	69fb      	ldr	r3, [r7, #28]
 801b56e:	62da      	str	r2, [r3, #44]	; 0x2c
 801b570:	69fb      	ldr	r3, [r7, #28]
 801b572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801b574:	69fb      	ldr	r3, [r7, #28]
 801b576:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801b578:	69fb      	ldr	r3, [r7, #28]
 801b57a:	2200      	movs	r2, #0
 801b57c:	829a      	strh	r2, [r3, #20]
 801b57e:	69fb      	ldr	r3, [r7, #28]
 801b580:	8a9a      	ldrh	r2, [r3, #20]
 801b582:	69fb      	ldr	r3, [r7, #28]
 801b584:	825a      	strh	r2, [r3, #18]
 801b586:	69fb      	ldr	r3, [r7, #28]
 801b588:	8a5a      	ldrh	r2, [r3, #18]
 801b58a:	69fb      	ldr	r3, [r7, #28]
 801b58c:	821a      	strh	r2, [r3, #16]
 801b58e:	69fb      	ldr	r3, [r7, #28]
 801b590:	8a1a      	ldrh	r2, [r3, #16]
 801b592:	69fb      	ldr	r3, [r7, #28]
 801b594:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 801b596:	6878      	ldr	r0, [r7, #4]
 801b598:	f000 fdee 	bl	801c178 <dhcp_supplied_address>
 801b59c:	4603      	mov	r3, r0
 801b59e:	2b00      	cmp	r3, #0
 801b5a0:	d03b      	beq.n	801b61a <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801b5a2:	f107 030e 	add.w	r3, r7, #14
 801b5a6:	2207      	movs	r2, #7
 801b5a8:	69f9      	ldr	r1, [r7, #28]
 801b5aa:	6878      	ldr	r0, [r7, #4]
 801b5ac:	f000 fce0 	bl	801bf70 <dhcp_create_msg>
 801b5b0:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 801b5b2:	69bb      	ldr	r3, [r7, #24]
 801b5b4:	2b00      	cmp	r3, #0
 801b5b6:	d030      	beq.n	801b61a <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801b5b8:	69bb      	ldr	r3, [r7, #24]
 801b5ba:	685b      	ldr	r3, [r3, #4]
 801b5bc:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801b5be:	89f8      	ldrh	r0, [r7, #14]
 801b5c0:	697b      	ldr	r3, [r7, #20]
 801b5c2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801b5c6:	2304      	movs	r3, #4
 801b5c8:	2236      	movs	r2, #54	; 0x36
 801b5ca:	f000 f85f 	bl	801b68c <dhcp_option>
 801b5ce:	4603      	mov	r3, r0
 801b5d0:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801b5d2:	89fc      	ldrh	r4, [r7, #14]
 801b5d4:	697b      	ldr	r3, [r7, #20]
 801b5d6:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801b5da:	693b      	ldr	r3, [r7, #16]
 801b5dc:	4618      	mov	r0, r3
 801b5de:	f7f6 fa4e 	bl	8011a7e <lwip_htonl>
 801b5e2:	4603      	mov	r3, r0
 801b5e4:	461a      	mov	r2, r3
 801b5e6:	4629      	mov	r1, r5
 801b5e8:	4620      	mov	r0, r4
 801b5ea:	f000 f8db 	bl	801b7a4 <dhcp_option_long>
 801b5ee:	4603      	mov	r3, r0
 801b5f0:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b5f2:	89f8      	ldrh	r0, [r7, #14]
 801b5f4:	697b      	ldr	r3, [r7, #20]
 801b5f6:	33f0      	adds	r3, #240	; 0xf0
 801b5f8:	69ba      	ldr	r2, [r7, #24]
 801b5fa:	4619      	mov	r1, r3
 801b5fc:	f000 fd8e 	bl	801c11c <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b600:	4b13      	ldr	r3, [pc, #76]	; (801b650 <dhcp_release_and_stop+0x12c>)
 801b602:	6818      	ldr	r0, [r3, #0]
 801b604:	f107 0210 	add.w	r2, r7, #16
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	9300      	str	r3, [sp, #0]
 801b60c:	2343      	movs	r3, #67	; 0x43
 801b60e:	69b9      	ldr	r1, [r7, #24]
 801b610:	f7fe fc40 	bl	8019e94 <udp_sendto_if>
      pbuf_free(p_out);
 801b614:	69b8      	ldr	r0, [r7, #24]
 801b616:	f7f7 fdd5 	bl	80131c4 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801b61a:	4b0e      	ldr	r3, [pc, #56]	; (801b654 <dhcp_release_and_stop+0x130>)
 801b61c:	4a0d      	ldr	r2, [pc, #52]	; (801b654 <dhcp_release_and_stop+0x130>)
 801b61e:	490d      	ldr	r1, [pc, #52]	; (801b654 <dhcp_release_and_stop+0x130>)
 801b620:	6878      	ldr	r0, [r7, #4]
 801b622:	f7f7 f8c1 	bl	80127a8 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 801b626:	2100      	movs	r1, #0
 801b628:	69f8      	ldr	r0, [r7, #28]
 801b62a:	f000 f815 	bl	801b658 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 801b62e:	69fb      	ldr	r3, [r7, #28]
 801b630:	791b      	ldrb	r3, [r3, #4]
 801b632:	2b00      	cmp	r3, #0
 801b634:	d008      	beq.n	801b648 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801b636:	f7fe ff85 	bl	801a544 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801b63a:	69fb      	ldr	r3, [r7, #28]
 801b63c:	2200      	movs	r2, #0
 801b63e:	711a      	strb	r2, [r3, #4]
 801b640:	e002      	b.n	801b648 <dhcp_release_and_stop+0x124>
    return;
 801b642:	bf00      	nop
 801b644:	e000      	b.n	801b648 <dhcp_release_and_stop+0x124>
    return;
 801b646:	bf00      	nop
  }
}
 801b648:	3720      	adds	r7, #32
 801b64a:	46bd      	mov	sp, r7
 801b64c:	bdb0      	pop	{r4, r5, r7, pc}
 801b64e:	bf00      	nop
 801b650:	2000afec 	.word	0x2000afec
 801b654:	08024b8c 	.word	0x08024b8c

0801b658 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 801b658:	b480      	push	{r7}
 801b65a:	b083      	sub	sp, #12
 801b65c:	af00      	add	r7, sp, #0
 801b65e:	6078      	str	r0, [r7, #4]
 801b660:	460b      	mov	r3, r1
 801b662:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 801b664:	687b      	ldr	r3, [r7, #4]
 801b666:	795b      	ldrb	r3, [r3, #5]
 801b668:	78fa      	ldrb	r2, [r7, #3]
 801b66a:	429a      	cmp	r2, r3
 801b66c:	d008      	beq.n	801b680 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 801b66e:	687b      	ldr	r3, [r7, #4]
 801b670:	78fa      	ldrb	r2, [r7, #3]
 801b672:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 801b674:	687b      	ldr	r3, [r7, #4]
 801b676:	2200      	movs	r2, #0
 801b678:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 801b67a:	687b      	ldr	r3, [r7, #4]
 801b67c:	2200      	movs	r2, #0
 801b67e:	811a      	strh	r2, [r3, #8]
  }
}
 801b680:	bf00      	nop
 801b682:	370c      	adds	r7, #12
 801b684:	46bd      	mov	sp, r7
 801b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b68a:	4770      	bx	lr

0801b68c <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 801b68c:	b580      	push	{r7, lr}
 801b68e:	b082      	sub	sp, #8
 801b690:	af00      	add	r7, sp, #0
 801b692:	6039      	str	r1, [r7, #0]
 801b694:	4611      	mov	r1, r2
 801b696:	461a      	mov	r2, r3
 801b698:	4603      	mov	r3, r0
 801b69a:	80fb      	strh	r3, [r7, #6]
 801b69c:	460b      	mov	r3, r1
 801b69e:	717b      	strb	r3, [r7, #5]
 801b6a0:	4613      	mov	r3, r2
 801b6a2:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801b6a4:	88fa      	ldrh	r2, [r7, #6]
 801b6a6:	793b      	ldrb	r3, [r7, #4]
 801b6a8:	4413      	add	r3, r2
 801b6aa:	3302      	adds	r3, #2
 801b6ac:	2b44      	cmp	r3, #68	; 0x44
 801b6ae:	d906      	bls.n	801b6be <dhcp_option+0x32>
 801b6b0:	4b0d      	ldr	r3, [pc, #52]	; (801b6e8 <dhcp_option+0x5c>)
 801b6b2:	f240 529a 	movw	r2, #1434	; 0x59a
 801b6b6:	490d      	ldr	r1, [pc, #52]	; (801b6ec <dhcp_option+0x60>)
 801b6b8:	480d      	ldr	r0, [pc, #52]	; (801b6f0 <dhcp_option+0x64>)
 801b6ba:	f004 faed 	bl	801fc98 <iprintf>
  options[options_out_len++] = option_type;
 801b6be:	88fb      	ldrh	r3, [r7, #6]
 801b6c0:	1c5a      	adds	r2, r3, #1
 801b6c2:	80fa      	strh	r2, [r7, #6]
 801b6c4:	461a      	mov	r2, r3
 801b6c6:	683b      	ldr	r3, [r7, #0]
 801b6c8:	4413      	add	r3, r2
 801b6ca:	797a      	ldrb	r2, [r7, #5]
 801b6cc:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 801b6ce:	88fb      	ldrh	r3, [r7, #6]
 801b6d0:	1c5a      	adds	r2, r3, #1
 801b6d2:	80fa      	strh	r2, [r7, #6]
 801b6d4:	461a      	mov	r2, r3
 801b6d6:	683b      	ldr	r3, [r7, #0]
 801b6d8:	4413      	add	r3, r2
 801b6da:	793a      	ldrb	r2, [r7, #4]
 801b6dc:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801b6de:	88fb      	ldrh	r3, [r7, #6]
}
 801b6e0:	4618      	mov	r0, r3
 801b6e2:	3708      	adds	r7, #8
 801b6e4:	46bd      	mov	sp, r7
 801b6e6:	bd80      	pop	{r7, pc}
 801b6e8:	08023ea0 	.word	0x08023ea0
 801b6ec:	08024034 	.word	0x08024034
 801b6f0:	08023f00 	.word	0x08023f00

0801b6f4 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 801b6f4:	b580      	push	{r7, lr}
 801b6f6:	b082      	sub	sp, #8
 801b6f8:	af00      	add	r7, sp, #0
 801b6fa:	4603      	mov	r3, r0
 801b6fc:	6039      	str	r1, [r7, #0]
 801b6fe:	80fb      	strh	r3, [r7, #6]
 801b700:	4613      	mov	r3, r2
 801b702:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b704:	88fb      	ldrh	r3, [r7, #6]
 801b706:	2b43      	cmp	r3, #67	; 0x43
 801b708:	d906      	bls.n	801b718 <dhcp_option_byte+0x24>
 801b70a:	4b0a      	ldr	r3, [pc, #40]	; (801b734 <dhcp_option_byte+0x40>)
 801b70c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801b710:	4909      	ldr	r1, [pc, #36]	; (801b738 <dhcp_option_byte+0x44>)
 801b712:	480a      	ldr	r0, [pc, #40]	; (801b73c <dhcp_option_byte+0x48>)
 801b714:	f004 fac0 	bl	801fc98 <iprintf>
  options[options_out_len++] = value;
 801b718:	88fb      	ldrh	r3, [r7, #6]
 801b71a:	1c5a      	adds	r2, r3, #1
 801b71c:	80fa      	strh	r2, [r7, #6]
 801b71e:	461a      	mov	r2, r3
 801b720:	683b      	ldr	r3, [r7, #0]
 801b722:	4413      	add	r3, r2
 801b724:	797a      	ldrb	r2, [r7, #5]
 801b726:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801b728:	88fb      	ldrh	r3, [r7, #6]
}
 801b72a:	4618      	mov	r0, r3
 801b72c:	3708      	adds	r7, #8
 801b72e:	46bd      	mov	sp, r7
 801b730:	bd80      	pop	{r7, pc}
 801b732:	bf00      	nop
 801b734:	08023ea0 	.word	0x08023ea0
 801b738:	08024078 	.word	0x08024078
 801b73c:	08023f00 	.word	0x08023f00

0801b740 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801b740:	b580      	push	{r7, lr}
 801b742:	b082      	sub	sp, #8
 801b744:	af00      	add	r7, sp, #0
 801b746:	4603      	mov	r3, r0
 801b748:	6039      	str	r1, [r7, #0]
 801b74a:	80fb      	strh	r3, [r7, #6]
 801b74c:	4613      	mov	r3, r2
 801b74e:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801b750:	88fb      	ldrh	r3, [r7, #6]
 801b752:	3302      	adds	r3, #2
 801b754:	2b44      	cmp	r3, #68	; 0x44
 801b756:	d906      	bls.n	801b766 <dhcp_option_short+0x26>
 801b758:	4b0f      	ldr	r3, [pc, #60]	; (801b798 <dhcp_option_short+0x58>)
 801b75a:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801b75e:	490f      	ldr	r1, [pc, #60]	; (801b79c <dhcp_option_short+0x5c>)
 801b760:	480f      	ldr	r0, [pc, #60]	; (801b7a0 <dhcp_option_short+0x60>)
 801b762:	f004 fa99 	bl	801fc98 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801b766:	88bb      	ldrh	r3, [r7, #4]
 801b768:	0a1b      	lsrs	r3, r3, #8
 801b76a:	b29a      	uxth	r2, r3
 801b76c:	88fb      	ldrh	r3, [r7, #6]
 801b76e:	1c59      	adds	r1, r3, #1
 801b770:	80f9      	strh	r1, [r7, #6]
 801b772:	4619      	mov	r1, r3
 801b774:	683b      	ldr	r3, [r7, #0]
 801b776:	440b      	add	r3, r1
 801b778:	b2d2      	uxtb	r2, r2
 801b77a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801b77c:	88fb      	ldrh	r3, [r7, #6]
 801b77e:	1c5a      	adds	r2, r3, #1
 801b780:	80fa      	strh	r2, [r7, #6]
 801b782:	461a      	mov	r2, r3
 801b784:	683b      	ldr	r3, [r7, #0]
 801b786:	4413      	add	r3, r2
 801b788:	88ba      	ldrh	r2, [r7, #4]
 801b78a:	b2d2      	uxtb	r2, r2
 801b78c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801b78e:	88fb      	ldrh	r3, [r7, #6]
}
 801b790:	4618      	mov	r0, r3
 801b792:	3708      	adds	r7, #8
 801b794:	46bd      	mov	sp, r7
 801b796:	bd80      	pop	{r7, pc}
 801b798:	08023ea0 	.word	0x08023ea0
 801b79c:	080240b0 	.word	0x080240b0
 801b7a0:	08023f00 	.word	0x08023f00

0801b7a4 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801b7a4:	b580      	push	{r7, lr}
 801b7a6:	b084      	sub	sp, #16
 801b7a8:	af00      	add	r7, sp, #0
 801b7aa:	4603      	mov	r3, r0
 801b7ac:	60b9      	str	r1, [r7, #8]
 801b7ae:	607a      	str	r2, [r7, #4]
 801b7b0:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801b7b2:	89fb      	ldrh	r3, [r7, #14]
 801b7b4:	3304      	adds	r3, #4
 801b7b6:	2b44      	cmp	r3, #68	; 0x44
 801b7b8:	d906      	bls.n	801b7c8 <dhcp_option_long+0x24>
 801b7ba:	4b19      	ldr	r3, [pc, #100]	; (801b820 <dhcp_option_long+0x7c>)
 801b7bc:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801b7c0:	4918      	ldr	r1, [pc, #96]	; (801b824 <dhcp_option_long+0x80>)
 801b7c2:	4819      	ldr	r0, [pc, #100]	; (801b828 <dhcp_option_long+0x84>)
 801b7c4:	f004 fa68 	bl	801fc98 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801b7c8:	687b      	ldr	r3, [r7, #4]
 801b7ca:	0e1a      	lsrs	r2, r3, #24
 801b7cc:	89fb      	ldrh	r3, [r7, #14]
 801b7ce:	1c59      	adds	r1, r3, #1
 801b7d0:	81f9      	strh	r1, [r7, #14]
 801b7d2:	4619      	mov	r1, r3
 801b7d4:	68bb      	ldr	r3, [r7, #8]
 801b7d6:	440b      	add	r3, r1
 801b7d8:	b2d2      	uxtb	r2, r2
 801b7da:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801b7dc:	687b      	ldr	r3, [r7, #4]
 801b7de:	0c1a      	lsrs	r2, r3, #16
 801b7e0:	89fb      	ldrh	r3, [r7, #14]
 801b7e2:	1c59      	adds	r1, r3, #1
 801b7e4:	81f9      	strh	r1, [r7, #14]
 801b7e6:	4619      	mov	r1, r3
 801b7e8:	68bb      	ldr	r3, [r7, #8]
 801b7ea:	440b      	add	r3, r1
 801b7ec:	b2d2      	uxtb	r2, r2
 801b7ee:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801b7f0:	687b      	ldr	r3, [r7, #4]
 801b7f2:	0a1a      	lsrs	r2, r3, #8
 801b7f4:	89fb      	ldrh	r3, [r7, #14]
 801b7f6:	1c59      	adds	r1, r3, #1
 801b7f8:	81f9      	strh	r1, [r7, #14]
 801b7fa:	4619      	mov	r1, r3
 801b7fc:	68bb      	ldr	r3, [r7, #8]
 801b7fe:	440b      	add	r3, r1
 801b800:	b2d2      	uxtb	r2, r2
 801b802:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801b804:	89fb      	ldrh	r3, [r7, #14]
 801b806:	1c5a      	adds	r2, r3, #1
 801b808:	81fa      	strh	r2, [r7, #14]
 801b80a:	461a      	mov	r2, r3
 801b80c:	68bb      	ldr	r3, [r7, #8]
 801b80e:	4413      	add	r3, r2
 801b810:	687a      	ldr	r2, [r7, #4]
 801b812:	b2d2      	uxtb	r2, r2
 801b814:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801b816:	89fb      	ldrh	r3, [r7, #14]
}
 801b818:	4618      	mov	r0, r3
 801b81a:	3710      	adds	r7, #16
 801b81c:	46bd      	mov	sp, r7
 801b81e:	bd80      	pop	{r7, pc}
 801b820:	08023ea0 	.word	0x08023ea0
 801b824:	080240ec 	.word	0x080240ec
 801b828:	08023f00 	.word	0x08023f00

0801b82c <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 801b82c:	b580      	push	{r7, lr}
 801b82e:	b090      	sub	sp, #64	; 0x40
 801b830:	af00      	add	r7, sp, #0
 801b832:	6078      	str	r0, [r7, #4]
 801b834:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 801b836:	2300      	movs	r3, #0
 801b838:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 801b83a:	2300      	movs	r3, #0
 801b83c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 801b83e:	2208      	movs	r2, #8
 801b840:	2100      	movs	r1, #0
 801b842:	48be      	ldr	r0, [pc, #760]	; (801bb3c <dhcp_parse_reply+0x310>)
 801b844:	f004 f9c5 	bl	801fbd2 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 801b848:	687b      	ldr	r3, [r7, #4]
 801b84a:	895b      	ldrh	r3, [r3, #10]
 801b84c:	2b2b      	cmp	r3, #43	; 0x2b
 801b84e:	d802      	bhi.n	801b856 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 801b850:	f06f 0301 	mvn.w	r3, #1
 801b854:	e2a8      	b.n	801bda8 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 801b856:	687b      	ldr	r3, [r7, #4]
 801b858:	685b      	ldr	r3, [r3, #4]
 801b85a:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 801b85c:	23f0      	movs	r3, #240	; 0xf0
 801b85e:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	891b      	ldrh	r3, [r3, #8]
 801b864:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 801b866:	687b      	ldr	r3, [r7, #4]
 801b868:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801b86a:	e00c      	b.n	801b886 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 801b86c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b86e:	895b      	ldrh	r3, [r3, #10]
 801b870:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801b872:	1ad3      	subs	r3, r2, r3
 801b874:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801b876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b878:	895b      	ldrh	r3, [r3, #10]
 801b87a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 801b87c:	1ad3      	subs	r3, r2, r3
 801b87e:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 801b880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b882:	681b      	ldr	r3, [r3, #0]
 801b884:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801b886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b888:	2b00      	cmp	r3, #0
 801b88a:	d004      	beq.n	801b896 <dhcp_parse_reply+0x6a>
 801b88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b88e:	895b      	ldrh	r3, [r3, #10]
 801b890:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801b892:	429a      	cmp	r2, r3
 801b894:	d2ea      	bcs.n	801b86c <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 801b896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b898:	2b00      	cmp	r3, #0
 801b89a:	d102      	bne.n	801b8a2 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 801b89c:	f06f 0301 	mvn.w	r3, #1
 801b8a0:	e282      	b.n	801bda8 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 801b8a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801b8a4:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 801b8a6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801b8a8:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 801b8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8ac:	685b      	ldr	r3, [r3, #4]
 801b8ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801b8b0:	e23a      	b.n	801bd28 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 801b8b2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b8b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801b8b6:	4413      	add	r3, r2
 801b8b8:	781b      	ldrb	r3, [r3, #0]
 801b8ba:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 801b8bc:	2300      	movs	r3, #0
 801b8be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 801b8c2:	f04f 33ff 	mov.w	r3, #4294967295
 801b8c6:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 801b8c8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b8ca:	3302      	adds	r3, #2
 801b8cc:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 801b8ce:	8bfa      	ldrh	r2, [r7, #30]
 801b8d0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b8d2:	429a      	cmp	r2, r3
 801b8d4:	d202      	bcs.n	801b8dc <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 801b8d6:	f06f 0301 	mvn.w	r3, #1
 801b8da:	e265      	b.n	801bda8 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 801b8dc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b8de:	3301      	adds	r3, #1
 801b8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b8e2:	8952      	ldrh	r2, [r2, #10]
 801b8e4:	4293      	cmp	r3, r2
 801b8e6:	da07      	bge.n	801b8f8 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 801b8e8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b8ea:	3301      	adds	r3, #1
 801b8ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801b8ee:	4413      	add	r3, r2
 801b8f0:	781b      	ldrb	r3, [r3, #0]
 801b8f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b8f6:	e00b      	b.n	801b910 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801b8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8fa:	681b      	ldr	r3, [r3, #0]
 801b8fc:	2b00      	cmp	r3, #0
 801b8fe:	d004      	beq.n	801b90a <dhcp_parse_reply+0xde>
 801b900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b902:	681b      	ldr	r3, [r3, #0]
 801b904:	685b      	ldr	r3, [r3, #4]
 801b906:	781b      	ldrb	r3, [r3, #0]
 801b908:	e000      	b.n	801b90c <dhcp_parse_reply+0xe0>
 801b90a:	2300      	movs	r3, #0
 801b90c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 801b910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b914:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 801b918:	7dfb      	ldrb	r3, [r7, #23]
 801b91a:	2b3b      	cmp	r3, #59	; 0x3b
 801b91c:	f200 812d 	bhi.w	801bb7a <dhcp_parse_reply+0x34e>
 801b920:	a201      	add	r2, pc, #4	; (adr r2, 801b928 <dhcp_parse_reply+0xfc>)
 801b922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b926:	bf00      	nop
 801b928:	0801ba19 	.word	0x0801ba19
 801b92c:	0801ba29 	.word	0x0801ba29
 801b930:	0801bb7b 	.word	0x0801bb7b
 801b934:	0801ba4b 	.word	0x0801ba4b
 801b938:	0801bb7b 	.word	0x0801bb7b
 801b93c:	0801bb7b 	.word	0x0801bb7b
 801b940:	0801bb7b 	.word	0x0801bb7b
 801b944:	0801bb7b 	.word	0x0801bb7b
 801b948:	0801bb7b 	.word	0x0801bb7b
 801b94c:	0801bb7b 	.word	0x0801bb7b
 801b950:	0801bb7b 	.word	0x0801bb7b
 801b954:	0801bb7b 	.word	0x0801bb7b
 801b958:	0801bb7b 	.word	0x0801bb7b
 801b95c:	0801bb7b 	.word	0x0801bb7b
 801b960:	0801bb7b 	.word	0x0801bb7b
 801b964:	0801bb7b 	.word	0x0801bb7b
 801b968:	0801bb7b 	.word	0x0801bb7b
 801b96c:	0801bb7b 	.word	0x0801bb7b
 801b970:	0801bb7b 	.word	0x0801bb7b
 801b974:	0801bb7b 	.word	0x0801bb7b
 801b978:	0801bb7b 	.word	0x0801bb7b
 801b97c:	0801bb7b 	.word	0x0801bb7b
 801b980:	0801bb7b 	.word	0x0801bb7b
 801b984:	0801bb7b 	.word	0x0801bb7b
 801b988:	0801bb7b 	.word	0x0801bb7b
 801b98c:	0801bb7b 	.word	0x0801bb7b
 801b990:	0801bb7b 	.word	0x0801bb7b
 801b994:	0801bb7b 	.word	0x0801bb7b
 801b998:	0801bb7b 	.word	0x0801bb7b
 801b99c:	0801bb7b 	.word	0x0801bb7b
 801b9a0:	0801bb7b 	.word	0x0801bb7b
 801b9a4:	0801bb7b 	.word	0x0801bb7b
 801b9a8:	0801bb7b 	.word	0x0801bb7b
 801b9ac:	0801bb7b 	.word	0x0801bb7b
 801b9b0:	0801bb7b 	.word	0x0801bb7b
 801b9b4:	0801bb7b 	.word	0x0801bb7b
 801b9b8:	0801bb7b 	.word	0x0801bb7b
 801b9bc:	0801bb7b 	.word	0x0801bb7b
 801b9c0:	0801bb7b 	.word	0x0801bb7b
 801b9c4:	0801bb7b 	.word	0x0801bb7b
 801b9c8:	0801bb7b 	.word	0x0801bb7b
 801b9cc:	0801bb7b 	.word	0x0801bb7b
 801b9d0:	0801bb7b 	.word	0x0801bb7b
 801b9d4:	0801bb7b 	.word	0x0801bb7b
 801b9d8:	0801bb7b 	.word	0x0801bb7b
 801b9dc:	0801bb7b 	.word	0x0801bb7b
 801b9e0:	0801bb7b 	.word	0x0801bb7b
 801b9e4:	0801bb7b 	.word	0x0801bb7b
 801b9e8:	0801bb7b 	.word	0x0801bb7b
 801b9ec:	0801bb7b 	.word	0x0801bb7b
 801b9f0:	0801bb7b 	.word	0x0801bb7b
 801b9f4:	0801ba77 	.word	0x0801ba77
 801b9f8:	0801ba99 	.word	0x0801ba99
 801b9fc:	0801bad5 	.word	0x0801bad5
 801ba00:	0801baf7 	.word	0x0801baf7
 801ba04:	0801bb7b 	.word	0x0801bb7b
 801ba08:	0801bb7b 	.word	0x0801bb7b
 801ba0c:	0801bb7b 	.word	0x0801bb7b
 801ba10:	0801bb19 	.word	0x0801bb19
 801ba14:	0801bb59 	.word	0x0801bb59
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 801ba18:	2300      	movs	r3, #0
 801ba1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801ba1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 801ba26:	e0ac      	b.n	801bb82 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ba28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba2c:	2b04      	cmp	r3, #4
 801ba2e:	d009      	beq.n	801ba44 <dhcp_parse_reply+0x218>
 801ba30:	4b43      	ldr	r3, [pc, #268]	; (801bb40 <dhcp_parse_reply+0x314>)
 801ba32:	f240 622e 	movw	r2, #1582	; 0x62e
 801ba36:	4943      	ldr	r1, [pc, #268]	; (801bb44 <dhcp_parse_reply+0x318>)
 801ba38:	4843      	ldr	r0, [pc, #268]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801ba3a:	f004 f92d 	bl	801fc98 <iprintf>
 801ba3e:	f06f 0305 	mvn.w	r3, #5
 801ba42:	e1b1      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801ba44:	2306      	movs	r3, #6
 801ba46:	623b      	str	r3, [r7, #32]
        break;
 801ba48:	e09b      	b.n	801bb82 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 801ba4a:	2304      	movs	r3, #4
 801ba4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801ba50:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801ba54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801ba58:	429a      	cmp	r2, r3
 801ba5a:	d209      	bcs.n	801ba70 <dhcp_parse_reply+0x244>
 801ba5c:	4b38      	ldr	r3, [pc, #224]	; (801bb40 <dhcp_parse_reply+0x314>)
 801ba5e:	f240 6233 	movw	r2, #1587	; 0x633
 801ba62:	493a      	ldr	r1, [pc, #232]	; (801bb4c <dhcp_parse_reply+0x320>)
 801ba64:	4838      	ldr	r0, [pc, #224]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801ba66:	f004 f917 	bl	801fc98 <iprintf>
 801ba6a:	f06f 0305 	mvn.w	r3, #5
 801ba6e:	e19b      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801ba70:	2307      	movs	r3, #7
 801ba72:	623b      	str	r3, [r7, #32]
        break;
 801ba74:	e085      	b.n	801bb82 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ba76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba7a:	2b04      	cmp	r3, #4
 801ba7c:	d009      	beq.n	801ba92 <dhcp_parse_reply+0x266>
 801ba7e:	4b30      	ldr	r3, [pc, #192]	; (801bb40 <dhcp_parse_reply+0x314>)
 801ba80:	f240 6241 	movw	r2, #1601	; 0x641
 801ba84:	492f      	ldr	r1, [pc, #188]	; (801bb44 <dhcp_parse_reply+0x318>)
 801ba86:	4830      	ldr	r0, [pc, #192]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801ba88:	f004 f906 	bl	801fc98 <iprintf>
 801ba8c:	f06f 0305 	mvn.w	r3, #5
 801ba90:	e18a      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801ba92:	2303      	movs	r3, #3
 801ba94:	623b      	str	r3, [r7, #32]
        break;
 801ba96:	e074      	b.n	801bb82 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801ba98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba9c:	2b01      	cmp	r3, #1
 801ba9e:	d009      	beq.n	801bab4 <dhcp_parse_reply+0x288>
 801baa0:	4b27      	ldr	r3, [pc, #156]	; (801bb40 <dhcp_parse_reply+0x314>)
 801baa2:	f240 624f 	movw	r2, #1615	; 0x64f
 801baa6:	492a      	ldr	r1, [pc, #168]	; (801bb50 <dhcp_parse_reply+0x324>)
 801baa8:	4827      	ldr	r0, [pc, #156]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801baaa:	f004 f8f5 	bl	801fc98 <iprintf>
 801baae:	f06f 0305 	mvn.w	r3, #5
 801bab2:	e179      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801bab4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801bab6:	2bf0      	cmp	r3, #240	; 0xf0
 801bab8:	d009      	beq.n	801bace <dhcp_parse_reply+0x2a2>
 801baba:	4b21      	ldr	r3, [pc, #132]	; (801bb40 <dhcp_parse_reply+0x314>)
 801babc:	f240 6251 	movw	r2, #1617	; 0x651
 801bac0:	4924      	ldr	r1, [pc, #144]	; (801bb54 <dhcp_parse_reply+0x328>)
 801bac2:	4821      	ldr	r0, [pc, #132]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801bac4:	f004 f8e8 	bl	801fc98 <iprintf>
 801bac8:	f06f 0305 	mvn.w	r3, #5
 801bacc:	e16c      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801bace:	2300      	movs	r3, #0
 801bad0:	623b      	str	r3, [r7, #32]
        break;
 801bad2:	e056      	b.n	801bb82 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801bad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bad8:	2b01      	cmp	r3, #1
 801bada:	d009      	beq.n	801baf0 <dhcp_parse_reply+0x2c4>
 801badc:	4b18      	ldr	r3, [pc, #96]	; (801bb40 <dhcp_parse_reply+0x314>)
 801bade:	f240 6255 	movw	r2, #1621	; 0x655
 801bae2:	491b      	ldr	r1, [pc, #108]	; (801bb50 <dhcp_parse_reply+0x324>)
 801bae4:	4818      	ldr	r0, [pc, #96]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801bae6:	f004 f8d7 	bl	801fc98 <iprintf>
 801baea:	f06f 0305 	mvn.w	r3, #5
 801baee:	e15b      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801baf0:	2301      	movs	r3, #1
 801baf2:	623b      	str	r3, [r7, #32]
        break;
 801baf4:	e045      	b.n	801bb82 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801baf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bafa:	2b04      	cmp	r3, #4
 801bafc:	d009      	beq.n	801bb12 <dhcp_parse_reply+0x2e6>
 801bafe:	4b10      	ldr	r3, [pc, #64]	; (801bb40 <dhcp_parse_reply+0x314>)
 801bb00:	f240 6259 	movw	r2, #1625	; 0x659
 801bb04:	490f      	ldr	r1, [pc, #60]	; (801bb44 <dhcp_parse_reply+0x318>)
 801bb06:	4810      	ldr	r0, [pc, #64]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801bb08:	f004 f8c6 	bl	801fc98 <iprintf>
 801bb0c:	f06f 0305 	mvn.w	r3, #5
 801bb10:	e14a      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801bb12:	2302      	movs	r3, #2
 801bb14:	623b      	str	r3, [r7, #32]
        break;
 801bb16:	e034      	b.n	801bb82 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bb18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb1c:	2b04      	cmp	r3, #4
 801bb1e:	d009      	beq.n	801bb34 <dhcp_parse_reply+0x308>
 801bb20:	4b07      	ldr	r3, [pc, #28]	; (801bb40 <dhcp_parse_reply+0x314>)
 801bb22:	f240 625d 	movw	r2, #1629	; 0x65d
 801bb26:	4907      	ldr	r1, [pc, #28]	; (801bb44 <dhcp_parse_reply+0x318>)
 801bb28:	4807      	ldr	r0, [pc, #28]	; (801bb48 <dhcp_parse_reply+0x31c>)
 801bb2a:	f004 f8b5 	bl	801fc98 <iprintf>
 801bb2e:	f06f 0305 	mvn.w	r3, #5
 801bb32:	e139      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 801bb34:	2304      	movs	r3, #4
 801bb36:	623b      	str	r3, [r7, #32]
        break;
 801bb38:	e023      	b.n	801bb82 <dhcp_parse_reply+0x356>
 801bb3a:	bf00      	nop
 801bb3c:	20013a10 	.word	0x20013a10
 801bb40:	08023ea0 	.word	0x08023ea0
 801bb44:	08024128 	.word	0x08024128
 801bb48:	08023f00 	.word	0x08023f00
 801bb4c:	08024134 	.word	0x08024134
 801bb50:	08024148 	.word	0x08024148
 801bb54:	08024154 	.word	0x08024154
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bb58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb5c:	2b04      	cmp	r3, #4
 801bb5e:	d009      	beq.n	801bb74 <dhcp_parse_reply+0x348>
 801bb60:	4b93      	ldr	r3, [pc, #588]	; (801bdb0 <dhcp_parse_reply+0x584>)
 801bb62:	f240 6261 	movw	r2, #1633	; 0x661
 801bb66:	4993      	ldr	r1, [pc, #588]	; (801bdb4 <dhcp_parse_reply+0x588>)
 801bb68:	4893      	ldr	r0, [pc, #588]	; (801bdb8 <dhcp_parse_reply+0x58c>)
 801bb6a:	f004 f895 	bl	801fc98 <iprintf>
 801bb6e:	f06f 0305 	mvn.w	r3, #5
 801bb72:	e119      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 801bb74:	2305      	movs	r3, #5
 801bb76:	623b      	str	r3, [r7, #32]
        break;
 801bb78:	e003      	b.n	801bb82 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 801bb7a:	2300      	movs	r3, #0
 801bb7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 801bb80:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 801bb82:	7dfb      	ldrb	r3, [r7, #23]
 801bb84:	2b00      	cmp	r3, #0
 801bb86:	d103      	bne.n	801bb90 <dhcp_parse_reply+0x364>
      offset++;
 801bb88:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bb8a:	3301      	adds	r3, #1
 801bb8c:	877b      	strh	r3, [r7, #58]	; 0x3a
 801bb8e:	e0a1      	b.n	801bcd4 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 801bb90:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bb92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb96:	4413      	add	r3, r2
 801bb98:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801bb9c:	4293      	cmp	r3, r2
 801bb9e:	dd02      	ble.n	801bba6 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 801bba0:	f06f 0301 	mvn.w	r3, #1
 801bba4:	e100      	b.n	801bda8 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 801bba6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bbaa:	b29a      	uxth	r2, r3
 801bbac:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bbae:	4413      	add	r3, r2
 801bbb0:	b29b      	uxth	r3, r3
 801bbb2:	3302      	adds	r3, #2
 801bbb4:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 801bbb6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bbba:	2b00      	cmp	r3, #0
 801bbbc:	f000 808a 	beq.w	801bcd4 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 801bbc0:	2300      	movs	r3, #0
 801bbc2:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801bbc4:	6a3b      	ldr	r3, [r7, #32]
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	db02      	blt.n	801bbd0 <dhcp_parse_reply+0x3a4>
 801bbca:	6a3b      	ldr	r3, [r7, #32]
 801bbcc:	2b07      	cmp	r3, #7
 801bbce:	dd06      	ble.n	801bbde <dhcp_parse_reply+0x3b2>
 801bbd0:	4b77      	ldr	r3, [pc, #476]	; (801bdb0 <dhcp_parse_reply+0x584>)
 801bbd2:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801bbd6:	4979      	ldr	r1, [pc, #484]	; (801bdbc <dhcp_parse_reply+0x590>)
 801bbd8:	4877      	ldr	r0, [pc, #476]	; (801bdb8 <dhcp_parse_reply+0x58c>)
 801bbda:	f004 f85d 	bl	801fc98 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801bbde:	4a78      	ldr	r2, [pc, #480]	; (801bdc0 <dhcp_parse_reply+0x594>)
 801bbe0:	6a3b      	ldr	r3, [r7, #32]
 801bbe2:	4413      	add	r3, r2
 801bbe4:	781b      	ldrb	r3, [r3, #0]
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d174      	bne.n	801bcd4 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 801bbea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bbee:	2b04      	cmp	r3, #4
 801bbf0:	bf28      	it	cs
 801bbf2:	2304      	movcs	r3, #4
 801bbf4:	b2db      	uxtb	r3, r3
 801bbf6:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bbf8:	8bfb      	ldrh	r3, [r7, #30]
 801bbfa:	8aba      	ldrh	r2, [r7, #20]
 801bbfc:	f107 0108 	add.w	r1, r7, #8
 801bc00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bc02:	f7f7 fce5 	bl	80135d0 <pbuf_copy_partial>
 801bc06:	4603      	mov	r3, r0
 801bc08:	461a      	mov	r2, r3
 801bc0a:	8abb      	ldrh	r3, [r7, #20]
 801bc0c:	4293      	cmp	r3, r2
 801bc0e:	d002      	beq.n	801bc16 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 801bc10:	f06f 0301 	mvn.w	r3, #1
 801bc14:	e0c8      	b.n	801bda8 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 801bc16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bc1a:	2b04      	cmp	r3, #4
 801bc1c:	d933      	bls.n	801bc86 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801bc1e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bc22:	f003 0303 	and.w	r3, r3, #3
 801bc26:	b2db      	uxtb	r3, r3
 801bc28:	2b00      	cmp	r3, #0
 801bc2a:	d009      	beq.n	801bc40 <dhcp_parse_reply+0x414>
 801bc2c:	4b60      	ldr	r3, [pc, #384]	; (801bdb0 <dhcp_parse_reply+0x584>)
 801bc2e:	f240 6281 	movw	r2, #1665	; 0x681
 801bc32:	4964      	ldr	r1, [pc, #400]	; (801bdc4 <dhcp_parse_reply+0x598>)
 801bc34:	4860      	ldr	r0, [pc, #384]	; (801bdb8 <dhcp_parse_reply+0x58c>)
 801bc36:	f004 f82f 	bl	801fc98 <iprintf>
 801bc3a:	f06f 0305 	mvn.w	r3, #5
 801bc3e:	e0b3      	b.n	801bda8 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 801bc40:	4a5f      	ldr	r2, [pc, #380]	; (801bdc0 <dhcp_parse_reply+0x594>)
 801bc42:	6a3b      	ldr	r3, [r7, #32]
 801bc44:	4413      	add	r3, r2
 801bc46:	2201      	movs	r2, #1
 801bc48:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801bc4a:	68bb      	ldr	r3, [r7, #8]
 801bc4c:	4618      	mov	r0, r3
 801bc4e:	f7f5 ff16 	bl	8011a7e <lwip_htonl>
 801bc52:	4602      	mov	r2, r0
 801bc54:	495c      	ldr	r1, [pc, #368]	; (801bdc8 <dhcp_parse_reply+0x59c>)
 801bc56:	6a3b      	ldr	r3, [r7, #32]
 801bc58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 801bc5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bc60:	3b04      	subs	r3, #4
 801bc62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 801bc66:	8bfb      	ldrh	r3, [r7, #30]
 801bc68:	3304      	adds	r3, #4
 801bc6a:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 801bc6c:	8a7a      	ldrh	r2, [r7, #18]
 801bc6e:	8bfb      	ldrh	r3, [r7, #30]
 801bc70:	429a      	cmp	r2, r3
 801bc72:	d202      	bcs.n	801bc7a <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 801bc74:	f06f 0301 	mvn.w	r3, #1
 801bc78:	e096      	b.n	801bda8 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 801bc7a:	8a7b      	ldrh	r3, [r7, #18]
 801bc7c:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 801bc7e:	6a3b      	ldr	r3, [r7, #32]
 801bc80:	3301      	adds	r3, #1
 801bc82:	623b      	str	r3, [r7, #32]
            goto decode_next;
 801bc84:	e79e      	b.n	801bbc4 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 801bc86:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bc8a:	2b04      	cmp	r3, #4
 801bc8c:	d106      	bne.n	801bc9c <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 801bc8e:	68bb      	ldr	r3, [r7, #8]
 801bc90:	4618      	mov	r0, r3
 801bc92:	f7f5 fef4 	bl	8011a7e <lwip_htonl>
 801bc96:	4603      	mov	r3, r0
 801bc98:	60bb      	str	r3, [r7, #8]
 801bc9a:	e011      	b.n	801bcc0 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801bc9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bca0:	2b01      	cmp	r3, #1
 801bca2:	d009      	beq.n	801bcb8 <dhcp_parse_reply+0x48c>
 801bca4:	4b42      	ldr	r3, [pc, #264]	; (801bdb0 <dhcp_parse_reply+0x584>)
 801bca6:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801bcaa:	4948      	ldr	r1, [pc, #288]	; (801bdcc <dhcp_parse_reply+0x5a0>)
 801bcac:	4842      	ldr	r0, [pc, #264]	; (801bdb8 <dhcp_parse_reply+0x58c>)
 801bcae:	f003 fff3 	bl	801fc98 <iprintf>
 801bcb2:	f06f 0305 	mvn.w	r3, #5
 801bcb6:	e077      	b.n	801bda8 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 801bcb8:	f107 0308 	add.w	r3, r7, #8
 801bcbc:	781b      	ldrb	r3, [r3, #0]
 801bcbe:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 801bcc0:	4a3f      	ldr	r2, [pc, #252]	; (801bdc0 <dhcp_parse_reply+0x594>)
 801bcc2:	6a3b      	ldr	r3, [r7, #32]
 801bcc4:	4413      	add	r3, r2
 801bcc6:	2201      	movs	r2, #1
 801bcc8:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801bcca:	68ba      	ldr	r2, [r7, #8]
 801bccc:	493e      	ldr	r1, [pc, #248]	; (801bdc8 <dhcp_parse_reply+0x59c>)
 801bcce:	6a3b      	ldr	r3, [r7, #32]
 801bcd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 801bcd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bcd6:	895b      	ldrh	r3, [r3, #10]
 801bcd8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bcda:	429a      	cmp	r2, r3
 801bcdc:	d324      	bcc.n	801bd28 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 801bcde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bce0:	895b      	ldrh	r3, [r3, #10]
 801bce2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bce4:	1ad3      	subs	r3, r2, r3
 801bce6:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 801bce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bcea:	895b      	ldrh	r3, [r3, #10]
 801bcec:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801bcee:	1ad3      	subs	r3, r2, r3
 801bcf0:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 801bcf2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bcf4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bcf6:	429a      	cmp	r2, r3
 801bcf8:	d213      	bcs.n	801bd22 <dhcp_parse_reply+0x4f6>
        q = q->next;
 801bcfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bcfc:	681b      	ldr	r3, [r3, #0]
 801bcfe:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801bd00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	d109      	bne.n	801bd1a <dhcp_parse_reply+0x4ee>
 801bd06:	4b2a      	ldr	r3, [pc, #168]	; (801bdb0 <dhcp_parse_reply+0x584>)
 801bd08:	f240 629d 	movw	r2, #1693	; 0x69d
 801bd0c:	4930      	ldr	r1, [pc, #192]	; (801bdd0 <dhcp_parse_reply+0x5a4>)
 801bd0e:	482a      	ldr	r0, [pc, #168]	; (801bdb8 <dhcp_parse_reply+0x58c>)
 801bd10:	f003 ffc2 	bl	801fc98 <iprintf>
 801bd14:	f06f 0305 	mvn.w	r3, #5
 801bd18:	e046      	b.n	801bda8 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 801bd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd1c:	685b      	ldr	r3, [r3, #4]
 801bd1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bd20:	e002      	b.n	801bd28 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 801bd22:	f06f 0301 	mvn.w	r3, #1
 801bd26:	e03f      	b.n	801bda8 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801bd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd2a:	2b00      	cmp	r3, #0
 801bd2c:	d00a      	beq.n	801bd44 <dhcp_parse_reply+0x518>
 801bd2e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bd30:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bd32:	429a      	cmp	r2, r3
 801bd34:	d206      	bcs.n	801bd44 <dhcp_parse_reply+0x518>
 801bd36:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bd38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801bd3a:	4413      	add	r3, r2
 801bd3c:	781b      	ldrb	r3, [r3, #0]
 801bd3e:	2bff      	cmp	r3, #255	; 0xff
 801bd40:	f47f adb7 	bne.w	801b8b2 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801bd44:	4b1e      	ldr	r3, [pc, #120]	; (801bdc0 <dhcp_parse_reply+0x594>)
 801bd46:	781b      	ldrb	r3, [r3, #0]
 801bd48:	2b00      	cmp	r3, #0
 801bd4a:	d018      	beq.n	801bd7e <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801bd4c:	4b1e      	ldr	r3, [pc, #120]	; (801bdc8 <dhcp_parse_reply+0x59c>)
 801bd4e:	681b      	ldr	r3, [r3, #0]
 801bd50:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801bd52:	4b1b      	ldr	r3, [pc, #108]	; (801bdc0 <dhcp_parse_reply+0x594>)
 801bd54:	2200      	movs	r2, #0
 801bd56:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801bd58:	68fb      	ldr	r3, [r7, #12]
 801bd5a:	2b01      	cmp	r3, #1
 801bd5c:	d102      	bne.n	801bd64 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 801bd5e:	2301      	movs	r3, #1
 801bd60:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bd62:	e00c      	b.n	801bd7e <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801bd64:	68fb      	ldr	r3, [r7, #12]
 801bd66:	2b02      	cmp	r3, #2
 801bd68:	d102      	bne.n	801bd70 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 801bd6a:	2301      	movs	r3, #1
 801bd6c:	62bb      	str	r3, [r7, #40]	; 0x28
 801bd6e:	e006      	b.n	801bd7e <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801bd70:	68fb      	ldr	r3, [r7, #12]
 801bd72:	2b03      	cmp	r3, #3
 801bd74:	d103      	bne.n	801bd7e <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 801bd76:	2301      	movs	r3, #1
 801bd78:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 801bd7a:	2301      	movs	r3, #1
 801bd7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 801bd7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bd80:	2b00      	cmp	r3, #0
 801bd82:	d006      	beq.n	801bd92 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 801bd84:	2300      	movs	r3, #0
 801bd86:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 801bd88:	236c      	movs	r3, #108	; 0x6c
 801bd8a:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801bd8c:	23ec      	movs	r3, #236	; 0xec
 801bd8e:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 801bd90:	e569      	b.n	801b866 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 801bd92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd94:	2b00      	cmp	r3, #0
 801bd96:	d006      	beq.n	801bda6 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 801bd98:	2300      	movs	r3, #0
 801bd9a:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 801bd9c:	232c      	movs	r3, #44	; 0x2c
 801bd9e:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801bda0:	236c      	movs	r3, #108	; 0x6c
 801bda2:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 801bda4:	e55f      	b.n	801b866 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 801bda6:	2300      	movs	r3, #0
}
 801bda8:	4618      	mov	r0, r3
 801bdaa:	3740      	adds	r7, #64	; 0x40
 801bdac:	46bd      	mov	sp, r7
 801bdae:	bd80      	pop	{r7, pc}
 801bdb0:	08023ea0 	.word	0x08023ea0
 801bdb4:	08024128 	.word	0x08024128
 801bdb8:	08023f00 	.word	0x08023f00
 801bdbc:	0802416c 	.word	0x0802416c
 801bdc0:	20013a10 	.word	0x20013a10
 801bdc4:	08024180 	.word	0x08024180
 801bdc8:	20013a18 	.word	0x20013a18
 801bdcc:	08024198 	.word	0x08024198
 801bdd0:	080241ac 	.word	0x080241ac

0801bdd4 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801bdd4:	b580      	push	{r7, lr}
 801bdd6:	b08a      	sub	sp, #40	; 0x28
 801bdd8:	af00      	add	r7, sp, #0
 801bdda:	60f8      	str	r0, [r7, #12]
 801bddc:	60b9      	str	r1, [r7, #8]
 801bdde:	607a      	str	r2, [r7, #4]
 801bde0:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 801bde2:	4b60      	ldr	r3, [pc, #384]	; (801bf64 <dhcp_recv+0x190>)
 801bde4:	685b      	ldr	r3, [r3, #4]
 801bde6:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bde8:	6a3b      	ldr	r3, [r7, #32]
 801bdea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bdec:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801bdee:	687b      	ldr	r3, [r7, #4]
 801bdf0:	685b      	ldr	r3, [r3, #4]
 801bdf2:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801bdf4:	69fb      	ldr	r3, [r7, #28]
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	f000 809d 	beq.w	801bf36 <dhcp_recv+0x162>
 801bdfc:	69fb      	ldr	r3, [r7, #28]
 801bdfe:	791b      	ldrb	r3, [r3, #4]
 801be00:	2b00      	cmp	r3, #0
 801be02:	f000 8098 	beq.w	801bf36 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 801be06:	687b      	ldr	r3, [r7, #4]
 801be08:	895b      	ldrh	r3, [r3, #10]
 801be0a:	2b2b      	cmp	r3, #43	; 0x2b
 801be0c:	f240 8095 	bls.w	801bf3a <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 801be10:	69bb      	ldr	r3, [r7, #24]
 801be12:	781b      	ldrb	r3, [r3, #0]
 801be14:	2b02      	cmp	r3, #2
 801be16:	f040 8092 	bne.w	801bf3e <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801be1a:	2300      	movs	r3, #0
 801be1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801be20:	e012      	b.n	801be48 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801be22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be26:	6a3a      	ldr	r2, [r7, #32]
 801be28:	4413      	add	r3, r2
 801be2a:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801be2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be32:	69b9      	ldr	r1, [r7, #24]
 801be34:	440b      	add	r3, r1
 801be36:	7f1b      	ldrb	r3, [r3, #28]
 801be38:	429a      	cmp	r2, r3
 801be3a:	f040 8082 	bne.w	801bf42 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801be3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be42:	3301      	adds	r3, #1
 801be44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801be48:	6a3b      	ldr	r3, [r7, #32]
 801be4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801be4e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801be52:	429a      	cmp	r2, r3
 801be54:	d203      	bcs.n	801be5e <dhcp_recv+0x8a>
 801be56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be5a:	2b05      	cmp	r3, #5
 801be5c:	d9e1      	bls.n	801be22 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801be5e:	69bb      	ldr	r3, [r7, #24]
 801be60:	685b      	ldr	r3, [r3, #4]
 801be62:	4618      	mov	r0, r3
 801be64:	f7f5 fe0b 	bl	8011a7e <lwip_htonl>
 801be68:	4602      	mov	r2, r0
 801be6a:	69fb      	ldr	r3, [r7, #28]
 801be6c:	681b      	ldr	r3, [r3, #0]
 801be6e:	429a      	cmp	r2, r3
 801be70:	d169      	bne.n	801bf46 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 801be72:	69f9      	ldr	r1, [r7, #28]
 801be74:	6878      	ldr	r0, [r7, #4]
 801be76:	f7ff fcd9 	bl	801b82c <dhcp_parse_reply>
 801be7a:	4603      	mov	r3, r0
 801be7c:	2b00      	cmp	r3, #0
 801be7e:	d164      	bne.n	801bf4a <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801be80:	4b39      	ldr	r3, [pc, #228]	; (801bf68 <dhcp_recv+0x194>)
 801be82:	785b      	ldrb	r3, [r3, #1]
 801be84:	2b00      	cmp	r3, #0
 801be86:	d062      	beq.n	801bf4e <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 801be88:	687b      	ldr	r3, [r7, #4]
 801be8a:	685b      	ldr	r3, [r3, #4]
 801be8c:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801be8e:	4b37      	ldr	r3, [pc, #220]	; (801bf6c <dhcp_recv+0x198>)
 801be90:	685b      	ldr	r3, [r3, #4]
 801be92:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 801be94:	7cfb      	ldrb	r3, [r7, #19]
 801be96:	2b05      	cmp	r3, #5
 801be98:	d12a      	bne.n	801bef0 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801be9a:	69fb      	ldr	r3, [r7, #28]
 801be9c:	795b      	ldrb	r3, [r3, #5]
 801be9e:	2b01      	cmp	r3, #1
 801bea0:	d112      	bne.n	801bec8 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 801bea2:	6979      	ldr	r1, [r7, #20]
 801bea4:	6a38      	ldr	r0, [r7, #32]
 801bea6:	f7fe fe17 	bl	801aad8 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801beaa:	6a3b      	ldr	r3, [r7, #32]
 801beac:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801beb0:	f003 0308 	and.w	r3, r3, #8
 801beb4:	2b00      	cmp	r3, #0
 801beb6:	d003      	beq.n	801bec0 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 801beb8:	6a38      	ldr	r0, [r7, #32]
 801beba:	f7fe fb87 	bl	801a5cc <dhcp_check>
 801bebe:	e049      	b.n	801bf54 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 801bec0:	6a38      	ldr	r0, [r7, #32]
 801bec2:	f7ff f867 	bl	801af94 <dhcp_bind>
 801bec6:	e045      	b.n	801bf54 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801bec8:	69fb      	ldr	r3, [r7, #28]
 801beca:	795b      	ldrb	r3, [r3, #5]
 801becc:	2b03      	cmp	r3, #3
 801bece:	d007      	beq.n	801bee0 <dhcp_recv+0x10c>
 801bed0:	69fb      	ldr	r3, [r7, #28]
 801bed2:	795b      	ldrb	r3, [r3, #5]
 801bed4:	2b04      	cmp	r3, #4
 801bed6:	d003      	beq.n	801bee0 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 801bed8:	69fb      	ldr	r3, [r7, #28]
 801beda:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801bedc:	2b05      	cmp	r3, #5
 801bede:	d139      	bne.n	801bf54 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 801bee0:	6979      	ldr	r1, [r7, #20]
 801bee2:	6a38      	ldr	r0, [r7, #32]
 801bee4:	f7fe fdf8 	bl	801aad8 <dhcp_handle_ack>
      dhcp_bind(netif);
 801bee8:	6a38      	ldr	r0, [r7, #32]
 801beea:	f7ff f853 	bl	801af94 <dhcp_bind>
 801beee:	e031      	b.n	801bf54 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 801bef0:	7cfb      	ldrb	r3, [r7, #19]
 801bef2:	2b06      	cmp	r3, #6
 801bef4:	d113      	bne.n	801bf1e <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801bef6:	69fb      	ldr	r3, [r7, #28]
 801bef8:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801befa:	2b03      	cmp	r3, #3
 801befc:	d00b      	beq.n	801bf16 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801befe:	69fb      	ldr	r3, [r7, #28]
 801bf00:	795b      	ldrb	r3, [r3, #5]
 801bf02:	2b01      	cmp	r3, #1
 801bf04:	d007      	beq.n	801bf16 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801bf06:	69fb      	ldr	r3, [r7, #28]
 801bf08:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801bf0a:	2b04      	cmp	r3, #4
 801bf0c:	d003      	beq.n	801bf16 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801bf0e:	69fb      	ldr	r3, [r7, #28]
 801bf10:	795b      	ldrb	r3, [r3, #5]
 801bf12:	2b05      	cmp	r3, #5
 801bf14:	d103      	bne.n	801bf1e <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 801bf16:	6a38      	ldr	r0, [r7, #32]
 801bf18:	f7fe fb3e 	bl	801a598 <dhcp_handle_nak>
 801bf1c:	e01a      	b.n	801bf54 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801bf1e:	7cfb      	ldrb	r3, [r7, #19]
 801bf20:	2b02      	cmp	r3, #2
 801bf22:	d116      	bne.n	801bf52 <dhcp_recv+0x17e>
 801bf24:	69fb      	ldr	r3, [r7, #28]
 801bf26:	795b      	ldrb	r3, [r3, #5]
 801bf28:	2b06      	cmp	r3, #6
 801bf2a:	d112      	bne.n	801bf52 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 801bf2c:	6979      	ldr	r1, [r7, #20]
 801bf2e:	6a38      	ldr	r0, [r7, #32]
 801bf30:	f7fe fb80 	bl	801a634 <dhcp_handle_offer>
 801bf34:	e00e      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf36:	bf00      	nop
 801bf38:	e00c      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf3a:	bf00      	nop
 801bf3c:	e00a      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf3e:	bf00      	nop
 801bf40:	e008      	b.n	801bf54 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 801bf42:	bf00      	nop
 801bf44:	e006      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf46:	bf00      	nop
 801bf48:	e004      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf4a:	bf00      	nop
 801bf4c:	e002      	b.n	801bf54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801bf4e:	bf00      	nop
 801bf50:	e000      	b.n	801bf54 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 801bf52:	bf00      	nop
  pbuf_free(p);
 801bf54:	6878      	ldr	r0, [r7, #4]
 801bf56:	f7f7 f935 	bl	80131c4 <pbuf_free>
}
 801bf5a:	bf00      	nop
 801bf5c:	3728      	adds	r7, #40	; 0x28
 801bf5e:	46bd      	mov	sp, r7
 801bf60:	bd80      	pop	{r7, pc}
 801bf62:	bf00      	nop
 801bf64:	200102c0 	.word	0x200102c0
 801bf68:	20013a10 	.word	0x20013a10
 801bf6c:	20013a18 	.word	0x20013a18

0801bf70 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801bf70:	b580      	push	{r7, lr}
 801bf72:	b088      	sub	sp, #32
 801bf74:	af00      	add	r7, sp, #0
 801bf76:	60f8      	str	r0, [r7, #12]
 801bf78:	60b9      	str	r1, [r7, #8]
 801bf7a:	603b      	str	r3, [r7, #0]
 801bf7c:	4613      	mov	r3, r2
 801bf7e:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801bf80:	68fb      	ldr	r3, [r7, #12]
 801bf82:	2b00      	cmp	r3, #0
 801bf84:	d108      	bne.n	801bf98 <dhcp_create_msg+0x28>
 801bf86:	4b5f      	ldr	r3, [pc, #380]	; (801c104 <dhcp_create_msg+0x194>)
 801bf88:	f240 7269 	movw	r2, #1897	; 0x769
 801bf8c:	495e      	ldr	r1, [pc, #376]	; (801c108 <dhcp_create_msg+0x198>)
 801bf8e:	485f      	ldr	r0, [pc, #380]	; (801c10c <dhcp_create_msg+0x19c>)
 801bf90:	f003 fe82 	bl	801fc98 <iprintf>
 801bf94:	2300      	movs	r3, #0
 801bf96:	e0b1      	b.n	801c0fc <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801bf98:	68bb      	ldr	r3, [r7, #8]
 801bf9a:	2b00      	cmp	r3, #0
 801bf9c:	d108      	bne.n	801bfb0 <dhcp_create_msg+0x40>
 801bf9e:	4b59      	ldr	r3, [pc, #356]	; (801c104 <dhcp_create_msg+0x194>)
 801bfa0:	f240 726a 	movw	r2, #1898	; 0x76a
 801bfa4:	495a      	ldr	r1, [pc, #360]	; (801c110 <dhcp_create_msg+0x1a0>)
 801bfa6:	4859      	ldr	r0, [pc, #356]	; (801c10c <dhcp_create_msg+0x19c>)
 801bfa8:	f003 fe76 	bl	801fc98 <iprintf>
 801bfac:	2300      	movs	r3, #0
 801bfae:	e0a5      	b.n	801c0fc <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801bfb0:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bfb4:	f44f 719a 	mov.w	r1, #308	; 0x134
 801bfb8:	2036      	movs	r0, #54	; 0x36
 801bfba:	f7f6 fe1f 	bl	8012bfc <pbuf_alloc>
 801bfbe:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 801bfc0:	69bb      	ldr	r3, [r7, #24]
 801bfc2:	2b00      	cmp	r3, #0
 801bfc4:	d101      	bne.n	801bfca <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 801bfc6:	2300      	movs	r3, #0
 801bfc8:	e098      	b.n	801c0fc <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801bfca:	69bb      	ldr	r3, [r7, #24]
 801bfcc:	895b      	ldrh	r3, [r3, #10]
 801bfce:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801bfd2:	d206      	bcs.n	801bfe2 <dhcp_create_msg+0x72>
 801bfd4:	4b4b      	ldr	r3, [pc, #300]	; (801c104 <dhcp_create_msg+0x194>)
 801bfd6:	f240 7271 	movw	r2, #1905	; 0x771
 801bfda:	494e      	ldr	r1, [pc, #312]	; (801c114 <dhcp_create_msg+0x1a4>)
 801bfdc:	484b      	ldr	r0, [pc, #300]	; (801c10c <dhcp_create_msg+0x19c>)
 801bfde:	f003 fe5b 	bl	801fc98 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801bfe2:	79fb      	ldrb	r3, [r7, #7]
 801bfe4:	2b03      	cmp	r3, #3
 801bfe6:	d103      	bne.n	801bff0 <dhcp_create_msg+0x80>
 801bfe8:	68bb      	ldr	r3, [r7, #8]
 801bfea:	795b      	ldrb	r3, [r3, #5]
 801bfec:	2b03      	cmp	r3, #3
 801bfee:	d10d      	bne.n	801c00c <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801bff0:	68bb      	ldr	r3, [r7, #8]
 801bff2:	799b      	ldrb	r3, [r3, #6]
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d105      	bne.n	801c004 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801bff8:	f003 fe66 	bl	801fcc8 <rand>
 801bffc:	4603      	mov	r3, r0
 801bffe:	461a      	mov	r2, r3
 801c000:	4b45      	ldr	r3, [pc, #276]	; (801c118 <dhcp_create_msg+0x1a8>)
 801c002:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 801c004:	4b44      	ldr	r3, [pc, #272]	; (801c118 <dhcp_create_msg+0x1a8>)
 801c006:	681a      	ldr	r2, [r3, #0]
 801c008:	68bb      	ldr	r3, [r7, #8]
 801c00a:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801c00c:	69bb      	ldr	r3, [r7, #24]
 801c00e:	685b      	ldr	r3, [r3, #4]
 801c010:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801c012:	f44f 729a 	mov.w	r2, #308	; 0x134
 801c016:	2100      	movs	r1, #0
 801c018:	6978      	ldr	r0, [r7, #20]
 801c01a:	f003 fdda 	bl	801fbd2 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801c01e:	697b      	ldr	r3, [r7, #20]
 801c020:	2201      	movs	r2, #1
 801c022:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801c024:	697b      	ldr	r3, [r7, #20]
 801c026:	2201      	movs	r2, #1
 801c028:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801c02a:	68fb      	ldr	r3, [r7, #12]
 801c02c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801c030:	697b      	ldr	r3, [r7, #20]
 801c032:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801c034:	68bb      	ldr	r3, [r7, #8]
 801c036:	681b      	ldr	r3, [r3, #0]
 801c038:	4618      	mov	r0, r3
 801c03a:	f7f5 fd20 	bl	8011a7e <lwip_htonl>
 801c03e:	4602      	mov	r2, r0
 801c040:	697b      	ldr	r3, [r7, #20]
 801c042:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801c044:	79fb      	ldrb	r3, [r7, #7]
 801c046:	2b08      	cmp	r3, #8
 801c048:	d010      	beq.n	801c06c <dhcp_create_msg+0xfc>
 801c04a:	79fb      	ldrb	r3, [r7, #7]
 801c04c:	2b04      	cmp	r3, #4
 801c04e:	d00d      	beq.n	801c06c <dhcp_create_msg+0xfc>
 801c050:	79fb      	ldrb	r3, [r7, #7]
 801c052:	2b07      	cmp	r3, #7
 801c054:	d00a      	beq.n	801c06c <dhcp_create_msg+0xfc>
 801c056:	79fb      	ldrb	r3, [r7, #7]
 801c058:	2b03      	cmp	r3, #3
 801c05a:	d10c      	bne.n	801c076 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801c05c:	68bb      	ldr	r3, [r7, #8]
 801c05e:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801c060:	2b05      	cmp	r3, #5
 801c062:	d003      	beq.n	801c06c <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801c064:	68bb      	ldr	r3, [r7, #8]
 801c066:	795b      	ldrb	r3, [r3, #5]
 801c068:	2b04      	cmp	r3, #4
 801c06a:	d104      	bne.n	801c076 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801c06c:	68fb      	ldr	r3, [r7, #12]
 801c06e:	3304      	adds	r3, #4
 801c070:	681a      	ldr	r2, [r3, #0]
 801c072:	697b      	ldr	r3, [r7, #20]
 801c074:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c076:	2300      	movs	r3, #0
 801c078:	83fb      	strh	r3, [r7, #30]
 801c07a:	e00c      	b.n	801c096 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801c07c:	8bfa      	ldrh	r2, [r7, #30]
 801c07e:	8bfb      	ldrh	r3, [r7, #30]
 801c080:	68f9      	ldr	r1, [r7, #12]
 801c082:	440a      	add	r2, r1
 801c084:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 801c088:	697a      	ldr	r2, [r7, #20]
 801c08a:	4413      	add	r3, r2
 801c08c:	460a      	mov	r2, r1
 801c08e:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c090:	8bfb      	ldrh	r3, [r7, #30]
 801c092:	3301      	adds	r3, #1
 801c094:	83fb      	strh	r3, [r7, #30]
 801c096:	8bfb      	ldrh	r3, [r7, #30]
 801c098:	2b05      	cmp	r3, #5
 801c09a:	d9ef      	bls.n	801c07c <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c09c:	697b      	ldr	r3, [r7, #20]
 801c09e:	2200      	movs	r2, #0
 801c0a0:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 801c0a4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 801c0a8:	2200      	movs	r2, #0
 801c0aa:	f062 027d 	orn	r2, r2, #125	; 0x7d
 801c0ae:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 801c0b2:	2200      	movs	r2, #0
 801c0b4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 801c0b8:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 801c0bc:	2200      	movs	r2, #0
 801c0be:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 801c0c2:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 801c0c6:	697b      	ldr	r3, [r7, #20]
 801c0c8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801c0cc:	2301      	movs	r3, #1
 801c0ce:	2235      	movs	r2, #53	; 0x35
 801c0d0:	2000      	movs	r0, #0
 801c0d2:	f7ff fadb 	bl	801b68c <dhcp_option>
 801c0d6:	4603      	mov	r3, r0
 801c0d8:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801c0da:	697b      	ldr	r3, [r7, #20]
 801c0dc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801c0e0:	79fa      	ldrb	r2, [r7, #7]
 801c0e2:	8a7b      	ldrh	r3, [r7, #18]
 801c0e4:	4618      	mov	r0, r3
 801c0e6:	f7ff fb05 	bl	801b6f4 <dhcp_option_byte>
 801c0ea:	4603      	mov	r3, r0
 801c0ec:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 801c0ee:	683b      	ldr	r3, [r7, #0]
 801c0f0:	2b00      	cmp	r3, #0
 801c0f2:	d002      	beq.n	801c0fa <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 801c0f4:	683b      	ldr	r3, [r7, #0]
 801c0f6:	8a7a      	ldrh	r2, [r7, #18]
 801c0f8:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801c0fa:	69bb      	ldr	r3, [r7, #24]
}
 801c0fc:	4618      	mov	r0, r3
 801c0fe:	3720      	adds	r7, #32
 801c100:	46bd      	mov	sp, r7
 801c102:	bd80      	pop	{r7, pc}
 801c104:	08023ea0 	.word	0x08023ea0
 801c108:	080241c0 	.word	0x080241c0
 801c10c:	08023f00 	.word	0x08023f00
 801c110:	080241e0 	.word	0x080241e0
 801c114:	08024200 	.word	0x08024200
 801c118:	2000aff4 	.word	0x2000aff4

0801c11c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801c11c:	b580      	push	{r7, lr}
 801c11e:	b084      	sub	sp, #16
 801c120:	af00      	add	r7, sp, #0
 801c122:	4603      	mov	r3, r0
 801c124:	60b9      	str	r1, [r7, #8]
 801c126:	607a      	str	r2, [r7, #4]
 801c128:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801c12a:	89fb      	ldrh	r3, [r7, #14]
 801c12c:	1c5a      	adds	r2, r3, #1
 801c12e:	81fa      	strh	r2, [r7, #14]
 801c130:	461a      	mov	r2, r3
 801c132:	68bb      	ldr	r3, [r7, #8]
 801c134:	4413      	add	r3, r2
 801c136:	22ff      	movs	r2, #255	; 0xff
 801c138:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c13a:	e007      	b.n	801c14c <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801c13c:	89fb      	ldrh	r3, [r7, #14]
 801c13e:	1c5a      	adds	r2, r3, #1
 801c140:	81fa      	strh	r2, [r7, #14]
 801c142:	461a      	mov	r2, r3
 801c144:	68bb      	ldr	r3, [r7, #8]
 801c146:	4413      	add	r3, r2
 801c148:	2200      	movs	r2, #0
 801c14a:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c14c:	89fb      	ldrh	r3, [r7, #14]
 801c14e:	2b43      	cmp	r3, #67	; 0x43
 801c150:	d904      	bls.n	801c15c <dhcp_option_trailer+0x40>
 801c152:	89fb      	ldrh	r3, [r7, #14]
 801c154:	f003 0303 	and.w	r3, r3, #3
 801c158:	2b00      	cmp	r3, #0
 801c15a:	d002      	beq.n	801c162 <dhcp_option_trailer+0x46>
 801c15c:	89fb      	ldrh	r3, [r7, #14]
 801c15e:	2b43      	cmp	r3, #67	; 0x43
 801c160:	d9ec      	bls.n	801c13c <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801c162:	89fb      	ldrh	r3, [r7, #14]
 801c164:	33f0      	adds	r3, #240	; 0xf0
 801c166:	b29b      	uxth	r3, r3
 801c168:	4619      	mov	r1, r3
 801c16a:	6878      	ldr	r0, [r7, #4]
 801c16c:	f7f6 fea4 	bl	8012eb8 <pbuf_realloc>
}
 801c170:	bf00      	nop
 801c172:	3710      	adds	r7, #16
 801c174:	46bd      	mov	sp, r7
 801c176:	bd80      	pop	{r7, pc}

0801c178 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 801c178:	b480      	push	{r7}
 801c17a:	b085      	sub	sp, #20
 801c17c:	af00      	add	r7, sp, #0
 801c17e:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 801c180:	687b      	ldr	r3, [r7, #4]
 801c182:	2b00      	cmp	r3, #0
 801c184:	d017      	beq.n	801c1b6 <dhcp_supplied_address+0x3e>
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c18a:	2b00      	cmp	r3, #0
 801c18c:	d013      	beq.n	801c1b6 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801c18e:	687b      	ldr	r3, [r7, #4]
 801c190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c192:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c194:	68fb      	ldr	r3, [r7, #12]
 801c196:	795b      	ldrb	r3, [r3, #5]
 801c198:	2b0a      	cmp	r3, #10
 801c19a:	d007      	beq.n	801c1ac <dhcp_supplied_address+0x34>
 801c19c:	68fb      	ldr	r3, [r7, #12]
 801c19e:	795b      	ldrb	r3, [r3, #5]
 801c1a0:	2b05      	cmp	r3, #5
 801c1a2:	d003      	beq.n	801c1ac <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 801c1a4:	68fb      	ldr	r3, [r7, #12]
 801c1a6:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c1a8:	2b04      	cmp	r3, #4
 801c1aa:	d101      	bne.n	801c1b0 <dhcp_supplied_address+0x38>
 801c1ac:	2301      	movs	r3, #1
 801c1ae:	e000      	b.n	801c1b2 <dhcp_supplied_address+0x3a>
 801c1b0:	2300      	movs	r3, #0
 801c1b2:	b2db      	uxtb	r3, r3
 801c1b4:	e000      	b.n	801c1b8 <dhcp_supplied_address+0x40>
  }
  return 0;
 801c1b6:	2300      	movs	r3, #0
}
 801c1b8:	4618      	mov	r0, r3
 801c1ba:	3714      	adds	r7, #20
 801c1bc:	46bd      	mov	sp, r7
 801c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1c2:	4770      	bx	lr

0801c1c4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801c1c4:	b580      	push	{r7, lr}
 801c1c6:	b082      	sub	sp, #8
 801c1c8:	af00      	add	r7, sp, #0
 801c1ca:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801c1cc:	4915      	ldr	r1, [pc, #84]	; (801c224 <etharp_free_entry+0x60>)
 801c1ce:	687a      	ldr	r2, [r7, #4]
 801c1d0:	4613      	mov	r3, r2
 801c1d2:	005b      	lsls	r3, r3, #1
 801c1d4:	4413      	add	r3, r2
 801c1d6:	00db      	lsls	r3, r3, #3
 801c1d8:	440b      	add	r3, r1
 801c1da:	681b      	ldr	r3, [r3, #0]
 801c1dc:	2b00      	cmp	r3, #0
 801c1de:	d013      	beq.n	801c208 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801c1e0:	4910      	ldr	r1, [pc, #64]	; (801c224 <etharp_free_entry+0x60>)
 801c1e2:	687a      	ldr	r2, [r7, #4]
 801c1e4:	4613      	mov	r3, r2
 801c1e6:	005b      	lsls	r3, r3, #1
 801c1e8:	4413      	add	r3, r2
 801c1ea:	00db      	lsls	r3, r3, #3
 801c1ec:	440b      	add	r3, r1
 801c1ee:	681b      	ldr	r3, [r3, #0]
 801c1f0:	4618      	mov	r0, r3
 801c1f2:	f7f6 ffe7 	bl	80131c4 <pbuf_free>
    arp_table[i].q = NULL;
 801c1f6:	490b      	ldr	r1, [pc, #44]	; (801c224 <etharp_free_entry+0x60>)
 801c1f8:	687a      	ldr	r2, [r7, #4]
 801c1fa:	4613      	mov	r3, r2
 801c1fc:	005b      	lsls	r3, r3, #1
 801c1fe:	4413      	add	r3, r2
 801c200:	00db      	lsls	r3, r3, #3
 801c202:	440b      	add	r3, r1
 801c204:	2200      	movs	r2, #0
 801c206:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801c208:	4906      	ldr	r1, [pc, #24]	; (801c224 <etharp_free_entry+0x60>)
 801c20a:	687a      	ldr	r2, [r7, #4]
 801c20c:	4613      	mov	r3, r2
 801c20e:	005b      	lsls	r3, r3, #1
 801c210:	4413      	add	r3, r2
 801c212:	00db      	lsls	r3, r3, #3
 801c214:	440b      	add	r3, r1
 801c216:	3314      	adds	r3, #20
 801c218:	2200      	movs	r2, #0
 801c21a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801c21c:	bf00      	nop
 801c21e:	3708      	adds	r7, #8
 801c220:	46bd      	mov	sp, r7
 801c222:	bd80      	pop	{r7, pc}
 801c224:	2000aff8 	.word	0x2000aff8

0801c228 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801c228:	b580      	push	{r7, lr}
 801c22a:	b082      	sub	sp, #8
 801c22c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c22e:	2300      	movs	r3, #0
 801c230:	607b      	str	r3, [r7, #4]
 801c232:	e096      	b.n	801c362 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801c234:	494f      	ldr	r1, [pc, #316]	; (801c374 <etharp_tmr+0x14c>)
 801c236:	687a      	ldr	r2, [r7, #4]
 801c238:	4613      	mov	r3, r2
 801c23a:	005b      	lsls	r3, r3, #1
 801c23c:	4413      	add	r3, r2
 801c23e:	00db      	lsls	r3, r3, #3
 801c240:	440b      	add	r3, r1
 801c242:	3314      	adds	r3, #20
 801c244:	781b      	ldrb	r3, [r3, #0]
 801c246:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801c248:	78fb      	ldrb	r3, [r7, #3]
 801c24a:	2b00      	cmp	r3, #0
 801c24c:	f000 8086 	beq.w	801c35c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801c250:	4948      	ldr	r1, [pc, #288]	; (801c374 <etharp_tmr+0x14c>)
 801c252:	687a      	ldr	r2, [r7, #4]
 801c254:	4613      	mov	r3, r2
 801c256:	005b      	lsls	r3, r3, #1
 801c258:	4413      	add	r3, r2
 801c25a:	00db      	lsls	r3, r3, #3
 801c25c:	440b      	add	r3, r1
 801c25e:	3312      	adds	r3, #18
 801c260:	881b      	ldrh	r3, [r3, #0]
 801c262:	3301      	adds	r3, #1
 801c264:	b298      	uxth	r0, r3
 801c266:	4943      	ldr	r1, [pc, #268]	; (801c374 <etharp_tmr+0x14c>)
 801c268:	687a      	ldr	r2, [r7, #4]
 801c26a:	4613      	mov	r3, r2
 801c26c:	005b      	lsls	r3, r3, #1
 801c26e:	4413      	add	r3, r2
 801c270:	00db      	lsls	r3, r3, #3
 801c272:	440b      	add	r3, r1
 801c274:	3312      	adds	r3, #18
 801c276:	4602      	mov	r2, r0
 801c278:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801c27a:	493e      	ldr	r1, [pc, #248]	; (801c374 <etharp_tmr+0x14c>)
 801c27c:	687a      	ldr	r2, [r7, #4]
 801c27e:	4613      	mov	r3, r2
 801c280:	005b      	lsls	r3, r3, #1
 801c282:	4413      	add	r3, r2
 801c284:	00db      	lsls	r3, r3, #3
 801c286:	440b      	add	r3, r1
 801c288:	3312      	adds	r3, #18
 801c28a:	881b      	ldrh	r3, [r3, #0]
 801c28c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801c290:	d215      	bcs.n	801c2be <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801c292:	4938      	ldr	r1, [pc, #224]	; (801c374 <etharp_tmr+0x14c>)
 801c294:	687a      	ldr	r2, [r7, #4]
 801c296:	4613      	mov	r3, r2
 801c298:	005b      	lsls	r3, r3, #1
 801c29a:	4413      	add	r3, r2
 801c29c:	00db      	lsls	r3, r3, #3
 801c29e:	440b      	add	r3, r1
 801c2a0:	3314      	adds	r3, #20
 801c2a2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801c2a4:	2b01      	cmp	r3, #1
 801c2a6:	d10e      	bne.n	801c2c6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801c2a8:	4932      	ldr	r1, [pc, #200]	; (801c374 <etharp_tmr+0x14c>)
 801c2aa:	687a      	ldr	r2, [r7, #4]
 801c2ac:	4613      	mov	r3, r2
 801c2ae:	005b      	lsls	r3, r3, #1
 801c2b0:	4413      	add	r3, r2
 801c2b2:	00db      	lsls	r3, r3, #3
 801c2b4:	440b      	add	r3, r1
 801c2b6:	3312      	adds	r3, #18
 801c2b8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801c2ba:	2b04      	cmp	r3, #4
 801c2bc:	d903      	bls.n	801c2c6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801c2be:	6878      	ldr	r0, [r7, #4]
 801c2c0:	f7ff ff80 	bl	801c1c4 <etharp_free_entry>
 801c2c4:	e04a      	b.n	801c35c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801c2c6:	492b      	ldr	r1, [pc, #172]	; (801c374 <etharp_tmr+0x14c>)
 801c2c8:	687a      	ldr	r2, [r7, #4]
 801c2ca:	4613      	mov	r3, r2
 801c2cc:	005b      	lsls	r3, r3, #1
 801c2ce:	4413      	add	r3, r2
 801c2d0:	00db      	lsls	r3, r3, #3
 801c2d2:	440b      	add	r3, r1
 801c2d4:	3314      	adds	r3, #20
 801c2d6:	781b      	ldrb	r3, [r3, #0]
 801c2d8:	2b03      	cmp	r3, #3
 801c2da:	d10a      	bne.n	801c2f2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801c2dc:	4925      	ldr	r1, [pc, #148]	; (801c374 <etharp_tmr+0x14c>)
 801c2de:	687a      	ldr	r2, [r7, #4]
 801c2e0:	4613      	mov	r3, r2
 801c2e2:	005b      	lsls	r3, r3, #1
 801c2e4:	4413      	add	r3, r2
 801c2e6:	00db      	lsls	r3, r3, #3
 801c2e8:	440b      	add	r3, r1
 801c2ea:	3314      	adds	r3, #20
 801c2ec:	2204      	movs	r2, #4
 801c2ee:	701a      	strb	r2, [r3, #0]
 801c2f0:	e034      	b.n	801c35c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801c2f2:	4920      	ldr	r1, [pc, #128]	; (801c374 <etharp_tmr+0x14c>)
 801c2f4:	687a      	ldr	r2, [r7, #4]
 801c2f6:	4613      	mov	r3, r2
 801c2f8:	005b      	lsls	r3, r3, #1
 801c2fa:	4413      	add	r3, r2
 801c2fc:	00db      	lsls	r3, r3, #3
 801c2fe:	440b      	add	r3, r1
 801c300:	3314      	adds	r3, #20
 801c302:	781b      	ldrb	r3, [r3, #0]
 801c304:	2b04      	cmp	r3, #4
 801c306:	d10a      	bne.n	801c31e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801c308:	491a      	ldr	r1, [pc, #104]	; (801c374 <etharp_tmr+0x14c>)
 801c30a:	687a      	ldr	r2, [r7, #4]
 801c30c:	4613      	mov	r3, r2
 801c30e:	005b      	lsls	r3, r3, #1
 801c310:	4413      	add	r3, r2
 801c312:	00db      	lsls	r3, r3, #3
 801c314:	440b      	add	r3, r1
 801c316:	3314      	adds	r3, #20
 801c318:	2202      	movs	r2, #2
 801c31a:	701a      	strb	r2, [r3, #0]
 801c31c:	e01e      	b.n	801c35c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c31e:	4915      	ldr	r1, [pc, #84]	; (801c374 <etharp_tmr+0x14c>)
 801c320:	687a      	ldr	r2, [r7, #4]
 801c322:	4613      	mov	r3, r2
 801c324:	005b      	lsls	r3, r3, #1
 801c326:	4413      	add	r3, r2
 801c328:	00db      	lsls	r3, r3, #3
 801c32a:	440b      	add	r3, r1
 801c32c:	3314      	adds	r3, #20
 801c32e:	781b      	ldrb	r3, [r3, #0]
 801c330:	2b01      	cmp	r3, #1
 801c332:	d113      	bne.n	801c35c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801c334:	490f      	ldr	r1, [pc, #60]	; (801c374 <etharp_tmr+0x14c>)
 801c336:	687a      	ldr	r2, [r7, #4]
 801c338:	4613      	mov	r3, r2
 801c33a:	005b      	lsls	r3, r3, #1
 801c33c:	4413      	add	r3, r2
 801c33e:	00db      	lsls	r3, r3, #3
 801c340:	440b      	add	r3, r1
 801c342:	3308      	adds	r3, #8
 801c344:	6818      	ldr	r0, [r3, #0]
 801c346:	687a      	ldr	r2, [r7, #4]
 801c348:	4613      	mov	r3, r2
 801c34a:	005b      	lsls	r3, r3, #1
 801c34c:	4413      	add	r3, r2
 801c34e:	00db      	lsls	r3, r3, #3
 801c350:	4a08      	ldr	r2, [pc, #32]	; (801c374 <etharp_tmr+0x14c>)
 801c352:	4413      	add	r3, r2
 801c354:	3304      	adds	r3, #4
 801c356:	4619      	mov	r1, r3
 801c358:	f000 fe72 	bl	801d040 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c35c:	687b      	ldr	r3, [r7, #4]
 801c35e:	3301      	adds	r3, #1
 801c360:	607b      	str	r3, [r7, #4]
 801c362:	687b      	ldr	r3, [r7, #4]
 801c364:	2b09      	cmp	r3, #9
 801c366:	f77f af65 	ble.w	801c234 <etharp_tmr+0xc>
      }
    }
  }
}
 801c36a:	bf00      	nop
 801c36c:	bf00      	nop
 801c36e:	3708      	adds	r7, #8
 801c370:	46bd      	mov	sp, r7
 801c372:	bd80      	pop	{r7, pc}
 801c374:	2000aff8 	.word	0x2000aff8

0801c378 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801c378:	b580      	push	{r7, lr}
 801c37a:	b08a      	sub	sp, #40	; 0x28
 801c37c:	af00      	add	r7, sp, #0
 801c37e:	60f8      	str	r0, [r7, #12]
 801c380:	460b      	mov	r3, r1
 801c382:	607a      	str	r2, [r7, #4]
 801c384:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801c386:	230a      	movs	r3, #10
 801c388:	84fb      	strh	r3, [r7, #38]	; 0x26
 801c38a:	230a      	movs	r3, #10
 801c38c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801c38e:	230a      	movs	r3, #10
 801c390:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801c392:	2300      	movs	r3, #0
 801c394:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801c396:	230a      	movs	r3, #10
 801c398:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801c39a:	2300      	movs	r3, #0
 801c39c:	83bb      	strh	r3, [r7, #28]
 801c39e:	2300      	movs	r3, #0
 801c3a0:	837b      	strh	r3, [r7, #26]
 801c3a2:	2300      	movs	r3, #0
 801c3a4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c3a6:	2300      	movs	r3, #0
 801c3a8:	843b      	strh	r3, [r7, #32]
 801c3aa:	e0ae      	b.n	801c50a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801c3ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c3b0:	49a6      	ldr	r1, [pc, #664]	; (801c64c <etharp_find_entry+0x2d4>)
 801c3b2:	4613      	mov	r3, r2
 801c3b4:	005b      	lsls	r3, r3, #1
 801c3b6:	4413      	add	r3, r2
 801c3b8:	00db      	lsls	r3, r3, #3
 801c3ba:	440b      	add	r3, r1
 801c3bc:	3314      	adds	r3, #20
 801c3be:	781b      	ldrb	r3, [r3, #0]
 801c3c0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801c3c2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801c3c6:	2b0a      	cmp	r3, #10
 801c3c8:	d105      	bne.n	801c3d6 <etharp_find_entry+0x5e>
 801c3ca:	7dfb      	ldrb	r3, [r7, #23]
 801c3cc:	2b00      	cmp	r3, #0
 801c3ce:	d102      	bne.n	801c3d6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801c3d0:	8c3b      	ldrh	r3, [r7, #32]
 801c3d2:	847b      	strh	r3, [r7, #34]	; 0x22
 801c3d4:	e095      	b.n	801c502 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801c3d6:	7dfb      	ldrb	r3, [r7, #23]
 801c3d8:	2b00      	cmp	r3, #0
 801c3da:	f000 8092 	beq.w	801c502 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801c3de:	7dfb      	ldrb	r3, [r7, #23]
 801c3e0:	2b01      	cmp	r3, #1
 801c3e2:	d009      	beq.n	801c3f8 <etharp_find_entry+0x80>
 801c3e4:	7dfb      	ldrb	r3, [r7, #23]
 801c3e6:	2b01      	cmp	r3, #1
 801c3e8:	d806      	bhi.n	801c3f8 <etharp_find_entry+0x80>
 801c3ea:	4b99      	ldr	r3, [pc, #612]	; (801c650 <etharp_find_entry+0x2d8>)
 801c3ec:	f240 1223 	movw	r2, #291	; 0x123
 801c3f0:	4998      	ldr	r1, [pc, #608]	; (801c654 <etharp_find_entry+0x2dc>)
 801c3f2:	4899      	ldr	r0, [pc, #612]	; (801c658 <etharp_find_entry+0x2e0>)
 801c3f4:	f003 fc50 	bl	801fc98 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801c3f8:	68fb      	ldr	r3, [r7, #12]
 801c3fa:	2b00      	cmp	r3, #0
 801c3fc:	d020      	beq.n	801c440 <etharp_find_entry+0xc8>
 801c3fe:	68fb      	ldr	r3, [r7, #12]
 801c400:	6819      	ldr	r1, [r3, #0]
 801c402:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c406:	4891      	ldr	r0, [pc, #580]	; (801c64c <etharp_find_entry+0x2d4>)
 801c408:	4613      	mov	r3, r2
 801c40a:	005b      	lsls	r3, r3, #1
 801c40c:	4413      	add	r3, r2
 801c40e:	00db      	lsls	r3, r3, #3
 801c410:	4403      	add	r3, r0
 801c412:	3304      	adds	r3, #4
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	4299      	cmp	r1, r3
 801c418:	d112      	bne.n	801c440 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801c41a:	687b      	ldr	r3, [r7, #4]
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d00c      	beq.n	801c43a <etharp_find_entry+0xc2>
 801c420:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c424:	4989      	ldr	r1, [pc, #548]	; (801c64c <etharp_find_entry+0x2d4>)
 801c426:	4613      	mov	r3, r2
 801c428:	005b      	lsls	r3, r3, #1
 801c42a:	4413      	add	r3, r2
 801c42c:	00db      	lsls	r3, r3, #3
 801c42e:	440b      	add	r3, r1
 801c430:	3308      	adds	r3, #8
 801c432:	681b      	ldr	r3, [r3, #0]
 801c434:	687a      	ldr	r2, [r7, #4]
 801c436:	429a      	cmp	r2, r3
 801c438:	d102      	bne.n	801c440 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801c43a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c43e:	e100      	b.n	801c642 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801c440:	7dfb      	ldrb	r3, [r7, #23]
 801c442:	2b01      	cmp	r3, #1
 801c444:	d140      	bne.n	801c4c8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801c446:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c44a:	4980      	ldr	r1, [pc, #512]	; (801c64c <etharp_find_entry+0x2d4>)
 801c44c:	4613      	mov	r3, r2
 801c44e:	005b      	lsls	r3, r3, #1
 801c450:	4413      	add	r3, r2
 801c452:	00db      	lsls	r3, r3, #3
 801c454:	440b      	add	r3, r1
 801c456:	681b      	ldr	r3, [r3, #0]
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d01a      	beq.n	801c492 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801c45c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c460:	497a      	ldr	r1, [pc, #488]	; (801c64c <etharp_find_entry+0x2d4>)
 801c462:	4613      	mov	r3, r2
 801c464:	005b      	lsls	r3, r3, #1
 801c466:	4413      	add	r3, r2
 801c468:	00db      	lsls	r3, r3, #3
 801c46a:	440b      	add	r3, r1
 801c46c:	3312      	adds	r3, #18
 801c46e:	881b      	ldrh	r3, [r3, #0]
 801c470:	8bba      	ldrh	r2, [r7, #28]
 801c472:	429a      	cmp	r2, r3
 801c474:	d845      	bhi.n	801c502 <etharp_find_entry+0x18a>
            old_queue = i;
 801c476:	8c3b      	ldrh	r3, [r7, #32]
 801c478:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801c47a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c47e:	4973      	ldr	r1, [pc, #460]	; (801c64c <etharp_find_entry+0x2d4>)
 801c480:	4613      	mov	r3, r2
 801c482:	005b      	lsls	r3, r3, #1
 801c484:	4413      	add	r3, r2
 801c486:	00db      	lsls	r3, r3, #3
 801c488:	440b      	add	r3, r1
 801c48a:	3312      	adds	r3, #18
 801c48c:	881b      	ldrh	r3, [r3, #0]
 801c48e:	83bb      	strh	r3, [r7, #28]
 801c490:	e037      	b.n	801c502 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801c492:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c496:	496d      	ldr	r1, [pc, #436]	; (801c64c <etharp_find_entry+0x2d4>)
 801c498:	4613      	mov	r3, r2
 801c49a:	005b      	lsls	r3, r3, #1
 801c49c:	4413      	add	r3, r2
 801c49e:	00db      	lsls	r3, r3, #3
 801c4a0:	440b      	add	r3, r1
 801c4a2:	3312      	adds	r3, #18
 801c4a4:	881b      	ldrh	r3, [r3, #0]
 801c4a6:	8b7a      	ldrh	r2, [r7, #26]
 801c4a8:	429a      	cmp	r2, r3
 801c4aa:	d82a      	bhi.n	801c502 <etharp_find_entry+0x18a>
            old_pending = i;
 801c4ac:	8c3b      	ldrh	r3, [r7, #32]
 801c4ae:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801c4b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c4b4:	4965      	ldr	r1, [pc, #404]	; (801c64c <etharp_find_entry+0x2d4>)
 801c4b6:	4613      	mov	r3, r2
 801c4b8:	005b      	lsls	r3, r3, #1
 801c4ba:	4413      	add	r3, r2
 801c4bc:	00db      	lsls	r3, r3, #3
 801c4be:	440b      	add	r3, r1
 801c4c0:	3312      	adds	r3, #18
 801c4c2:	881b      	ldrh	r3, [r3, #0]
 801c4c4:	837b      	strh	r3, [r7, #26]
 801c4c6:	e01c      	b.n	801c502 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801c4c8:	7dfb      	ldrb	r3, [r7, #23]
 801c4ca:	2b01      	cmp	r3, #1
 801c4cc:	d919      	bls.n	801c502 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801c4ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c4d2:	495e      	ldr	r1, [pc, #376]	; (801c64c <etharp_find_entry+0x2d4>)
 801c4d4:	4613      	mov	r3, r2
 801c4d6:	005b      	lsls	r3, r3, #1
 801c4d8:	4413      	add	r3, r2
 801c4da:	00db      	lsls	r3, r3, #3
 801c4dc:	440b      	add	r3, r1
 801c4de:	3312      	adds	r3, #18
 801c4e0:	881b      	ldrh	r3, [r3, #0]
 801c4e2:	8b3a      	ldrh	r2, [r7, #24]
 801c4e4:	429a      	cmp	r2, r3
 801c4e6:	d80c      	bhi.n	801c502 <etharp_find_entry+0x18a>
            old_stable = i;
 801c4e8:	8c3b      	ldrh	r3, [r7, #32]
 801c4ea:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801c4ec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c4f0:	4956      	ldr	r1, [pc, #344]	; (801c64c <etharp_find_entry+0x2d4>)
 801c4f2:	4613      	mov	r3, r2
 801c4f4:	005b      	lsls	r3, r3, #1
 801c4f6:	4413      	add	r3, r2
 801c4f8:	00db      	lsls	r3, r3, #3
 801c4fa:	440b      	add	r3, r1
 801c4fc:	3312      	adds	r3, #18
 801c4fe:	881b      	ldrh	r3, [r3, #0]
 801c500:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c502:	8c3b      	ldrh	r3, [r7, #32]
 801c504:	3301      	adds	r3, #1
 801c506:	b29b      	uxth	r3, r3
 801c508:	843b      	strh	r3, [r7, #32]
 801c50a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c50e:	2b09      	cmp	r3, #9
 801c510:	f77f af4c 	ble.w	801c3ac <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801c514:	7afb      	ldrb	r3, [r7, #11]
 801c516:	f003 0302 	and.w	r3, r3, #2
 801c51a:	2b00      	cmp	r3, #0
 801c51c:	d108      	bne.n	801c530 <etharp_find_entry+0x1b8>
 801c51e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801c522:	2b0a      	cmp	r3, #10
 801c524:	d107      	bne.n	801c536 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801c526:	7afb      	ldrb	r3, [r7, #11]
 801c528:	f003 0301 	and.w	r3, r3, #1
 801c52c:	2b00      	cmp	r3, #0
 801c52e:	d102      	bne.n	801c536 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801c530:	f04f 33ff 	mov.w	r3, #4294967295
 801c534:	e085      	b.n	801c642 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801c536:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801c53a:	2b09      	cmp	r3, #9
 801c53c:	dc02      	bgt.n	801c544 <etharp_find_entry+0x1cc>
    i = empty;
 801c53e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c540:	843b      	strh	r3, [r7, #32]
 801c542:	e039      	b.n	801c5b8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801c544:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801c548:	2b09      	cmp	r3, #9
 801c54a:	dc14      	bgt.n	801c576 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801c54c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c54e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801c550:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c554:	493d      	ldr	r1, [pc, #244]	; (801c64c <etharp_find_entry+0x2d4>)
 801c556:	4613      	mov	r3, r2
 801c558:	005b      	lsls	r3, r3, #1
 801c55a:	4413      	add	r3, r2
 801c55c:	00db      	lsls	r3, r3, #3
 801c55e:	440b      	add	r3, r1
 801c560:	681b      	ldr	r3, [r3, #0]
 801c562:	2b00      	cmp	r3, #0
 801c564:	d018      	beq.n	801c598 <etharp_find_entry+0x220>
 801c566:	4b3a      	ldr	r3, [pc, #232]	; (801c650 <etharp_find_entry+0x2d8>)
 801c568:	f240 126d 	movw	r2, #365	; 0x16d
 801c56c:	493b      	ldr	r1, [pc, #236]	; (801c65c <etharp_find_entry+0x2e4>)
 801c56e:	483a      	ldr	r0, [pc, #232]	; (801c658 <etharp_find_entry+0x2e0>)
 801c570:	f003 fb92 	bl	801fc98 <iprintf>
 801c574:	e010      	b.n	801c598 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801c576:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801c57a:	2b09      	cmp	r3, #9
 801c57c:	dc02      	bgt.n	801c584 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801c57e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801c580:	843b      	strh	r3, [r7, #32]
 801c582:	e009      	b.n	801c598 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801c584:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801c588:	2b09      	cmp	r3, #9
 801c58a:	dc02      	bgt.n	801c592 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801c58c:	8bfb      	ldrh	r3, [r7, #30]
 801c58e:	843b      	strh	r3, [r7, #32]
 801c590:	e002      	b.n	801c598 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801c592:	f04f 33ff 	mov.w	r3, #4294967295
 801c596:	e054      	b.n	801c642 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c598:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c59c:	2b09      	cmp	r3, #9
 801c59e:	dd06      	ble.n	801c5ae <etharp_find_entry+0x236>
 801c5a0:	4b2b      	ldr	r3, [pc, #172]	; (801c650 <etharp_find_entry+0x2d8>)
 801c5a2:	f240 127f 	movw	r2, #383	; 0x17f
 801c5a6:	492e      	ldr	r1, [pc, #184]	; (801c660 <etharp_find_entry+0x2e8>)
 801c5a8:	482b      	ldr	r0, [pc, #172]	; (801c658 <etharp_find_entry+0x2e0>)
 801c5aa:	f003 fb75 	bl	801fc98 <iprintf>
    etharp_free_entry(i);
 801c5ae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c5b2:	4618      	mov	r0, r3
 801c5b4:	f7ff fe06 	bl	801c1c4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c5b8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c5bc:	2b09      	cmp	r3, #9
 801c5be:	dd06      	ble.n	801c5ce <etharp_find_entry+0x256>
 801c5c0:	4b23      	ldr	r3, [pc, #140]	; (801c650 <etharp_find_entry+0x2d8>)
 801c5c2:	f240 1283 	movw	r2, #387	; 0x183
 801c5c6:	4926      	ldr	r1, [pc, #152]	; (801c660 <etharp_find_entry+0x2e8>)
 801c5c8:	4823      	ldr	r0, [pc, #140]	; (801c658 <etharp_find_entry+0x2e0>)
 801c5ca:	f003 fb65 	bl	801fc98 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801c5ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c5d2:	491e      	ldr	r1, [pc, #120]	; (801c64c <etharp_find_entry+0x2d4>)
 801c5d4:	4613      	mov	r3, r2
 801c5d6:	005b      	lsls	r3, r3, #1
 801c5d8:	4413      	add	r3, r2
 801c5da:	00db      	lsls	r3, r3, #3
 801c5dc:	440b      	add	r3, r1
 801c5de:	3314      	adds	r3, #20
 801c5e0:	781b      	ldrb	r3, [r3, #0]
 801c5e2:	2b00      	cmp	r3, #0
 801c5e4:	d006      	beq.n	801c5f4 <etharp_find_entry+0x27c>
 801c5e6:	4b1a      	ldr	r3, [pc, #104]	; (801c650 <etharp_find_entry+0x2d8>)
 801c5e8:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801c5ec:	491d      	ldr	r1, [pc, #116]	; (801c664 <etharp_find_entry+0x2ec>)
 801c5ee:	481a      	ldr	r0, [pc, #104]	; (801c658 <etharp_find_entry+0x2e0>)
 801c5f0:	f003 fb52 	bl	801fc98 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801c5f4:	68fb      	ldr	r3, [r7, #12]
 801c5f6:	2b00      	cmp	r3, #0
 801c5f8:	d00b      	beq.n	801c612 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801c5fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c5fe:	68fb      	ldr	r3, [r7, #12]
 801c600:	6819      	ldr	r1, [r3, #0]
 801c602:	4812      	ldr	r0, [pc, #72]	; (801c64c <etharp_find_entry+0x2d4>)
 801c604:	4613      	mov	r3, r2
 801c606:	005b      	lsls	r3, r3, #1
 801c608:	4413      	add	r3, r2
 801c60a:	00db      	lsls	r3, r3, #3
 801c60c:	4403      	add	r3, r0
 801c60e:	3304      	adds	r3, #4
 801c610:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801c612:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c616:	490d      	ldr	r1, [pc, #52]	; (801c64c <etharp_find_entry+0x2d4>)
 801c618:	4613      	mov	r3, r2
 801c61a:	005b      	lsls	r3, r3, #1
 801c61c:	4413      	add	r3, r2
 801c61e:	00db      	lsls	r3, r3, #3
 801c620:	440b      	add	r3, r1
 801c622:	3312      	adds	r3, #18
 801c624:	2200      	movs	r2, #0
 801c626:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801c628:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c62c:	4907      	ldr	r1, [pc, #28]	; (801c64c <etharp_find_entry+0x2d4>)
 801c62e:	4613      	mov	r3, r2
 801c630:	005b      	lsls	r3, r3, #1
 801c632:	4413      	add	r3, r2
 801c634:	00db      	lsls	r3, r3, #3
 801c636:	440b      	add	r3, r1
 801c638:	3308      	adds	r3, #8
 801c63a:	687a      	ldr	r2, [r7, #4]
 801c63c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801c63e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801c642:	4618      	mov	r0, r3
 801c644:	3728      	adds	r7, #40	; 0x28
 801c646:	46bd      	mov	sp, r7
 801c648:	bd80      	pop	{r7, pc}
 801c64a:	bf00      	nop
 801c64c:	2000aff8 	.word	0x2000aff8
 801c650:	08024240 	.word	0x08024240
 801c654:	08024278 	.word	0x08024278
 801c658:	080242b8 	.word	0x080242b8
 801c65c:	080242e0 	.word	0x080242e0
 801c660:	080242f8 	.word	0x080242f8
 801c664:	0802430c 	.word	0x0802430c

0801c668 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801c668:	b580      	push	{r7, lr}
 801c66a:	b088      	sub	sp, #32
 801c66c:	af02      	add	r7, sp, #8
 801c66e:	60f8      	str	r0, [r7, #12]
 801c670:	60b9      	str	r1, [r7, #8]
 801c672:	607a      	str	r2, [r7, #4]
 801c674:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801c676:	68fb      	ldr	r3, [r7, #12]
 801c678:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c67c:	2b06      	cmp	r3, #6
 801c67e:	d006      	beq.n	801c68e <etharp_update_arp_entry+0x26>
 801c680:	4b48      	ldr	r3, [pc, #288]	; (801c7a4 <etharp_update_arp_entry+0x13c>)
 801c682:	f240 12a9 	movw	r2, #425	; 0x1a9
 801c686:	4948      	ldr	r1, [pc, #288]	; (801c7a8 <etharp_update_arp_entry+0x140>)
 801c688:	4848      	ldr	r0, [pc, #288]	; (801c7ac <etharp_update_arp_entry+0x144>)
 801c68a:	f003 fb05 	bl	801fc98 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801c68e:	68bb      	ldr	r3, [r7, #8]
 801c690:	2b00      	cmp	r3, #0
 801c692:	d012      	beq.n	801c6ba <etharp_update_arp_entry+0x52>
 801c694:	68bb      	ldr	r3, [r7, #8]
 801c696:	681b      	ldr	r3, [r3, #0]
 801c698:	2b00      	cmp	r3, #0
 801c69a:	d00e      	beq.n	801c6ba <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c69c:	68bb      	ldr	r3, [r7, #8]
 801c69e:	681b      	ldr	r3, [r3, #0]
 801c6a0:	68f9      	ldr	r1, [r7, #12]
 801c6a2:	4618      	mov	r0, r3
 801c6a4:	f001 f920 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801c6a8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801c6aa:	2b00      	cmp	r3, #0
 801c6ac:	d105      	bne.n	801c6ba <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801c6ae:	68bb      	ldr	r3, [r7, #8]
 801c6b0:	681b      	ldr	r3, [r3, #0]
 801c6b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c6b6:	2be0      	cmp	r3, #224	; 0xe0
 801c6b8:	d102      	bne.n	801c6c0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c6ba:	f06f 030f 	mvn.w	r3, #15
 801c6be:	e06c      	b.n	801c79a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801c6c0:	78fb      	ldrb	r3, [r7, #3]
 801c6c2:	68fa      	ldr	r2, [r7, #12]
 801c6c4:	4619      	mov	r1, r3
 801c6c6:	68b8      	ldr	r0, [r7, #8]
 801c6c8:	f7ff fe56 	bl	801c378 <etharp_find_entry>
 801c6cc:	4603      	mov	r3, r0
 801c6ce:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801c6d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801c6d4:	2b00      	cmp	r3, #0
 801c6d6:	da02      	bge.n	801c6de <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801c6d8:	8afb      	ldrh	r3, [r7, #22]
 801c6da:	b25b      	sxtb	r3, r3
 801c6dc:	e05d      	b.n	801c79a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801c6de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c6e2:	4933      	ldr	r1, [pc, #204]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c6e4:	4613      	mov	r3, r2
 801c6e6:	005b      	lsls	r3, r3, #1
 801c6e8:	4413      	add	r3, r2
 801c6ea:	00db      	lsls	r3, r3, #3
 801c6ec:	440b      	add	r3, r1
 801c6ee:	3314      	adds	r3, #20
 801c6f0:	2202      	movs	r2, #2
 801c6f2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801c6f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c6f8:	492d      	ldr	r1, [pc, #180]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c6fa:	4613      	mov	r3, r2
 801c6fc:	005b      	lsls	r3, r3, #1
 801c6fe:	4413      	add	r3, r2
 801c700:	00db      	lsls	r3, r3, #3
 801c702:	440b      	add	r3, r1
 801c704:	3308      	adds	r3, #8
 801c706:	68fa      	ldr	r2, [r7, #12]
 801c708:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801c70a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c70e:	4613      	mov	r3, r2
 801c710:	005b      	lsls	r3, r3, #1
 801c712:	4413      	add	r3, r2
 801c714:	00db      	lsls	r3, r3, #3
 801c716:	3308      	adds	r3, #8
 801c718:	4a25      	ldr	r2, [pc, #148]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c71a:	4413      	add	r3, r2
 801c71c:	3304      	adds	r3, #4
 801c71e:	2206      	movs	r2, #6
 801c720:	6879      	ldr	r1, [r7, #4]
 801c722:	4618      	mov	r0, r3
 801c724:	f003 fa47 	bl	801fbb6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801c728:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c72c:	4920      	ldr	r1, [pc, #128]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c72e:	4613      	mov	r3, r2
 801c730:	005b      	lsls	r3, r3, #1
 801c732:	4413      	add	r3, r2
 801c734:	00db      	lsls	r3, r3, #3
 801c736:	440b      	add	r3, r1
 801c738:	3312      	adds	r3, #18
 801c73a:	2200      	movs	r2, #0
 801c73c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801c73e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c742:	491b      	ldr	r1, [pc, #108]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c744:	4613      	mov	r3, r2
 801c746:	005b      	lsls	r3, r3, #1
 801c748:	4413      	add	r3, r2
 801c74a:	00db      	lsls	r3, r3, #3
 801c74c:	440b      	add	r3, r1
 801c74e:	681b      	ldr	r3, [r3, #0]
 801c750:	2b00      	cmp	r3, #0
 801c752:	d021      	beq.n	801c798 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801c754:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c758:	4915      	ldr	r1, [pc, #84]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c75a:	4613      	mov	r3, r2
 801c75c:	005b      	lsls	r3, r3, #1
 801c75e:	4413      	add	r3, r2
 801c760:	00db      	lsls	r3, r3, #3
 801c762:	440b      	add	r3, r1
 801c764:	681b      	ldr	r3, [r3, #0]
 801c766:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801c768:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c76c:	4910      	ldr	r1, [pc, #64]	; (801c7b0 <etharp_update_arp_entry+0x148>)
 801c76e:	4613      	mov	r3, r2
 801c770:	005b      	lsls	r3, r3, #1
 801c772:	4413      	add	r3, r2
 801c774:	00db      	lsls	r3, r3, #3
 801c776:	440b      	add	r3, r1
 801c778:	2200      	movs	r2, #0
 801c77a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801c77c:	68fb      	ldr	r3, [r7, #12]
 801c77e:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801c782:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801c786:	9300      	str	r3, [sp, #0]
 801c788:	687b      	ldr	r3, [r7, #4]
 801c78a:	6939      	ldr	r1, [r7, #16]
 801c78c:	68f8      	ldr	r0, [r7, #12]
 801c78e:	f001 ffb3 	bl	801e6f8 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801c792:	6938      	ldr	r0, [r7, #16]
 801c794:	f7f6 fd16 	bl	80131c4 <pbuf_free>
  }
  return ERR_OK;
 801c798:	2300      	movs	r3, #0
}
 801c79a:	4618      	mov	r0, r3
 801c79c:	3718      	adds	r7, #24
 801c79e:	46bd      	mov	sp, r7
 801c7a0:	bd80      	pop	{r7, pc}
 801c7a2:	bf00      	nop
 801c7a4:	08024240 	.word	0x08024240
 801c7a8:	08024338 	.word	0x08024338
 801c7ac:	080242b8 	.word	0x080242b8
 801c7b0:	2000aff8 	.word	0x2000aff8

0801c7b4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801c7b4:	b580      	push	{r7, lr}
 801c7b6:	b084      	sub	sp, #16
 801c7b8:	af00      	add	r7, sp, #0
 801c7ba:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c7bc:	2300      	movs	r3, #0
 801c7be:	60fb      	str	r3, [r7, #12]
 801c7c0:	e01e      	b.n	801c800 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801c7c2:	4913      	ldr	r1, [pc, #76]	; (801c810 <etharp_cleanup_netif+0x5c>)
 801c7c4:	68fa      	ldr	r2, [r7, #12]
 801c7c6:	4613      	mov	r3, r2
 801c7c8:	005b      	lsls	r3, r3, #1
 801c7ca:	4413      	add	r3, r2
 801c7cc:	00db      	lsls	r3, r3, #3
 801c7ce:	440b      	add	r3, r1
 801c7d0:	3314      	adds	r3, #20
 801c7d2:	781b      	ldrb	r3, [r3, #0]
 801c7d4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801c7d6:	7afb      	ldrb	r3, [r7, #11]
 801c7d8:	2b00      	cmp	r3, #0
 801c7da:	d00e      	beq.n	801c7fa <etharp_cleanup_netif+0x46>
 801c7dc:	490c      	ldr	r1, [pc, #48]	; (801c810 <etharp_cleanup_netif+0x5c>)
 801c7de:	68fa      	ldr	r2, [r7, #12]
 801c7e0:	4613      	mov	r3, r2
 801c7e2:	005b      	lsls	r3, r3, #1
 801c7e4:	4413      	add	r3, r2
 801c7e6:	00db      	lsls	r3, r3, #3
 801c7e8:	440b      	add	r3, r1
 801c7ea:	3308      	adds	r3, #8
 801c7ec:	681b      	ldr	r3, [r3, #0]
 801c7ee:	687a      	ldr	r2, [r7, #4]
 801c7f0:	429a      	cmp	r2, r3
 801c7f2:	d102      	bne.n	801c7fa <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801c7f4:	68f8      	ldr	r0, [r7, #12]
 801c7f6:	f7ff fce5 	bl	801c1c4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c7fa:	68fb      	ldr	r3, [r7, #12]
 801c7fc:	3301      	adds	r3, #1
 801c7fe:	60fb      	str	r3, [r7, #12]
 801c800:	68fb      	ldr	r3, [r7, #12]
 801c802:	2b09      	cmp	r3, #9
 801c804:	dddd      	ble.n	801c7c2 <etharp_cleanup_netif+0xe>
    }
  }
}
 801c806:	bf00      	nop
 801c808:	bf00      	nop
 801c80a:	3710      	adds	r7, #16
 801c80c:	46bd      	mov	sp, r7
 801c80e:	bd80      	pop	{r7, pc}
 801c810:	2000aff8 	.word	0x2000aff8

0801c814 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801c814:	b5b0      	push	{r4, r5, r7, lr}
 801c816:	b08a      	sub	sp, #40	; 0x28
 801c818:	af04      	add	r7, sp, #16
 801c81a:	6078      	str	r0, [r7, #4]
 801c81c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801c81e:	683b      	ldr	r3, [r7, #0]
 801c820:	2b00      	cmp	r3, #0
 801c822:	d107      	bne.n	801c834 <etharp_input+0x20>
 801c824:	4b3f      	ldr	r3, [pc, #252]	; (801c924 <etharp_input+0x110>)
 801c826:	f240 228a 	movw	r2, #650	; 0x28a
 801c82a:	493f      	ldr	r1, [pc, #252]	; (801c928 <etharp_input+0x114>)
 801c82c:	483f      	ldr	r0, [pc, #252]	; (801c92c <etharp_input+0x118>)
 801c82e:	f003 fa33 	bl	801fc98 <iprintf>
 801c832:	e074      	b.n	801c91e <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 801c834:	687b      	ldr	r3, [r7, #4]
 801c836:	685b      	ldr	r3, [r3, #4]
 801c838:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c83a:	693b      	ldr	r3, [r7, #16]
 801c83c:	881b      	ldrh	r3, [r3, #0]
 801c83e:	b29b      	uxth	r3, r3
 801c840:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c844:	d10c      	bne.n	801c860 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c846:	693b      	ldr	r3, [r7, #16]
 801c848:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c84a:	2b06      	cmp	r3, #6
 801c84c:	d108      	bne.n	801c860 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c84e:	693b      	ldr	r3, [r7, #16]
 801c850:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c852:	2b04      	cmp	r3, #4
 801c854:	d104      	bne.n	801c860 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801c856:	693b      	ldr	r3, [r7, #16]
 801c858:	885b      	ldrh	r3, [r3, #2]
 801c85a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c85c:	2b08      	cmp	r3, #8
 801c85e:	d003      	beq.n	801c868 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801c860:	6878      	ldr	r0, [r7, #4]
 801c862:	f7f6 fcaf 	bl	80131c4 <pbuf_free>
    return;
 801c866:	e05a      	b.n	801c91e <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801c868:	693b      	ldr	r3, [r7, #16]
 801c86a:	330e      	adds	r3, #14
 801c86c:	681b      	ldr	r3, [r3, #0]
 801c86e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801c870:	693b      	ldr	r3, [r7, #16]
 801c872:	3318      	adds	r3, #24
 801c874:	681b      	ldr	r3, [r3, #0]
 801c876:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c878:	683b      	ldr	r3, [r7, #0]
 801c87a:	3304      	adds	r3, #4
 801c87c:	681b      	ldr	r3, [r3, #0]
 801c87e:	2b00      	cmp	r3, #0
 801c880:	d102      	bne.n	801c888 <etharp_input+0x74>
    for_us = 0;
 801c882:	2300      	movs	r3, #0
 801c884:	75fb      	strb	r3, [r7, #23]
 801c886:	e009      	b.n	801c89c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801c888:	68ba      	ldr	r2, [r7, #8]
 801c88a:	683b      	ldr	r3, [r7, #0]
 801c88c:	3304      	adds	r3, #4
 801c88e:	681b      	ldr	r3, [r3, #0]
 801c890:	429a      	cmp	r2, r3
 801c892:	bf0c      	ite	eq
 801c894:	2301      	moveq	r3, #1
 801c896:	2300      	movne	r3, #0
 801c898:	b2db      	uxtb	r3, r3
 801c89a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801c89c:	693b      	ldr	r3, [r7, #16]
 801c89e:	f103 0208 	add.w	r2, r3, #8
 801c8a2:	7dfb      	ldrb	r3, [r7, #23]
 801c8a4:	2b00      	cmp	r3, #0
 801c8a6:	d001      	beq.n	801c8ac <etharp_input+0x98>
 801c8a8:	2301      	movs	r3, #1
 801c8aa:	e000      	b.n	801c8ae <etharp_input+0x9a>
 801c8ac:	2302      	movs	r3, #2
 801c8ae:	f107 010c 	add.w	r1, r7, #12
 801c8b2:	6838      	ldr	r0, [r7, #0]
 801c8b4:	f7ff fed8 	bl	801c668 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801c8b8:	693b      	ldr	r3, [r7, #16]
 801c8ba:	88db      	ldrh	r3, [r3, #6]
 801c8bc:	b29b      	uxth	r3, r3
 801c8be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c8c2:	d003      	beq.n	801c8cc <etharp_input+0xb8>
 801c8c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c8c8:	d01e      	beq.n	801c908 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801c8ca:	e025      	b.n	801c918 <etharp_input+0x104>
      if (for_us) {
 801c8cc:	7dfb      	ldrb	r3, [r7, #23]
 801c8ce:	2b00      	cmp	r3, #0
 801c8d0:	d021      	beq.n	801c916 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801c8d2:	683b      	ldr	r3, [r7, #0]
 801c8d4:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801c8d8:	693b      	ldr	r3, [r7, #16]
 801c8da:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801c8de:	683b      	ldr	r3, [r7, #0]
 801c8e0:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801c8e4:	683b      	ldr	r3, [r7, #0]
 801c8e6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801c8e8:	693a      	ldr	r2, [r7, #16]
 801c8ea:	3208      	adds	r2, #8
        etharp_raw(netif,
 801c8ec:	2102      	movs	r1, #2
 801c8ee:	9103      	str	r1, [sp, #12]
 801c8f0:	f107 010c 	add.w	r1, r7, #12
 801c8f4:	9102      	str	r1, [sp, #8]
 801c8f6:	9201      	str	r2, [sp, #4]
 801c8f8:	9300      	str	r3, [sp, #0]
 801c8fa:	462b      	mov	r3, r5
 801c8fc:	4622      	mov	r2, r4
 801c8fe:	4601      	mov	r1, r0
 801c900:	6838      	ldr	r0, [r7, #0]
 801c902:	f000 faef 	bl	801cee4 <etharp_raw>
      break;
 801c906:	e006      	b.n	801c916 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801c908:	f107 030c 	add.w	r3, r7, #12
 801c90c:	4619      	mov	r1, r3
 801c90e:	6838      	ldr	r0, [r7, #0]
 801c910:	f7fe f9fc 	bl	801ad0c <dhcp_arp_reply>
      break;
 801c914:	e000      	b.n	801c918 <etharp_input+0x104>
      break;
 801c916:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801c918:	6878      	ldr	r0, [r7, #4]
 801c91a:	f7f6 fc53 	bl	80131c4 <pbuf_free>
}
 801c91e:	3718      	adds	r7, #24
 801c920:	46bd      	mov	sp, r7
 801c922:	bdb0      	pop	{r4, r5, r7, pc}
 801c924:	08024240 	.word	0x08024240
 801c928:	08024390 	.word	0x08024390
 801c92c:	080242b8 	.word	0x080242b8

0801c930 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801c930:	b580      	push	{r7, lr}
 801c932:	b086      	sub	sp, #24
 801c934:	af02      	add	r7, sp, #8
 801c936:	60f8      	str	r0, [r7, #12]
 801c938:	60b9      	str	r1, [r7, #8]
 801c93a:	4613      	mov	r3, r2
 801c93c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c93e:	79fa      	ldrb	r2, [r7, #7]
 801c940:	4944      	ldr	r1, [pc, #272]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c942:	4613      	mov	r3, r2
 801c944:	005b      	lsls	r3, r3, #1
 801c946:	4413      	add	r3, r2
 801c948:	00db      	lsls	r3, r3, #3
 801c94a:	440b      	add	r3, r1
 801c94c:	3314      	adds	r3, #20
 801c94e:	781b      	ldrb	r3, [r3, #0]
 801c950:	2b01      	cmp	r3, #1
 801c952:	d806      	bhi.n	801c962 <etharp_output_to_arp_index+0x32>
 801c954:	4b40      	ldr	r3, [pc, #256]	; (801ca58 <etharp_output_to_arp_index+0x128>)
 801c956:	f240 22ee 	movw	r2, #750	; 0x2ee
 801c95a:	4940      	ldr	r1, [pc, #256]	; (801ca5c <etharp_output_to_arp_index+0x12c>)
 801c95c:	4840      	ldr	r0, [pc, #256]	; (801ca60 <etharp_output_to_arp_index+0x130>)
 801c95e:	f003 f99b 	bl	801fc98 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801c962:	79fa      	ldrb	r2, [r7, #7]
 801c964:	493b      	ldr	r1, [pc, #236]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c966:	4613      	mov	r3, r2
 801c968:	005b      	lsls	r3, r3, #1
 801c96a:	4413      	add	r3, r2
 801c96c:	00db      	lsls	r3, r3, #3
 801c96e:	440b      	add	r3, r1
 801c970:	3314      	adds	r3, #20
 801c972:	781b      	ldrb	r3, [r3, #0]
 801c974:	2b02      	cmp	r3, #2
 801c976:	d153      	bne.n	801ca20 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801c978:	79fa      	ldrb	r2, [r7, #7]
 801c97a:	4936      	ldr	r1, [pc, #216]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c97c:	4613      	mov	r3, r2
 801c97e:	005b      	lsls	r3, r3, #1
 801c980:	4413      	add	r3, r2
 801c982:	00db      	lsls	r3, r3, #3
 801c984:	440b      	add	r3, r1
 801c986:	3312      	adds	r3, #18
 801c988:	881b      	ldrh	r3, [r3, #0]
 801c98a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801c98e:	d919      	bls.n	801c9c4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c990:	79fa      	ldrb	r2, [r7, #7]
 801c992:	4613      	mov	r3, r2
 801c994:	005b      	lsls	r3, r3, #1
 801c996:	4413      	add	r3, r2
 801c998:	00db      	lsls	r3, r3, #3
 801c99a:	4a2e      	ldr	r2, [pc, #184]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c99c:	4413      	add	r3, r2
 801c99e:	3304      	adds	r3, #4
 801c9a0:	4619      	mov	r1, r3
 801c9a2:	68f8      	ldr	r0, [r7, #12]
 801c9a4:	f000 fb4c 	bl	801d040 <etharp_request>
 801c9a8:	4603      	mov	r3, r0
 801c9aa:	2b00      	cmp	r3, #0
 801c9ac:	d138      	bne.n	801ca20 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c9ae:	79fa      	ldrb	r2, [r7, #7]
 801c9b0:	4928      	ldr	r1, [pc, #160]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c9b2:	4613      	mov	r3, r2
 801c9b4:	005b      	lsls	r3, r3, #1
 801c9b6:	4413      	add	r3, r2
 801c9b8:	00db      	lsls	r3, r3, #3
 801c9ba:	440b      	add	r3, r1
 801c9bc:	3314      	adds	r3, #20
 801c9be:	2203      	movs	r2, #3
 801c9c0:	701a      	strb	r2, [r3, #0]
 801c9c2:	e02d      	b.n	801ca20 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801c9c4:	79fa      	ldrb	r2, [r7, #7]
 801c9c6:	4923      	ldr	r1, [pc, #140]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c9c8:	4613      	mov	r3, r2
 801c9ca:	005b      	lsls	r3, r3, #1
 801c9cc:	4413      	add	r3, r2
 801c9ce:	00db      	lsls	r3, r3, #3
 801c9d0:	440b      	add	r3, r1
 801c9d2:	3312      	adds	r3, #18
 801c9d4:	881b      	ldrh	r3, [r3, #0]
 801c9d6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801c9da:	d321      	bcc.n	801ca20 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c9dc:	79fa      	ldrb	r2, [r7, #7]
 801c9de:	4613      	mov	r3, r2
 801c9e0:	005b      	lsls	r3, r3, #1
 801c9e2:	4413      	add	r3, r2
 801c9e4:	00db      	lsls	r3, r3, #3
 801c9e6:	4a1b      	ldr	r2, [pc, #108]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c9e8:	4413      	add	r3, r2
 801c9ea:	1d19      	adds	r1, r3, #4
 801c9ec:	79fa      	ldrb	r2, [r7, #7]
 801c9ee:	4613      	mov	r3, r2
 801c9f0:	005b      	lsls	r3, r3, #1
 801c9f2:	4413      	add	r3, r2
 801c9f4:	00db      	lsls	r3, r3, #3
 801c9f6:	3308      	adds	r3, #8
 801c9f8:	4a16      	ldr	r2, [pc, #88]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801c9fa:	4413      	add	r3, r2
 801c9fc:	3304      	adds	r3, #4
 801c9fe:	461a      	mov	r2, r3
 801ca00:	68f8      	ldr	r0, [r7, #12]
 801ca02:	f000 fafb 	bl	801cffc <etharp_request_dst>
 801ca06:	4603      	mov	r3, r0
 801ca08:	2b00      	cmp	r3, #0
 801ca0a:	d109      	bne.n	801ca20 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ca0c:	79fa      	ldrb	r2, [r7, #7]
 801ca0e:	4911      	ldr	r1, [pc, #68]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801ca10:	4613      	mov	r3, r2
 801ca12:	005b      	lsls	r3, r3, #1
 801ca14:	4413      	add	r3, r2
 801ca16:	00db      	lsls	r3, r3, #3
 801ca18:	440b      	add	r3, r1
 801ca1a:	3314      	adds	r3, #20
 801ca1c:	2203      	movs	r2, #3
 801ca1e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801ca26:	79fa      	ldrb	r2, [r7, #7]
 801ca28:	4613      	mov	r3, r2
 801ca2a:	005b      	lsls	r3, r3, #1
 801ca2c:	4413      	add	r3, r2
 801ca2e:	00db      	lsls	r3, r3, #3
 801ca30:	3308      	adds	r3, #8
 801ca32:	4a08      	ldr	r2, [pc, #32]	; (801ca54 <etharp_output_to_arp_index+0x124>)
 801ca34:	4413      	add	r3, r2
 801ca36:	3304      	adds	r3, #4
 801ca38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801ca3c:	9200      	str	r2, [sp, #0]
 801ca3e:	460a      	mov	r2, r1
 801ca40:	68b9      	ldr	r1, [r7, #8]
 801ca42:	68f8      	ldr	r0, [r7, #12]
 801ca44:	f001 fe58 	bl	801e6f8 <ethernet_output>
 801ca48:	4603      	mov	r3, r0
}
 801ca4a:	4618      	mov	r0, r3
 801ca4c:	3710      	adds	r7, #16
 801ca4e:	46bd      	mov	sp, r7
 801ca50:	bd80      	pop	{r7, pc}
 801ca52:	bf00      	nop
 801ca54:	2000aff8 	.word	0x2000aff8
 801ca58:	08024240 	.word	0x08024240
 801ca5c:	080243b0 	.word	0x080243b0
 801ca60:	080242b8 	.word	0x080242b8

0801ca64 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801ca64:	b580      	push	{r7, lr}
 801ca66:	b08a      	sub	sp, #40	; 0x28
 801ca68:	af02      	add	r7, sp, #8
 801ca6a:	60f8      	str	r0, [r7, #12]
 801ca6c:	60b9      	str	r1, [r7, #8]
 801ca6e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801ca70:	687b      	ldr	r3, [r7, #4]
 801ca72:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ca74:	68fb      	ldr	r3, [r7, #12]
 801ca76:	2b00      	cmp	r3, #0
 801ca78:	d106      	bne.n	801ca88 <etharp_output+0x24>
 801ca7a:	4b73      	ldr	r3, [pc, #460]	; (801cc48 <etharp_output+0x1e4>)
 801ca7c:	f240 321e 	movw	r2, #798	; 0x31e
 801ca80:	4972      	ldr	r1, [pc, #456]	; (801cc4c <etharp_output+0x1e8>)
 801ca82:	4873      	ldr	r0, [pc, #460]	; (801cc50 <etharp_output+0x1ec>)
 801ca84:	f003 f908 	bl	801fc98 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801ca88:	68bb      	ldr	r3, [r7, #8]
 801ca8a:	2b00      	cmp	r3, #0
 801ca8c:	d106      	bne.n	801ca9c <etharp_output+0x38>
 801ca8e:	4b6e      	ldr	r3, [pc, #440]	; (801cc48 <etharp_output+0x1e4>)
 801ca90:	f240 321f 	movw	r2, #799	; 0x31f
 801ca94:	496f      	ldr	r1, [pc, #444]	; (801cc54 <etharp_output+0x1f0>)
 801ca96:	486e      	ldr	r0, [pc, #440]	; (801cc50 <etharp_output+0x1ec>)
 801ca98:	f003 f8fe 	bl	801fc98 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801ca9c:	687b      	ldr	r3, [r7, #4]
 801ca9e:	2b00      	cmp	r3, #0
 801caa0:	d106      	bne.n	801cab0 <etharp_output+0x4c>
 801caa2:	4b69      	ldr	r3, [pc, #420]	; (801cc48 <etharp_output+0x1e4>)
 801caa4:	f44f 7248 	mov.w	r2, #800	; 0x320
 801caa8:	496b      	ldr	r1, [pc, #428]	; (801cc58 <etharp_output+0x1f4>)
 801caaa:	4869      	ldr	r0, [pc, #420]	; (801cc50 <etharp_output+0x1ec>)
 801caac:	f003 f8f4 	bl	801fc98 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	681b      	ldr	r3, [r3, #0]
 801cab4:	68f9      	ldr	r1, [r7, #12]
 801cab6:	4618      	mov	r0, r3
 801cab8:	f000 ff16 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801cabc:	4603      	mov	r3, r0
 801cabe:	2b00      	cmp	r3, #0
 801cac0:	d002      	beq.n	801cac8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801cac2:	4b66      	ldr	r3, [pc, #408]	; (801cc5c <etharp_output+0x1f8>)
 801cac4:	61fb      	str	r3, [r7, #28]
 801cac6:	e0af      	b.n	801cc28 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801cac8:	687b      	ldr	r3, [r7, #4]
 801caca:	681b      	ldr	r3, [r3, #0]
 801cacc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801cad0:	2be0      	cmp	r3, #224	; 0xe0
 801cad2:	d118      	bne.n	801cb06 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801cad4:	2301      	movs	r3, #1
 801cad6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801cad8:	2300      	movs	r3, #0
 801cada:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801cadc:	235e      	movs	r3, #94	; 0x5e
 801cade:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801cae0:	687b      	ldr	r3, [r7, #4]
 801cae2:	3301      	adds	r3, #1
 801cae4:	781b      	ldrb	r3, [r3, #0]
 801cae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801caea:	b2db      	uxtb	r3, r3
 801caec:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	3302      	adds	r3, #2
 801caf2:	781b      	ldrb	r3, [r3, #0]
 801caf4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801caf6:	687b      	ldr	r3, [r7, #4]
 801caf8:	3303      	adds	r3, #3
 801cafa:	781b      	ldrb	r3, [r3, #0]
 801cafc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801cafe:	f107 0310 	add.w	r3, r7, #16
 801cb02:	61fb      	str	r3, [r7, #28]
 801cb04:	e090      	b.n	801cc28 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801cb06:	687b      	ldr	r3, [r7, #4]
 801cb08:	681a      	ldr	r2, [r3, #0]
 801cb0a:	68fb      	ldr	r3, [r7, #12]
 801cb0c:	3304      	adds	r3, #4
 801cb0e:	681b      	ldr	r3, [r3, #0]
 801cb10:	405a      	eors	r2, r3
 801cb12:	68fb      	ldr	r3, [r7, #12]
 801cb14:	3308      	adds	r3, #8
 801cb16:	681b      	ldr	r3, [r3, #0]
 801cb18:	4013      	ands	r3, r2
 801cb1a:	2b00      	cmp	r3, #0
 801cb1c:	d012      	beq.n	801cb44 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801cb1e:	687b      	ldr	r3, [r7, #4]
 801cb20:	681b      	ldr	r3, [r3, #0]
 801cb22:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801cb24:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801cb28:	4293      	cmp	r3, r2
 801cb2a:	d00b      	beq.n	801cb44 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801cb2c:	68fb      	ldr	r3, [r7, #12]
 801cb2e:	330c      	adds	r3, #12
 801cb30:	681b      	ldr	r3, [r3, #0]
 801cb32:	2b00      	cmp	r3, #0
 801cb34:	d003      	beq.n	801cb3e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801cb36:	68fb      	ldr	r3, [r7, #12]
 801cb38:	330c      	adds	r3, #12
 801cb3a:	61bb      	str	r3, [r7, #24]
 801cb3c:	e002      	b.n	801cb44 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801cb3e:	f06f 0303 	mvn.w	r3, #3
 801cb42:	e07d      	b.n	801cc40 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801cb44:	4b46      	ldr	r3, [pc, #280]	; (801cc60 <etharp_output+0x1fc>)
 801cb46:	781b      	ldrb	r3, [r3, #0]
 801cb48:	4619      	mov	r1, r3
 801cb4a:	4a46      	ldr	r2, [pc, #280]	; (801cc64 <etharp_output+0x200>)
 801cb4c:	460b      	mov	r3, r1
 801cb4e:	005b      	lsls	r3, r3, #1
 801cb50:	440b      	add	r3, r1
 801cb52:	00db      	lsls	r3, r3, #3
 801cb54:	4413      	add	r3, r2
 801cb56:	3314      	adds	r3, #20
 801cb58:	781b      	ldrb	r3, [r3, #0]
 801cb5a:	2b01      	cmp	r3, #1
 801cb5c:	d925      	bls.n	801cbaa <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801cb5e:	4b40      	ldr	r3, [pc, #256]	; (801cc60 <etharp_output+0x1fc>)
 801cb60:	781b      	ldrb	r3, [r3, #0]
 801cb62:	4619      	mov	r1, r3
 801cb64:	4a3f      	ldr	r2, [pc, #252]	; (801cc64 <etharp_output+0x200>)
 801cb66:	460b      	mov	r3, r1
 801cb68:	005b      	lsls	r3, r3, #1
 801cb6a:	440b      	add	r3, r1
 801cb6c:	00db      	lsls	r3, r3, #3
 801cb6e:	4413      	add	r3, r2
 801cb70:	3308      	adds	r3, #8
 801cb72:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801cb74:	68fa      	ldr	r2, [r7, #12]
 801cb76:	429a      	cmp	r2, r3
 801cb78:	d117      	bne.n	801cbaa <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801cb7a:	69bb      	ldr	r3, [r7, #24]
 801cb7c:	681a      	ldr	r2, [r3, #0]
 801cb7e:	4b38      	ldr	r3, [pc, #224]	; (801cc60 <etharp_output+0x1fc>)
 801cb80:	781b      	ldrb	r3, [r3, #0]
 801cb82:	4618      	mov	r0, r3
 801cb84:	4937      	ldr	r1, [pc, #220]	; (801cc64 <etharp_output+0x200>)
 801cb86:	4603      	mov	r3, r0
 801cb88:	005b      	lsls	r3, r3, #1
 801cb8a:	4403      	add	r3, r0
 801cb8c:	00db      	lsls	r3, r3, #3
 801cb8e:	440b      	add	r3, r1
 801cb90:	3304      	adds	r3, #4
 801cb92:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801cb94:	429a      	cmp	r2, r3
 801cb96:	d108      	bne.n	801cbaa <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801cb98:	4b31      	ldr	r3, [pc, #196]	; (801cc60 <etharp_output+0x1fc>)
 801cb9a:	781b      	ldrb	r3, [r3, #0]
 801cb9c:	461a      	mov	r2, r3
 801cb9e:	68b9      	ldr	r1, [r7, #8]
 801cba0:	68f8      	ldr	r0, [r7, #12]
 801cba2:	f7ff fec5 	bl	801c930 <etharp_output_to_arp_index>
 801cba6:	4603      	mov	r3, r0
 801cba8:	e04a      	b.n	801cc40 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801cbaa:	2300      	movs	r3, #0
 801cbac:	75fb      	strb	r3, [r7, #23]
 801cbae:	e031      	b.n	801cc14 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801cbb0:	7dfa      	ldrb	r2, [r7, #23]
 801cbb2:	492c      	ldr	r1, [pc, #176]	; (801cc64 <etharp_output+0x200>)
 801cbb4:	4613      	mov	r3, r2
 801cbb6:	005b      	lsls	r3, r3, #1
 801cbb8:	4413      	add	r3, r2
 801cbba:	00db      	lsls	r3, r3, #3
 801cbbc:	440b      	add	r3, r1
 801cbbe:	3314      	adds	r3, #20
 801cbc0:	781b      	ldrb	r3, [r3, #0]
 801cbc2:	2b01      	cmp	r3, #1
 801cbc4:	d923      	bls.n	801cc0e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801cbc6:	7dfa      	ldrb	r2, [r7, #23]
 801cbc8:	4926      	ldr	r1, [pc, #152]	; (801cc64 <etharp_output+0x200>)
 801cbca:	4613      	mov	r3, r2
 801cbcc:	005b      	lsls	r3, r3, #1
 801cbce:	4413      	add	r3, r2
 801cbd0:	00db      	lsls	r3, r3, #3
 801cbd2:	440b      	add	r3, r1
 801cbd4:	3308      	adds	r3, #8
 801cbd6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801cbd8:	68fa      	ldr	r2, [r7, #12]
 801cbda:	429a      	cmp	r2, r3
 801cbdc:	d117      	bne.n	801cc0e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801cbde:	69bb      	ldr	r3, [r7, #24]
 801cbe0:	6819      	ldr	r1, [r3, #0]
 801cbe2:	7dfa      	ldrb	r2, [r7, #23]
 801cbe4:	481f      	ldr	r0, [pc, #124]	; (801cc64 <etharp_output+0x200>)
 801cbe6:	4613      	mov	r3, r2
 801cbe8:	005b      	lsls	r3, r3, #1
 801cbea:	4413      	add	r3, r2
 801cbec:	00db      	lsls	r3, r3, #3
 801cbee:	4403      	add	r3, r0
 801cbf0:	3304      	adds	r3, #4
 801cbf2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801cbf4:	4299      	cmp	r1, r3
 801cbf6:	d10a      	bne.n	801cc0e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801cbf8:	4a19      	ldr	r2, [pc, #100]	; (801cc60 <etharp_output+0x1fc>)
 801cbfa:	7dfb      	ldrb	r3, [r7, #23]
 801cbfc:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801cbfe:	7dfb      	ldrb	r3, [r7, #23]
 801cc00:	461a      	mov	r2, r3
 801cc02:	68b9      	ldr	r1, [r7, #8]
 801cc04:	68f8      	ldr	r0, [r7, #12]
 801cc06:	f7ff fe93 	bl	801c930 <etharp_output_to_arp_index>
 801cc0a:	4603      	mov	r3, r0
 801cc0c:	e018      	b.n	801cc40 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801cc0e:	7dfb      	ldrb	r3, [r7, #23]
 801cc10:	3301      	adds	r3, #1
 801cc12:	75fb      	strb	r3, [r7, #23]
 801cc14:	7dfb      	ldrb	r3, [r7, #23]
 801cc16:	2b09      	cmp	r3, #9
 801cc18:	d9ca      	bls.n	801cbb0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801cc1a:	68ba      	ldr	r2, [r7, #8]
 801cc1c:	69b9      	ldr	r1, [r7, #24]
 801cc1e:	68f8      	ldr	r0, [r7, #12]
 801cc20:	f000 f822 	bl	801cc68 <etharp_query>
 801cc24:	4603      	mov	r3, r0
 801cc26:	e00b      	b.n	801cc40 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801cc28:	68fb      	ldr	r3, [r7, #12]
 801cc2a:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801cc2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801cc32:	9300      	str	r3, [sp, #0]
 801cc34:	69fb      	ldr	r3, [r7, #28]
 801cc36:	68b9      	ldr	r1, [r7, #8]
 801cc38:	68f8      	ldr	r0, [r7, #12]
 801cc3a:	f001 fd5d 	bl	801e6f8 <ethernet_output>
 801cc3e:	4603      	mov	r3, r0
}
 801cc40:	4618      	mov	r0, r3
 801cc42:	3720      	adds	r7, #32
 801cc44:	46bd      	mov	sp, r7
 801cc46:	bd80      	pop	{r7, pc}
 801cc48:	08024240 	.word	0x08024240
 801cc4c:	08024390 	.word	0x08024390
 801cc50:	080242b8 	.word	0x080242b8
 801cc54:	080243e0 	.word	0x080243e0
 801cc58:	08024380 	.word	0x08024380
 801cc5c:	08024b94 	.word	0x08024b94
 801cc60:	2000b0e8 	.word	0x2000b0e8
 801cc64:	2000aff8 	.word	0x2000aff8

0801cc68 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801cc68:	b580      	push	{r7, lr}
 801cc6a:	b08c      	sub	sp, #48	; 0x30
 801cc6c:	af02      	add	r7, sp, #8
 801cc6e:	60f8      	str	r0, [r7, #12]
 801cc70:	60b9      	str	r1, [r7, #8]
 801cc72:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801cc74:	68fb      	ldr	r3, [r7, #12]
 801cc76:	332a      	adds	r3, #42	; 0x2a
 801cc78:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801cc7a:	23ff      	movs	r3, #255	; 0xff
 801cc7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801cc80:	2300      	movs	r3, #0
 801cc82:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cc84:	68bb      	ldr	r3, [r7, #8]
 801cc86:	681b      	ldr	r3, [r3, #0]
 801cc88:	68f9      	ldr	r1, [r7, #12]
 801cc8a:	4618      	mov	r0, r3
 801cc8c:	f000 fe2c 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801cc90:	4603      	mov	r3, r0
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	d10c      	bne.n	801ccb0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801cc96:	68bb      	ldr	r3, [r7, #8]
 801cc98:	681b      	ldr	r3, [r3, #0]
 801cc9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cc9e:	2be0      	cmp	r3, #224	; 0xe0
 801cca0:	d006      	beq.n	801ccb0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801cca2:	68bb      	ldr	r3, [r7, #8]
 801cca4:	2b00      	cmp	r3, #0
 801cca6:	d003      	beq.n	801ccb0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801cca8:	68bb      	ldr	r3, [r7, #8]
 801ccaa:	681b      	ldr	r3, [r3, #0]
 801ccac:	2b00      	cmp	r3, #0
 801ccae:	d102      	bne.n	801ccb6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ccb0:	f06f 030f 	mvn.w	r3, #15
 801ccb4:	e101      	b.n	801ceba <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801ccb6:	68fa      	ldr	r2, [r7, #12]
 801ccb8:	2101      	movs	r1, #1
 801ccba:	68b8      	ldr	r0, [r7, #8]
 801ccbc:	f7ff fb5c 	bl	801c378 <etharp_find_entry>
 801ccc0:	4603      	mov	r3, r0
 801ccc2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801ccc4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801ccc8:	2b00      	cmp	r3, #0
 801ccca:	da02      	bge.n	801ccd2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801cccc:	8a7b      	ldrh	r3, [r7, #18]
 801ccce:	b25b      	sxtb	r3, r3
 801ccd0:	e0f3      	b.n	801ceba <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801ccd2:	8a7b      	ldrh	r3, [r7, #18]
 801ccd4:	2b7e      	cmp	r3, #126	; 0x7e
 801ccd6:	d906      	bls.n	801cce6 <etharp_query+0x7e>
 801ccd8:	4b7a      	ldr	r3, [pc, #488]	; (801cec4 <etharp_query+0x25c>)
 801ccda:	f240 32c1 	movw	r2, #961	; 0x3c1
 801ccde:	497a      	ldr	r1, [pc, #488]	; (801cec8 <etharp_query+0x260>)
 801cce0:	487a      	ldr	r0, [pc, #488]	; (801cecc <etharp_query+0x264>)
 801cce2:	f002 ffd9 	bl	801fc98 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801cce6:	8a7b      	ldrh	r3, [r7, #18]
 801cce8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801ccea:	7c7a      	ldrb	r2, [r7, #17]
 801ccec:	4978      	ldr	r1, [pc, #480]	; (801ced0 <etharp_query+0x268>)
 801ccee:	4613      	mov	r3, r2
 801ccf0:	005b      	lsls	r3, r3, #1
 801ccf2:	4413      	add	r3, r2
 801ccf4:	00db      	lsls	r3, r3, #3
 801ccf6:	440b      	add	r3, r1
 801ccf8:	3314      	adds	r3, #20
 801ccfa:	781b      	ldrb	r3, [r3, #0]
 801ccfc:	2b00      	cmp	r3, #0
 801ccfe:	d115      	bne.n	801cd2c <etharp_query+0xc4>
    is_new_entry = 1;
 801cd00:	2301      	movs	r3, #1
 801cd02:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801cd04:	7c7a      	ldrb	r2, [r7, #17]
 801cd06:	4972      	ldr	r1, [pc, #456]	; (801ced0 <etharp_query+0x268>)
 801cd08:	4613      	mov	r3, r2
 801cd0a:	005b      	lsls	r3, r3, #1
 801cd0c:	4413      	add	r3, r2
 801cd0e:	00db      	lsls	r3, r3, #3
 801cd10:	440b      	add	r3, r1
 801cd12:	3314      	adds	r3, #20
 801cd14:	2201      	movs	r2, #1
 801cd16:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801cd18:	7c7a      	ldrb	r2, [r7, #17]
 801cd1a:	496d      	ldr	r1, [pc, #436]	; (801ced0 <etharp_query+0x268>)
 801cd1c:	4613      	mov	r3, r2
 801cd1e:	005b      	lsls	r3, r3, #1
 801cd20:	4413      	add	r3, r2
 801cd22:	00db      	lsls	r3, r3, #3
 801cd24:	440b      	add	r3, r1
 801cd26:	3308      	adds	r3, #8
 801cd28:	68fa      	ldr	r2, [r7, #12]
 801cd2a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801cd2c:	7c7a      	ldrb	r2, [r7, #17]
 801cd2e:	4968      	ldr	r1, [pc, #416]	; (801ced0 <etharp_query+0x268>)
 801cd30:	4613      	mov	r3, r2
 801cd32:	005b      	lsls	r3, r3, #1
 801cd34:	4413      	add	r3, r2
 801cd36:	00db      	lsls	r3, r3, #3
 801cd38:	440b      	add	r3, r1
 801cd3a:	3314      	adds	r3, #20
 801cd3c:	781b      	ldrb	r3, [r3, #0]
 801cd3e:	2b01      	cmp	r3, #1
 801cd40:	d011      	beq.n	801cd66 <etharp_query+0xfe>
 801cd42:	7c7a      	ldrb	r2, [r7, #17]
 801cd44:	4962      	ldr	r1, [pc, #392]	; (801ced0 <etharp_query+0x268>)
 801cd46:	4613      	mov	r3, r2
 801cd48:	005b      	lsls	r3, r3, #1
 801cd4a:	4413      	add	r3, r2
 801cd4c:	00db      	lsls	r3, r3, #3
 801cd4e:	440b      	add	r3, r1
 801cd50:	3314      	adds	r3, #20
 801cd52:	781b      	ldrb	r3, [r3, #0]
 801cd54:	2b01      	cmp	r3, #1
 801cd56:	d806      	bhi.n	801cd66 <etharp_query+0xfe>
 801cd58:	4b5a      	ldr	r3, [pc, #360]	; (801cec4 <etharp_query+0x25c>)
 801cd5a:	f240 32cd 	movw	r2, #973	; 0x3cd
 801cd5e:	495d      	ldr	r1, [pc, #372]	; (801ced4 <etharp_query+0x26c>)
 801cd60:	485a      	ldr	r0, [pc, #360]	; (801cecc <etharp_query+0x264>)
 801cd62:	f002 ff99 	bl	801fc98 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801cd66:	6a3b      	ldr	r3, [r7, #32]
 801cd68:	2b00      	cmp	r3, #0
 801cd6a:	d102      	bne.n	801cd72 <etharp_query+0x10a>
 801cd6c:	687b      	ldr	r3, [r7, #4]
 801cd6e:	2b00      	cmp	r3, #0
 801cd70:	d10c      	bne.n	801cd8c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801cd72:	68b9      	ldr	r1, [r7, #8]
 801cd74:	68f8      	ldr	r0, [r7, #12]
 801cd76:	f000 f963 	bl	801d040 <etharp_request>
 801cd7a:	4603      	mov	r3, r0
 801cd7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801cd80:	687b      	ldr	r3, [r7, #4]
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	d102      	bne.n	801cd8c <etharp_query+0x124>
      return result;
 801cd86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801cd8a:	e096      	b.n	801ceba <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801cd8c:	687b      	ldr	r3, [r7, #4]
 801cd8e:	2b00      	cmp	r3, #0
 801cd90:	d106      	bne.n	801cda0 <etharp_query+0x138>
 801cd92:	4b4c      	ldr	r3, [pc, #304]	; (801cec4 <etharp_query+0x25c>)
 801cd94:	f240 32e1 	movw	r2, #993	; 0x3e1
 801cd98:	494f      	ldr	r1, [pc, #316]	; (801ced8 <etharp_query+0x270>)
 801cd9a:	484c      	ldr	r0, [pc, #304]	; (801cecc <etharp_query+0x264>)
 801cd9c:	f002 ff7c 	bl	801fc98 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801cda0:	7c7a      	ldrb	r2, [r7, #17]
 801cda2:	494b      	ldr	r1, [pc, #300]	; (801ced0 <etharp_query+0x268>)
 801cda4:	4613      	mov	r3, r2
 801cda6:	005b      	lsls	r3, r3, #1
 801cda8:	4413      	add	r3, r2
 801cdaa:	00db      	lsls	r3, r3, #3
 801cdac:	440b      	add	r3, r1
 801cdae:	3314      	adds	r3, #20
 801cdb0:	781b      	ldrb	r3, [r3, #0]
 801cdb2:	2b01      	cmp	r3, #1
 801cdb4:	d917      	bls.n	801cde6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801cdb6:	4a49      	ldr	r2, [pc, #292]	; (801cedc <etharp_query+0x274>)
 801cdb8:	7c7b      	ldrb	r3, [r7, #17]
 801cdba:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801cdbc:	7c7a      	ldrb	r2, [r7, #17]
 801cdbe:	4613      	mov	r3, r2
 801cdc0:	005b      	lsls	r3, r3, #1
 801cdc2:	4413      	add	r3, r2
 801cdc4:	00db      	lsls	r3, r3, #3
 801cdc6:	3308      	adds	r3, #8
 801cdc8:	4a41      	ldr	r2, [pc, #260]	; (801ced0 <etharp_query+0x268>)
 801cdca:	4413      	add	r3, r2
 801cdcc:	3304      	adds	r3, #4
 801cdce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801cdd2:	9200      	str	r2, [sp, #0]
 801cdd4:	697a      	ldr	r2, [r7, #20]
 801cdd6:	6879      	ldr	r1, [r7, #4]
 801cdd8:	68f8      	ldr	r0, [r7, #12]
 801cdda:	f001 fc8d 	bl	801e6f8 <ethernet_output>
 801cdde:	4603      	mov	r3, r0
 801cde0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801cde4:	e067      	b.n	801ceb6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801cde6:	7c7a      	ldrb	r2, [r7, #17]
 801cde8:	4939      	ldr	r1, [pc, #228]	; (801ced0 <etharp_query+0x268>)
 801cdea:	4613      	mov	r3, r2
 801cdec:	005b      	lsls	r3, r3, #1
 801cdee:	4413      	add	r3, r2
 801cdf0:	00db      	lsls	r3, r3, #3
 801cdf2:	440b      	add	r3, r1
 801cdf4:	3314      	adds	r3, #20
 801cdf6:	781b      	ldrb	r3, [r3, #0]
 801cdf8:	2b01      	cmp	r3, #1
 801cdfa:	d15c      	bne.n	801ceb6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801cdfc:	2300      	movs	r3, #0
 801cdfe:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801ce00:	687b      	ldr	r3, [r7, #4]
 801ce02:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ce04:	e01c      	b.n	801ce40 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801ce06:	69fb      	ldr	r3, [r7, #28]
 801ce08:	895a      	ldrh	r2, [r3, #10]
 801ce0a:	69fb      	ldr	r3, [r7, #28]
 801ce0c:	891b      	ldrh	r3, [r3, #8]
 801ce0e:	429a      	cmp	r2, r3
 801ce10:	d10a      	bne.n	801ce28 <etharp_query+0x1c0>
 801ce12:	69fb      	ldr	r3, [r7, #28]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	2b00      	cmp	r3, #0
 801ce18:	d006      	beq.n	801ce28 <etharp_query+0x1c0>
 801ce1a:	4b2a      	ldr	r3, [pc, #168]	; (801cec4 <etharp_query+0x25c>)
 801ce1c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801ce20:	492f      	ldr	r1, [pc, #188]	; (801cee0 <etharp_query+0x278>)
 801ce22:	482a      	ldr	r0, [pc, #168]	; (801cecc <etharp_query+0x264>)
 801ce24:	f002 ff38 	bl	801fc98 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801ce28:	69fb      	ldr	r3, [r7, #28]
 801ce2a:	7b1b      	ldrb	r3, [r3, #12]
 801ce2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801ce30:	2b00      	cmp	r3, #0
 801ce32:	d002      	beq.n	801ce3a <etharp_query+0x1d2>
        copy_needed = 1;
 801ce34:	2301      	movs	r3, #1
 801ce36:	61bb      	str	r3, [r7, #24]
        break;
 801ce38:	e005      	b.n	801ce46 <etharp_query+0x1de>
      }
      p = p->next;
 801ce3a:	69fb      	ldr	r3, [r7, #28]
 801ce3c:	681b      	ldr	r3, [r3, #0]
 801ce3e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ce40:	69fb      	ldr	r3, [r7, #28]
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	d1df      	bne.n	801ce06 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801ce46:	69bb      	ldr	r3, [r7, #24]
 801ce48:	2b00      	cmp	r3, #0
 801ce4a:	d007      	beq.n	801ce5c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801ce4c:	687a      	ldr	r2, [r7, #4]
 801ce4e:	f44f 7120 	mov.w	r1, #640	; 0x280
 801ce52:	200e      	movs	r0, #14
 801ce54:	f7f6 fc2e 	bl	80136b4 <pbuf_clone>
 801ce58:	61f8      	str	r0, [r7, #28]
 801ce5a:	e004      	b.n	801ce66 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801ce5c:	687b      	ldr	r3, [r7, #4]
 801ce5e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801ce60:	69f8      	ldr	r0, [r7, #28]
 801ce62:	f7f6 fa55 	bl	8013310 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801ce66:	69fb      	ldr	r3, [r7, #28]
 801ce68:	2b00      	cmp	r3, #0
 801ce6a:	d021      	beq.n	801ceb0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801ce6c:	7c7a      	ldrb	r2, [r7, #17]
 801ce6e:	4918      	ldr	r1, [pc, #96]	; (801ced0 <etharp_query+0x268>)
 801ce70:	4613      	mov	r3, r2
 801ce72:	005b      	lsls	r3, r3, #1
 801ce74:	4413      	add	r3, r2
 801ce76:	00db      	lsls	r3, r3, #3
 801ce78:	440b      	add	r3, r1
 801ce7a:	681b      	ldr	r3, [r3, #0]
 801ce7c:	2b00      	cmp	r3, #0
 801ce7e:	d00a      	beq.n	801ce96 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801ce80:	7c7a      	ldrb	r2, [r7, #17]
 801ce82:	4913      	ldr	r1, [pc, #76]	; (801ced0 <etharp_query+0x268>)
 801ce84:	4613      	mov	r3, r2
 801ce86:	005b      	lsls	r3, r3, #1
 801ce88:	4413      	add	r3, r2
 801ce8a:	00db      	lsls	r3, r3, #3
 801ce8c:	440b      	add	r3, r1
 801ce8e:	681b      	ldr	r3, [r3, #0]
 801ce90:	4618      	mov	r0, r3
 801ce92:	f7f6 f997 	bl	80131c4 <pbuf_free>
      }
      arp_table[i].q = p;
 801ce96:	7c7a      	ldrb	r2, [r7, #17]
 801ce98:	490d      	ldr	r1, [pc, #52]	; (801ced0 <etharp_query+0x268>)
 801ce9a:	4613      	mov	r3, r2
 801ce9c:	005b      	lsls	r3, r3, #1
 801ce9e:	4413      	add	r3, r2
 801cea0:	00db      	lsls	r3, r3, #3
 801cea2:	440b      	add	r3, r1
 801cea4:	69fa      	ldr	r2, [r7, #28]
 801cea6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801cea8:	2300      	movs	r3, #0
 801ceaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801ceae:	e002      	b.n	801ceb6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801ceb0:	23ff      	movs	r3, #255	; 0xff
 801ceb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801ceb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801ceba:	4618      	mov	r0, r3
 801cebc:	3728      	adds	r7, #40	; 0x28
 801cebe:	46bd      	mov	sp, r7
 801cec0:	bd80      	pop	{r7, pc}
 801cec2:	bf00      	nop
 801cec4:	08024240 	.word	0x08024240
 801cec8:	080243ec 	.word	0x080243ec
 801cecc:	080242b8 	.word	0x080242b8
 801ced0:	2000aff8 	.word	0x2000aff8
 801ced4:	080243fc 	.word	0x080243fc
 801ced8:	080243e0 	.word	0x080243e0
 801cedc:	2000b0e8 	.word	0x2000b0e8
 801cee0:	08024424 	.word	0x08024424

0801cee4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801cee4:	b580      	push	{r7, lr}
 801cee6:	b08a      	sub	sp, #40	; 0x28
 801cee8:	af02      	add	r7, sp, #8
 801ceea:	60f8      	str	r0, [r7, #12]
 801ceec:	60b9      	str	r1, [r7, #8]
 801ceee:	607a      	str	r2, [r7, #4]
 801cef0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801cef2:	2300      	movs	r3, #0
 801cef4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801cef6:	68fb      	ldr	r3, [r7, #12]
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d106      	bne.n	801cf0a <etharp_raw+0x26>
 801cefc:	4b3a      	ldr	r3, [pc, #232]	; (801cfe8 <etharp_raw+0x104>)
 801cefe:	f240 4257 	movw	r2, #1111	; 0x457
 801cf02:	493a      	ldr	r1, [pc, #232]	; (801cfec <etharp_raw+0x108>)
 801cf04:	483a      	ldr	r0, [pc, #232]	; (801cff0 <etharp_raw+0x10c>)
 801cf06:	f002 fec7 	bl	801fc98 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801cf0a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801cf0e:	211c      	movs	r1, #28
 801cf10:	200e      	movs	r0, #14
 801cf12:	f7f5 fe73 	bl	8012bfc <pbuf_alloc>
 801cf16:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801cf18:	69bb      	ldr	r3, [r7, #24]
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	d102      	bne.n	801cf24 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801cf1e:	f04f 33ff 	mov.w	r3, #4294967295
 801cf22:	e05d      	b.n	801cfe0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801cf24:	69bb      	ldr	r3, [r7, #24]
 801cf26:	895b      	ldrh	r3, [r3, #10]
 801cf28:	2b1b      	cmp	r3, #27
 801cf2a:	d806      	bhi.n	801cf3a <etharp_raw+0x56>
 801cf2c:	4b2e      	ldr	r3, [pc, #184]	; (801cfe8 <etharp_raw+0x104>)
 801cf2e:	f240 4262 	movw	r2, #1122	; 0x462
 801cf32:	4930      	ldr	r1, [pc, #192]	; (801cff4 <etharp_raw+0x110>)
 801cf34:	482e      	ldr	r0, [pc, #184]	; (801cff0 <etharp_raw+0x10c>)
 801cf36:	f002 feaf 	bl	801fc98 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801cf3a:	69bb      	ldr	r3, [r7, #24]
 801cf3c:	685b      	ldr	r3, [r3, #4]
 801cf3e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801cf40:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801cf42:	4618      	mov	r0, r3
 801cf44:	f7f4 fd86 	bl	8011a54 <lwip_htons>
 801cf48:	4603      	mov	r3, r0
 801cf4a:	461a      	mov	r2, r3
 801cf4c:	697b      	ldr	r3, [r7, #20]
 801cf4e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801cf50:	68fb      	ldr	r3, [r7, #12]
 801cf52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801cf56:	2b06      	cmp	r3, #6
 801cf58:	d006      	beq.n	801cf68 <etharp_raw+0x84>
 801cf5a:	4b23      	ldr	r3, [pc, #140]	; (801cfe8 <etharp_raw+0x104>)
 801cf5c:	f240 4269 	movw	r2, #1129	; 0x469
 801cf60:	4925      	ldr	r1, [pc, #148]	; (801cff8 <etharp_raw+0x114>)
 801cf62:	4823      	ldr	r0, [pc, #140]	; (801cff0 <etharp_raw+0x10c>)
 801cf64:	f002 fe98 	bl	801fc98 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801cf68:	697b      	ldr	r3, [r7, #20]
 801cf6a:	3308      	adds	r3, #8
 801cf6c:	2206      	movs	r2, #6
 801cf6e:	6839      	ldr	r1, [r7, #0]
 801cf70:	4618      	mov	r0, r3
 801cf72:	f002 fe20 	bl	801fbb6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801cf76:	697b      	ldr	r3, [r7, #20]
 801cf78:	3312      	adds	r3, #18
 801cf7a:	2206      	movs	r2, #6
 801cf7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cf7e:	4618      	mov	r0, r3
 801cf80:	f002 fe19 	bl	801fbb6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801cf84:	697b      	ldr	r3, [r7, #20]
 801cf86:	330e      	adds	r3, #14
 801cf88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801cf8a:	6812      	ldr	r2, [r2, #0]
 801cf8c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801cf8e:	697b      	ldr	r3, [r7, #20]
 801cf90:	3318      	adds	r3, #24
 801cf92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801cf94:	6812      	ldr	r2, [r2, #0]
 801cf96:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801cf98:	697b      	ldr	r3, [r7, #20]
 801cf9a:	2200      	movs	r2, #0
 801cf9c:	701a      	strb	r2, [r3, #0]
 801cf9e:	2200      	movs	r2, #0
 801cfa0:	f042 0201 	orr.w	r2, r2, #1
 801cfa4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801cfa6:	697b      	ldr	r3, [r7, #20]
 801cfa8:	2200      	movs	r2, #0
 801cfaa:	f042 0208 	orr.w	r2, r2, #8
 801cfae:	709a      	strb	r2, [r3, #2]
 801cfb0:	2200      	movs	r2, #0
 801cfb2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801cfb4:	697b      	ldr	r3, [r7, #20]
 801cfb6:	2206      	movs	r2, #6
 801cfb8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801cfba:	697b      	ldr	r3, [r7, #20]
 801cfbc:	2204      	movs	r2, #4
 801cfbe:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801cfc0:	f640 0306 	movw	r3, #2054	; 0x806
 801cfc4:	9300      	str	r3, [sp, #0]
 801cfc6:	687b      	ldr	r3, [r7, #4]
 801cfc8:	68ba      	ldr	r2, [r7, #8]
 801cfca:	69b9      	ldr	r1, [r7, #24]
 801cfcc:	68f8      	ldr	r0, [r7, #12]
 801cfce:	f001 fb93 	bl	801e6f8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801cfd2:	69b8      	ldr	r0, [r7, #24]
 801cfd4:	f7f6 f8f6 	bl	80131c4 <pbuf_free>
  p = NULL;
 801cfd8:	2300      	movs	r3, #0
 801cfda:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801cfdc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801cfe0:	4618      	mov	r0, r3
 801cfe2:	3720      	adds	r7, #32
 801cfe4:	46bd      	mov	sp, r7
 801cfe6:	bd80      	pop	{r7, pc}
 801cfe8:	08024240 	.word	0x08024240
 801cfec:	08024390 	.word	0x08024390
 801cff0:	080242b8 	.word	0x080242b8
 801cff4:	08024440 	.word	0x08024440
 801cff8:	08024474 	.word	0x08024474

0801cffc <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801cffc:	b580      	push	{r7, lr}
 801cffe:	b088      	sub	sp, #32
 801d000:	af04      	add	r7, sp, #16
 801d002:	60f8      	str	r0, [r7, #12]
 801d004:	60b9      	str	r1, [r7, #8]
 801d006:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d008:	68fb      	ldr	r3, [r7, #12]
 801d00a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d00e:	68fb      	ldr	r3, [r7, #12]
 801d010:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801d014:	68fb      	ldr	r3, [r7, #12]
 801d016:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d018:	2201      	movs	r2, #1
 801d01a:	9203      	str	r2, [sp, #12]
 801d01c:	68ba      	ldr	r2, [r7, #8]
 801d01e:	9202      	str	r2, [sp, #8]
 801d020:	4a06      	ldr	r2, [pc, #24]	; (801d03c <etharp_request_dst+0x40>)
 801d022:	9201      	str	r2, [sp, #4]
 801d024:	9300      	str	r3, [sp, #0]
 801d026:	4603      	mov	r3, r0
 801d028:	687a      	ldr	r2, [r7, #4]
 801d02a:	68f8      	ldr	r0, [r7, #12]
 801d02c:	f7ff ff5a 	bl	801cee4 <etharp_raw>
 801d030:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801d032:	4618      	mov	r0, r3
 801d034:	3710      	adds	r7, #16
 801d036:	46bd      	mov	sp, r7
 801d038:	bd80      	pop	{r7, pc}
 801d03a:	bf00      	nop
 801d03c:	08024b9c 	.word	0x08024b9c

0801d040 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801d040:	b580      	push	{r7, lr}
 801d042:	b082      	sub	sp, #8
 801d044:	af00      	add	r7, sp, #0
 801d046:	6078      	str	r0, [r7, #4]
 801d048:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801d04a:	4a05      	ldr	r2, [pc, #20]	; (801d060 <etharp_request+0x20>)
 801d04c:	6839      	ldr	r1, [r7, #0]
 801d04e:	6878      	ldr	r0, [r7, #4]
 801d050:	f7ff ffd4 	bl	801cffc <etharp_request_dst>
 801d054:	4603      	mov	r3, r0
}
 801d056:	4618      	mov	r0, r3
 801d058:	3708      	adds	r7, #8
 801d05a:	46bd      	mov	sp, r7
 801d05c:	bd80      	pop	{r7, pc}
 801d05e:	bf00      	nop
 801d060:	08024b94 	.word	0x08024b94

0801d064 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801d064:	b580      	push	{r7, lr}
 801d066:	b08e      	sub	sp, #56	; 0x38
 801d068:	af04      	add	r7, sp, #16
 801d06a:	6078      	str	r0, [r7, #4]
 801d06c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801d06e:	4b79      	ldr	r3, [pc, #484]	; (801d254 <icmp_input+0x1f0>)
 801d070:	689b      	ldr	r3, [r3, #8]
 801d072:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d076:	781b      	ldrb	r3, [r3, #0]
 801d078:	f003 030f 	and.w	r3, r3, #15
 801d07c:	b2db      	uxtb	r3, r3
 801d07e:	009b      	lsls	r3, r3, #2
 801d080:	b2db      	uxtb	r3, r3
 801d082:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801d084:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d086:	2b13      	cmp	r3, #19
 801d088:	f240 80cd 	bls.w	801d226 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	895b      	ldrh	r3, [r3, #10]
 801d090:	2b03      	cmp	r3, #3
 801d092:	f240 80ca 	bls.w	801d22a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801d096:	687b      	ldr	r3, [r7, #4]
 801d098:	685b      	ldr	r3, [r3, #4]
 801d09a:	781b      	ldrb	r3, [r3, #0]
 801d09c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801d0a0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	f000 80b7 	beq.w	801d218 <icmp_input+0x1b4>
 801d0aa:	2b08      	cmp	r3, #8
 801d0ac:	f040 80b7 	bne.w	801d21e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801d0b0:	4b69      	ldr	r3, [pc, #420]	; (801d258 <icmp_input+0x1f4>)
 801d0b2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d0b4:	4b67      	ldr	r3, [pc, #412]	; (801d254 <icmp_input+0x1f0>)
 801d0b6:	695b      	ldr	r3, [r3, #20]
 801d0b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d0bc:	2be0      	cmp	r3, #224	; 0xe0
 801d0be:	f000 80bb 	beq.w	801d238 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801d0c2:	4b64      	ldr	r3, [pc, #400]	; (801d254 <icmp_input+0x1f0>)
 801d0c4:	695b      	ldr	r3, [r3, #20]
 801d0c6:	4a63      	ldr	r2, [pc, #396]	; (801d254 <icmp_input+0x1f0>)
 801d0c8:	6812      	ldr	r2, [r2, #0]
 801d0ca:	4611      	mov	r1, r2
 801d0cc:	4618      	mov	r0, r3
 801d0ce:	f000 fc0b 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801d0d2:	4603      	mov	r3, r0
 801d0d4:	2b00      	cmp	r3, #0
 801d0d6:	f040 80b1 	bne.w	801d23c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	891b      	ldrh	r3, [r3, #8]
 801d0de:	2b07      	cmp	r3, #7
 801d0e0:	f240 80a5 	bls.w	801d22e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d0e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d0e6:	330e      	adds	r3, #14
 801d0e8:	4619      	mov	r1, r3
 801d0ea:	6878      	ldr	r0, [r7, #4]
 801d0ec:	f7f5 ffd4 	bl	8013098 <pbuf_add_header>
 801d0f0:	4603      	mov	r3, r0
 801d0f2:	2b00      	cmp	r3, #0
 801d0f4:	d04b      	beq.n	801d18e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801d0f6:	687b      	ldr	r3, [r7, #4]
 801d0f8:	891a      	ldrh	r2, [r3, #8]
 801d0fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d0fc:	4413      	add	r3, r2
 801d0fe:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801d100:	687b      	ldr	r3, [r7, #4]
 801d102:	891b      	ldrh	r3, [r3, #8]
 801d104:	8b7a      	ldrh	r2, [r7, #26]
 801d106:	429a      	cmp	r2, r3
 801d108:	f0c0 809a 	bcc.w	801d240 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801d10c:	8b7b      	ldrh	r3, [r7, #26]
 801d10e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d112:	4619      	mov	r1, r3
 801d114:	200e      	movs	r0, #14
 801d116:	f7f5 fd71 	bl	8012bfc <pbuf_alloc>
 801d11a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801d11c:	697b      	ldr	r3, [r7, #20]
 801d11e:	2b00      	cmp	r3, #0
 801d120:	f000 8090 	beq.w	801d244 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801d124:	697b      	ldr	r3, [r7, #20]
 801d126:	895b      	ldrh	r3, [r3, #10]
 801d128:	461a      	mov	r2, r3
 801d12a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d12c:	3308      	adds	r3, #8
 801d12e:	429a      	cmp	r2, r3
 801d130:	d203      	bcs.n	801d13a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801d132:	6978      	ldr	r0, [r7, #20]
 801d134:	f7f6 f846 	bl	80131c4 <pbuf_free>
          goto icmperr;
 801d138:	e085      	b.n	801d246 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801d13a:	697b      	ldr	r3, [r7, #20]
 801d13c:	685b      	ldr	r3, [r3, #4]
 801d13e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801d140:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801d142:	4618      	mov	r0, r3
 801d144:	f002 fd37 	bl	801fbb6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801d148:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d14a:	4619      	mov	r1, r3
 801d14c:	6978      	ldr	r0, [r7, #20]
 801d14e:	f7f5 ffb3 	bl	80130b8 <pbuf_remove_header>
 801d152:	4603      	mov	r3, r0
 801d154:	2b00      	cmp	r3, #0
 801d156:	d009      	beq.n	801d16c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801d158:	4b40      	ldr	r3, [pc, #256]	; (801d25c <icmp_input+0x1f8>)
 801d15a:	22b6      	movs	r2, #182	; 0xb6
 801d15c:	4940      	ldr	r1, [pc, #256]	; (801d260 <icmp_input+0x1fc>)
 801d15e:	4841      	ldr	r0, [pc, #260]	; (801d264 <icmp_input+0x200>)
 801d160:	f002 fd9a 	bl	801fc98 <iprintf>
          pbuf_free(r);
 801d164:	6978      	ldr	r0, [r7, #20]
 801d166:	f7f6 f82d 	bl	80131c4 <pbuf_free>
          goto icmperr;
 801d16a:	e06c      	b.n	801d246 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801d16c:	6879      	ldr	r1, [r7, #4]
 801d16e:	6978      	ldr	r0, [r7, #20]
 801d170:	f7f6 f95c 	bl	801342c <pbuf_copy>
 801d174:	4603      	mov	r3, r0
 801d176:	2b00      	cmp	r3, #0
 801d178:	d003      	beq.n	801d182 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801d17a:	6978      	ldr	r0, [r7, #20]
 801d17c:	f7f6 f822 	bl	80131c4 <pbuf_free>
          goto icmperr;
 801d180:	e061      	b.n	801d246 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801d182:	6878      	ldr	r0, [r7, #4]
 801d184:	f7f6 f81e 	bl	80131c4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801d188:	697b      	ldr	r3, [r7, #20]
 801d18a:	607b      	str	r3, [r7, #4]
 801d18c:	e00f      	b.n	801d1ae <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d18e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d190:	330e      	adds	r3, #14
 801d192:	4619      	mov	r1, r3
 801d194:	6878      	ldr	r0, [r7, #4]
 801d196:	f7f5 ff8f 	bl	80130b8 <pbuf_remove_header>
 801d19a:	4603      	mov	r3, r0
 801d19c:	2b00      	cmp	r3, #0
 801d19e:	d006      	beq.n	801d1ae <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801d1a0:	4b2e      	ldr	r3, [pc, #184]	; (801d25c <icmp_input+0x1f8>)
 801d1a2:	22c7      	movs	r2, #199	; 0xc7
 801d1a4:	4930      	ldr	r1, [pc, #192]	; (801d268 <icmp_input+0x204>)
 801d1a6:	482f      	ldr	r0, [pc, #188]	; (801d264 <icmp_input+0x200>)
 801d1a8:	f002 fd76 	bl	801fc98 <iprintf>
          goto icmperr;
 801d1ac:	e04b      	b.n	801d246 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801d1ae:	687b      	ldr	r3, [r7, #4]
 801d1b0:	685b      	ldr	r3, [r3, #4]
 801d1b2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801d1b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d1b6:	4619      	mov	r1, r3
 801d1b8:	6878      	ldr	r0, [r7, #4]
 801d1ba:	f7f5 ff6d 	bl	8013098 <pbuf_add_header>
 801d1be:	4603      	mov	r3, r0
 801d1c0:	2b00      	cmp	r3, #0
 801d1c2:	d12b      	bne.n	801d21c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801d1c4:	687b      	ldr	r3, [r7, #4]
 801d1c6:	685b      	ldr	r3, [r3, #4]
 801d1c8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801d1ca:	69fb      	ldr	r3, [r7, #28]
 801d1cc:	681a      	ldr	r2, [r3, #0]
 801d1ce:	68fb      	ldr	r3, [r7, #12]
 801d1d0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801d1d2:	4b20      	ldr	r3, [pc, #128]	; (801d254 <icmp_input+0x1f0>)
 801d1d4:	691a      	ldr	r2, [r3, #16]
 801d1d6:	68fb      	ldr	r3, [r7, #12]
 801d1d8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801d1da:	693b      	ldr	r3, [r7, #16]
 801d1dc:	2200      	movs	r2, #0
 801d1de:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801d1e0:	693b      	ldr	r3, [r7, #16]
 801d1e2:	2200      	movs	r2, #0
 801d1e4:	709a      	strb	r2, [r3, #2]
 801d1e6:	2200      	movs	r2, #0
 801d1e8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801d1ea:	68fb      	ldr	r3, [r7, #12]
 801d1ec:	22ff      	movs	r2, #255	; 0xff
 801d1ee:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801d1f0:	68fb      	ldr	r3, [r7, #12]
 801d1f2:	2200      	movs	r2, #0
 801d1f4:	729a      	strb	r2, [r3, #10]
 801d1f6:	2200      	movs	r2, #0
 801d1f8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d1fa:	683b      	ldr	r3, [r7, #0]
 801d1fc:	9302      	str	r3, [sp, #8]
 801d1fe:	2301      	movs	r3, #1
 801d200:	9301      	str	r3, [sp, #4]
 801d202:	2300      	movs	r3, #0
 801d204:	9300      	str	r3, [sp, #0]
 801d206:	23ff      	movs	r3, #255	; 0xff
 801d208:	2200      	movs	r2, #0
 801d20a:	69f9      	ldr	r1, [r7, #28]
 801d20c:	6878      	ldr	r0, [r7, #4]
 801d20e:	f000 fa93 	bl	801d738 <ip4_output_if>
 801d212:	4603      	mov	r3, r0
 801d214:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801d216:	e001      	b.n	801d21c <icmp_input+0x1b8>
      break;
 801d218:	bf00      	nop
 801d21a:	e000      	b.n	801d21e <icmp_input+0x1ba>
      break;
 801d21c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801d21e:	6878      	ldr	r0, [r7, #4]
 801d220:	f7f5 ffd0 	bl	80131c4 <pbuf_free>
  return;
 801d224:	e013      	b.n	801d24e <icmp_input+0x1ea>
    goto lenerr;
 801d226:	bf00      	nop
 801d228:	e002      	b.n	801d230 <icmp_input+0x1cc>
    goto lenerr;
 801d22a:	bf00      	nop
 801d22c:	e000      	b.n	801d230 <icmp_input+0x1cc>
        goto lenerr;
 801d22e:	bf00      	nop
lenerr:
  pbuf_free(p);
 801d230:	6878      	ldr	r0, [r7, #4]
 801d232:	f7f5 ffc7 	bl	80131c4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801d236:	e00a      	b.n	801d24e <icmp_input+0x1ea>
        goto icmperr;
 801d238:	bf00      	nop
 801d23a:	e004      	b.n	801d246 <icmp_input+0x1e2>
        goto icmperr;
 801d23c:	bf00      	nop
 801d23e:	e002      	b.n	801d246 <icmp_input+0x1e2>
          goto icmperr;
 801d240:	bf00      	nop
 801d242:	e000      	b.n	801d246 <icmp_input+0x1e2>
          goto icmperr;
 801d244:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801d246:	6878      	ldr	r0, [r7, #4]
 801d248:	f7f5 ffbc 	bl	80131c4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801d24c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801d24e:	3728      	adds	r7, #40	; 0x28
 801d250:	46bd      	mov	sp, r7
 801d252:	bd80      	pop	{r7, pc}
 801d254:	200102c0 	.word	0x200102c0
 801d258:	200102d4 	.word	0x200102d4
 801d25c:	080244b8 	.word	0x080244b8
 801d260:	080244f0 	.word	0x080244f0
 801d264:	08024528 	.word	0x08024528
 801d268:	08024550 	.word	0x08024550

0801d26c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801d26c:	b580      	push	{r7, lr}
 801d26e:	b082      	sub	sp, #8
 801d270:	af00      	add	r7, sp, #0
 801d272:	6078      	str	r0, [r7, #4]
 801d274:	460b      	mov	r3, r1
 801d276:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801d278:	78fb      	ldrb	r3, [r7, #3]
 801d27a:	461a      	mov	r2, r3
 801d27c:	2103      	movs	r1, #3
 801d27e:	6878      	ldr	r0, [r7, #4]
 801d280:	f000 f814 	bl	801d2ac <icmp_send_response>
}
 801d284:	bf00      	nop
 801d286:	3708      	adds	r7, #8
 801d288:	46bd      	mov	sp, r7
 801d28a:	bd80      	pop	{r7, pc}

0801d28c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801d28c:	b580      	push	{r7, lr}
 801d28e:	b082      	sub	sp, #8
 801d290:	af00      	add	r7, sp, #0
 801d292:	6078      	str	r0, [r7, #4]
 801d294:	460b      	mov	r3, r1
 801d296:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801d298:	78fb      	ldrb	r3, [r7, #3]
 801d29a:	461a      	mov	r2, r3
 801d29c:	210b      	movs	r1, #11
 801d29e:	6878      	ldr	r0, [r7, #4]
 801d2a0:	f000 f804 	bl	801d2ac <icmp_send_response>
}
 801d2a4:	bf00      	nop
 801d2a6:	3708      	adds	r7, #8
 801d2a8:	46bd      	mov	sp, r7
 801d2aa:	bd80      	pop	{r7, pc}

0801d2ac <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801d2ac:	b580      	push	{r7, lr}
 801d2ae:	b08c      	sub	sp, #48	; 0x30
 801d2b0:	af04      	add	r7, sp, #16
 801d2b2:	6078      	str	r0, [r7, #4]
 801d2b4:	460b      	mov	r3, r1
 801d2b6:	70fb      	strb	r3, [r7, #3]
 801d2b8:	4613      	mov	r3, r2
 801d2ba:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801d2bc:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d2c0:	2124      	movs	r1, #36	; 0x24
 801d2c2:	2022      	movs	r0, #34	; 0x22
 801d2c4:	f7f5 fc9a 	bl	8012bfc <pbuf_alloc>
 801d2c8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801d2ca:	69fb      	ldr	r3, [r7, #28]
 801d2cc:	2b00      	cmp	r3, #0
 801d2ce:	d04c      	beq.n	801d36a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801d2d0:	69fb      	ldr	r3, [r7, #28]
 801d2d2:	895b      	ldrh	r3, [r3, #10]
 801d2d4:	2b23      	cmp	r3, #35	; 0x23
 801d2d6:	d806      	bhi.n	801d2e6 <icmp_send_response+0x3a>
 801d2d8:	4b26      	ldr	r3, [pc, #152]	; (801d374 <icmp_send_response+0xc8>)
 801d2da:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801d2de:	4926      	ldr	r1, [pc, #152]	; (801d378 <icmp_send_response+0xcc>)
 801d2e0:	4826      	ldr	r0, [pc, #152]	; (801d37c <icmp_send_response+0xd0>)
 801d2e2:	f002 fcd9 	bl	801fc98 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801d2e6:	687b      	ldr	r3, [r7, #4]
 801d2e8:	685b      	ldr	r3, [r3, #4]
 801d2ea:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801d2ec:	69fb      	ldr	r3, [r7, #28]
 801d2ee:	685b      	ldr	r3, [r3, #4]
 801d2f0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801d2f2:	697b      	ldr	r3, [r7, #20]
 801d2f4:	78fa      	ldrb	r2, [r7, #3]
 801d2f6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801d2f8:	697b      	ldr	r3, [r7, #20]
 801d2fa:	78ba      	ldrb	r2, [r7, #2]
 801d2fc:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801d2fe:	697b      	ldr	r3, [r7, #20]
 801d300:	2200      	movs	r2, #0
 801d302:	711a      	strb	r2, [r3, #4]
 801d304:	2200      	movs	r2, #0
 801d306:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801d308:	697b      	ldr	r3, [r7, #20]
 801d30a:	2200      	movs	r2, #0
 801d30c:	719a      	strb	r2, [r3, #6]
 801d30e:	2200      	movs	r2, #0
 801d310:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801d312:	69fb      	ldr	r3, [r7, #28]
 801d314:	685b      	ldr	r3, [r3, #4]
 801d316:	f103 0008 	add.w	r0, r3, #8
 801d31a:	687b      	ldr	r3, [r7, #4]
 801d31c:	685b      	ldr	r3, [r3, #4]
 801d31e:	221c      	movs	r2, #28
 801d320:	4619      	mov	r1, r3
 801d322:	f002 fc48 	bl	801fbb6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801d326:	69bb      	ldr	r3, [r7, #24]
 801d328:	68db      	ldr	r3, [r3, #12]
 801d32a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801d32c:	f107 030c 	add.w	r3, r7, #12
 801d330:	4618      	mov	r0, r3
 801d332:	f000 f825 	bl	801d380 <ip4_route>
 801d336:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801d338:	693b      	ldr	r3, [r7, #16]
 801d33a:	2b00      	cmp	r3, #0
 801d33c:	d011      	beq.n	801d362 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801d33e:	697b      	ldr	r3, [r7, #20]
 801d340:	2200      	movs	r2, #0
 801d342:	709a      	strb	r2, [r3, #2]
 801d344:	2200      	movs	r2, #0
 801d346:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d348:	f107 020c 	add.w	r2, r7, #12
 801d34c:	693b      	ldr	r3, [r7, #16]
 801d34e:	9302      	str	r3, [sp, #8]
 801d350:	2301      	movs	r3, #1
 801d352:	9301      	str	r3, [sp, #4]
 801d354:	2300      	movs	r3, #0
 801d356:	9300      	str	r3, [sp, #0]
 801d358:	23ff      	movs	r3, #255	; 0xff
 801d35a:	2100      	movs	r1, #0
 801d35c:	69f8      	ldr	r0, [r7, #28]
 801d35e:	f000 f9eb 	bl	801d738 <ip4_output_if>
  }
  pbuf_free(q);
 801d362:	69f8      	ldr	r0, [r7, #28]
 801d364:	f7f5 ff2e 	bl	80131c4 <pbuf_free>
 801d368:	e000      	b.n	801d36c <icmp_send_response+0xc0>
    return;
 801d36a:	bf00      	nop
}
 801d36c:	3720      	adds	r7, #32
 801d36e:	46bd      	mov	sp, r7
 801d370:	bd80      	pop	{r7, pc}
 801d372:	bf00      	nop
 801d374:	080244b8 	.word	0x080244b8
 801d378:	08024584 	.word	0x08024584
 801d37c:	08024528 	.word	0x08024528

0801d380 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801d380:	b480      	push	{r7}
 801d382:	b085      	sub	sp, #20
 801d384:	af00      	add	r7, sp, #0
 801d386:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801d388:	4b33      	ldr	r3, [pc, #204]	; (801d458 <ip4_route+0xd8>)
 801d38a:	681b      	ldr	r3, [r3, #0]
 801d38c:	60fb      	str	r3, [r7, #12]
 801d38e:	e036      	b.n	801d3fe <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d390:	68fb      	ldr	r3, [r7, #12]
 801d392:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d396:	f003 0301 	and.w	r3, r3, #1
 801d39a:	b2db      	uxtb	r3, r3
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	d02b      	beq.n	801d3f8 <ip4_route+0x78>
 801d3a0:	68fb      	ldr	r3, [r7, #12]
 801d3a2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d3a6:	089b      	lsrs	r3, r3, #2
 801d3a8:	f003 0301 	and.w	r3, r3, #1
 801d3ac:	b2db      	uxtb	r3, r3
 801d3ae:	2b00      	cmp	r3, #0
 801d3b0:	d022      	beq.n	801d3f8 <ip4_route+0x78>
 801d3b2:	68fb      	ldr	r3, [r7, #12]
 801d3b4:	3304      	adds	r3, #4
 801d3b6:	681b      	ldr	r3, [r3, #0]
 801d3b8:	2b00      	cmp	r3, #0
 801d3ba:	d01d      	beq.n	801d3f8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801d3bc:	687b      	ldr	r3, [r7, #4]
 801d3be:	681a      	ldr	r2, [r3, #0]
 801d3c0:	68fb      	ldr	r3, [r7, #12]
 801d3c2:	3304      	adds	r3, #4
 801d3c4:	681b      	ldr	r3, [r3, #0]
 801d3c6:	405a      	eors	r2, r3
 801d3c8:	68fb      	ldr	r3, [r7, #12]
 801d3ca:	3308      	adds	r3, #8
 801d3cc:	681b      	ldr	r3, [r3, #0]
 801d3ce:	4013      	ands	r3, r2
 801d3d0:	2b00      	cmp	r3, #0
 801d3d2:	d101      	bne.n	801d3d8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801d3d4:	68fb      	ldr	r3, [r7, #12]
 801d3d6:	e038      	b.n	801d44a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801d3d8:	68fb      	ldr	r3, [r7, #12]
 801d3da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d3de:	f003 0302 	and.w	r3, r3, #2
 801d3e2:	2b00      	cmp	r3, #0
 801d3e4:	d108      	bne.n	801d3f8 <ip4_route+0x78>
 801d3e6:	687b      	ldr	r3, [r7, #4]
 801d3e8:	681a      	ldr	r2, [r3, #0]
 801d3ea:	68fb      	ldr	r3, [r7, #12]
 801d3ec:	330c      	adds	r3, #12
 801d3ee:	681b      	ldr	r3, [r3, #0]
 801d3f0:	429a      	cmp	r2, r3
 801d3f2:	d101      	bne.n	801d3f8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801d3f4:	68fb      	ldr	r3, [r7, #12]
 801d3f6:	e028      	b.n	801d44a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801d3f8:	68fb      	ldr	r3, [r7, #12]
 801d3fa:	681b      	ldr	r3, [r3, #0]
 801d3fc:	60fb      	str	r3, [r7, #12]
 801d3fe:	68fb      	ldr	r3, [r7, #12]
 801d400:	2b00      	cmp	r3, #0
 801d402:	d1c5      	bne.n	801d390 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d404:	4b15      	ldr	r3, [pc, #84]	; (801d45c <ip4_route+0xdc>)
 801d406:	681b      	ldr	r3, [r3, #0]
 801d408:	2b00      	cmp	r3, #0
 801d40a:	d01a      	beq.n	801d442 <ip4_route+0xc2>
 801d40c:	4b13      	ldr	r3, [pc, #76]	; (801d45c <ip4_route+0xdc>)
 801d40e:	681b      	ldr	r3, [r3, #0]
 801d410:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d414:	f003 0301 	and.w	r3, r3, #1
 801d418:	2b00      	cmp	r3, #0
 801d41a:	d012      	beq.n	801d442 <ip4_route+0xc2>
 801d41c:	4b0f      	ldr	r3, [pc, #60]	; (801d45c <ip4_route+0xdc>)
 801d41e:	681b      	ldr	r3, [r3, #0]
 801d420:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d424:	f003 0304 	and.w	r3, r3, #4
 801d428:	2b00      	cmp	r3, #0
 801d42a:	d00a      	beq.n	801d442 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d42c:	4b0b      	ldr	r3, [pc, #44]	; (801d45c <ip4_route+0xdc>)
 801d42e:	681b      	ldr	r3, [r3, #0]
 801d430:	3304      	adds	r3, #4
 801d432:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d434:	2b00      	cmp	r3, #0
 801d436:	d004      	beq.n	801d442 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d438:	687b      	ldr	r3, [r7, #4]
 801d43a:	681b      	ldr	r3, [r3, #0]
 801d43c:	b2db      	uxtb	r3, r3
 801d43e:	2b7f      	cmp	r3, #127	; 0x7f
 801d440:	d101      	bne.n	801d446 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801d442:	2300      	movs	r3, #0
 801d444:	e001      	b.n	801d44a <ip4_route+0xca>
  }

  return netif_default;
 801d446:	4b05      	ldr	r3, [pc, #20]	; (801d45c <ip4_route+0xdc>)
 801d448:	681b      	ldr	r3, [r3, #0]
}
 801d44a:	4618      	mov	r0, r3
 801d44c:	3714      	adds	r7, #20
 801d44e:	46bd      	mov	sp, r7
 801d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d454:	4770      	bx	lr
 801d456:	bf00      	nop
 801d458:	200139e4 	.word	0x200139e4
 801d45c:	200139e8 	.word	0x200139e8

0801d460 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801d460:	b580      	push	{r7, lr}
 801d462:	b082      	sub	sp, #8
 801d464:	af00      	add	r7, sp, #0
 801d466:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d468:	687b      	ldr	r3, [r7, #4]
 801d46a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d46e:	f003 0301 	and.w	r3, r3, #1
 801d472:	b2db      	uxtb	r3, r3
 801d474:	2b00      	cmp	r3, #0
 801d476:	d016      	beq.n	801d4a6 <ip4_input_accept+0x46>
 801d478:	687b      	ldr	r3, [r7, #4]
 801d47a:	3304      	adds	r3, #4
 801d47c:	681b      	ldr	r3, [r3, #0]
 801d47e:	2b00      	cmp	r3, #0
 801d480:	d011      	beq.n	801d4a6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d482:	4b0b      	ldr	r3, [pc, #44]	; (801d4b0 <ip4_input_accept+0x50>)
 801d484:	695a      	ldr	r2, [r3, #20]
 801d486:	687b      	ldr	r3, [r7, #4]
 801d488:	3304      	adds	r3, #4
 801d48a:	681b      	ldr	r3, [r3, #0]
 801d48c:	429a      	cmp	r2, r3
 801d48e:	d008      	beq.n	801d4a2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801d490:	4b07      	ldr	r3, [pc, #28]	; (801d4b0 <ip4_input_accept+0x50>)
 801d492:	695b      	ldr	r3, [r3, #20]
 801d494:	6879      	ldr	r1, [r7, #4]
 801d496:	4618      	mov	r0, r3
 801d498:	f000 fa26 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801d49c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d49e:	2b00      	cmp	r3, #0
 801d4a0:	d001      	beq.n	801d4a6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801d4a2:	2301      	movs	r3, #1
 801d4a4:	e000      	b.n	801d4a8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801d4a6:	2300      	movs	r3, #0
}
 801d4a8:	4618      	mov	r0, r3
 801d4aa:	3708      	adds	r7, #8
 801d4ac:	46bd      	mov	sp, r7
 801d4ae:	bd80      	pop	{r7, pc}
 801d4b0:	200102c0 	.word	0x200102c0

0801d4b4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801d4b4:	b580      	push	{r7, lr}
 801d4b6:	b088      	sub	sp, #32
 801d4b8:	af00      	add	r7, sp, #0
 801d4ba:	6078      	str	r0, [r7, #4]
 801d4bc:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801d4be:	2301      	movs	r3, #1
 801d4c0:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801d4c2:	687b      	ldr	r3, [r7, #4]
 801d4c4:	685b      	ldr	r3, [r3, #4]
 801d4c6:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801d4c8:	69fb      	ldr	r3, [r7, #28]
 801d4ca:	781b      	ldrb	r3, [r3, #0]
 801d4cc:	091b      	lsrs	r3, r3, #4
 801d4ce:	b2db      	uxtb	r3, r3
 801d4d0:	2b04      	cmp	r3, #4
 801d4d2:	d004      	beq.n	801d4de <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801d4d4:	6878      	ldr	r0, [r7, #4]
 801d4d6:	f7f5 fe75 	bl	80131c4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801d4da:	2300      	movs	r3, #0
 801d4dc:	e123      	b.n	801d726 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d4de:	69fb      	ldr	r3, [r7, #28]
 801d4e0:	781b      	ldrb	r3, [r3, #0]
 801d4e2:	f003 030f 	and.w	r3, r3, #15
 801d4e6:	b2db      	uxtb	r3, r3
 801d4e8:	009b      	lsls	r3, r3, #2
 801d4ea:	b2db      	uxtb	r3, r3
 801d4ec:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d4ee:	69fb      	ldr	r3, [r7, #28]
 801d4f0:	885b      	ldrh	r3, [r3, #2]
 801d4f2:	b29b      	uxth	r3, r3
 801d4f4:	4618      	mov	r0, r3
 801d4f6:	f7f4 faad 	bl	8011a54 <lwip_htons>
 801d4fa:	4603      	mov	r3, r0
 801d4fc:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801d4fe:	687b      	ldr	r3, [r7, #4]
 801d500:	891b      	ldrh	r3, [r3, #8]
 801d502:	8a3a      	ldrh	r2, [r7, #16]
 801d504:	429a      	cmp	r2, r3
 801d506:	d204      	bcs.n	801d512 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801d508:	8a3b      	ldrh	r3, [r7, #16]
 801d50a:	4619      	mov	r1, r3
 801d50c:	6878      	ldr	r0, [r7, #4]
 801d50e:	f7f5 fcd3 	bl	8012eb8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801d512:	687b      	ldr	r3, [r7, #4]
 801d514:	895b      	ldrh	r3, [r3, #10]
 801d516:	8a7a      	ldrh	r2, [r7, #18]
 801d518:	429a      	cmp	r2, r3
 801d51a:	d807      	bhi.n	801d52c <ip4_input+0x78>
 801d51c:	687b      	ldr	r3, [r7, #4]
 801d51e:	891b      	ldrh	r3, [r3, #8]
 801d520:	8a3a      	ldrh	r2, [r7, #16]
 801d522:	429a      	cmp	r2, r3
 801d524:	d802      	bhi.n	801d52c <ip4_input+0x78>
 801d526:	8a7b      	ldrh	r3, [r7, #18]
 801d528:	2b13      	cmp	r3, #19
 801d52a:	d804      	bhi.n	801d536 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801d52c:	6878      	ldr	r0, [r7, #4]
 801d52e:	f7f5 fe49 	bl	80131c4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801d532:	2300      	movs	r3, #0
 801d534:	e0f7      	b.n	801d726 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801d536:	69fb      	ldr	r3, [r7, #28]
 801d538:	691b      	ldr	r3, [r3, #16]
 801d53a:	4a7d      	ldr	r2, [pc, #500]	; (801d730 <ip4_input+0x27c>)
 801d53c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801d53e:	69fb      	ldr	r3, [r7, #28]
 801d540:	68db      	ldr	r3, [r3, #12]
 801d542:	4a7b      	ldr	r2, [pc, #492]	; (801d730 <ip4_input+0x27c>)
 801d544:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d546:	4b7a      	ldr	r3, [pc, #488]	; (801d730 <ip4_input+0x27c>)
 801d548:	695b      	ldr	r3, [r3, #20]
 801d54a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d54e:	2be0      	cmp	r3, #224	; 0xe0
 801d550:	d112      	bne.n	801d578 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801d552:	683b      	ldr	r3, [r7, #0]
 801d554:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d558:	f003 0301 	and.w	r3, r3, #1
 801d55c:	b2db      	uxtb	r3, r3
 801d55e:	2b00      	cmp	r3, #0
 801d560:	d007      	beq.n	801d572 <ip4_input+0xbe>
 801d562:	683b      	ldr	r3, [r7, #0]
 801d564:	3304      	adds	r3, #4
 801d566:	681b      	ldr	r3, [r3, #0]
 801d568:	2b00      	cmp	r3, #0
 801d56a:	d002      	beq.n	801d572 <ip4_input+0xbe>
      netif = inp;
 801d56c:	683b      	ldr	r3, [r7, #0]
 801d56e:	61bb      	str	r3, [r7, #24]
 801d570:	e02a      	b.n	801d5c8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801d572:	2300      	movs	r3, #0
 801d574:	61bb      	str	r3, [r7, #24]
 801d576:	e027      	b.n	801d5c8 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801d578:	6838      	ldr	r0, [r7, #0]
 801d57a:	f7ff ff71 	bl	801d460 <ip4_input_accept>
 801d57e:	4603      	mov	r3, r0
 801d580:	2b00      	cmp	r3, #0
 801d582:	d002      	beq.n	801d58a <ip4_input+0xd6>
      netif = inp;
 801d584:	683b      	ldr	r3, [r7, #0]
 801d586:	61bb      	str	r3, [r7, #24]
 801d588:	e01e      	b.n	801d5c8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801d58a:	2300      	movs	r3, #0
 801d58c:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801d58e:	4b68      	ldr	r3, [pc, #416]	; (801d730 <ip4_input+0x27c>)
 801d590:	695b      	ldr	r3, [r3, #20]
 801d592:	b2db      	uxtb	r3, r3
 801d594:	2b7f      	cmp	r3, #127	; 0x7f
 801d596:	d017      	beq.n	801d5c8 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801d598:	4b66      	ldr	r3, [pc, #408]	; (801d734 <ip4_input+0x280>)
 801d59a:	681b      	ldr	r3, [r3, #0]
 801d59c:	61bb      	str	r3, [r7, #24]
 801d59e:	e00e      	b.n	801d5be <ip4_input+0x10a>
          if (netif == inp) {
 801d5a0:	69ba      	ldr	r2, [r7, #24]
 801d5a2:	683b      	ldr	r3, [r7, #0]
 801d5a4:	429a      	cmp	r2, r3
 801d5a6:	d006      	beq.n	801d5b6 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801d5a8:	69b8      	ldr	r0, [r7, #24]
 801d5aa:	f7ff ff59 	bl	801d460 <ip4_input_accept>
 801d5ae:	4603      	mov	r3, r0
 801d5b0:	2b00      	cmp	r3, #0
 801d5b2:	d108      	bne.n	801d5c6 <ip4_input+0x112>
 801d5b4:	e000      	b.n	801d5b8 <ip4_input+0x104>
            continue;
 801d5b6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801d5b8:	69bb      	ldr	r3, [r7, #24]
 801d5ba:	681b      	ldr	r3, [r3, #0]
 801d5bc:	61bb      	str	r3, [r7, #24]
 801d5be:	69bb      	ldr	r3, [r7, #24]
 801d5c0:	2b00      	cmp	r3, #0
 801d5c2:	d1ed      	bne.n	801d5a0 <ip4_input+0xec>
 801d5c4:	e000      	b.n	801d5c8 <ip4_input+0x114>
            break;
 801d5c6:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801d5c8:	69bb      	ldr	r3, [r7, #24]
 801d5ca:	2b00      	cmp	r3, #0
 801d5cc:	d111      	bne.n	801d5f2 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801d5ce:	69fb      	ldr	r3, [r7, #28]
 801d5d0:	7a5b      	ldrb	r3, [r3, #9]
 801d5d2:	2b11      	cmp	r3, #17
 801d5d4:	d10d      	bne.n	801d5f2 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801d5d6:	8a7b      	ldrh	r3, [r7, #18]
 801d5d8:	69fa      	ldr	r2, [r7, #28]
 801d5da:	4413      	add	r3, r2
 801d5dc:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801d5de:	68fb      	ldr	r3, [r7, #12]
 801d5e0:	885b      	ldrh	r3, [r3, #2]
 801d5e2:	b29b      	uxth	r3, r3
 801d5e4:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801d5e8:	d103      	bne.n	801d5f2 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801d5ea:	683b      	ldr	r3, [r7, #0]
 801d5ec:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801d5ee:	2300      	movs	r3, #0
 801d5f0:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801d5f2:	697b      	ldr	r3, [r7, #20]
 801d5f4:	2b00      	cmp	r3, #0
 801d5f6:	d017      	beq.n	801d628 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801d5f8:	4b4d      	ldr	r3, [pc, #308]	; (801d730 <ip4_input+0x27c>)
 801d5fa:	691b      	ldr	r3, [r3, #16]
 801d5fc:	2b00      	cmp	r3, #0
 801d5fe:	d013      	beq.n	801d628 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d600:	4b4b      	ldr	r3, [pc, #300]	; (801d730 <ip4_input+0x27c>)
 801d602:	691b      	ldr	r3, [r3, #16]
 801d604:	6839      	ldr	r1, [r7, #0]
 801d606:	4618      	mov	r0, r3
 801d608:	f000 f96e 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801d60c:	4603      	mov	r3, r0
 801d60e:	2b00      	cmp	r3, #0
 801d610:	d105      	bne.n	801d61e <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801d612:	4b47      	ldr	r3, [pc, #284]	; (801d730 <ip4_input+0x27c>)
 801d614:	691b      	ldr	r3, [r3, #16]
 801d616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d61a:	2be0      	cmp	r3, #224	; 0xe0
 801d61c:	d104      	bne.n	801d628 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801d61e:	6878      	ldr	r0, [r7, #4]
 801d620:	f7f5 fdd0 	bl	80131c4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801d624:	2300      	movs	r3, #0
 801d626:	e07e      	b.n	801d726 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801d628:	69bb      	ldr	r3, [r7, #24]
 801d62a:	2b00      	cmp	r3, #0
 801d62c:	d104      	bne.n	801d638 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801d62e:	6878      	ldr	r0, [r7, #4]
 801d630:	f7f5 fdc8 	bl	80131c4 <pbuf_free>
    return ERR_OK;
 801d634:	2300      	movs	r3, #0
 801d636:	e076      	b.n	801d726 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801d638:	69fb      	ldr	r3, [r7, #28]
 801d63a:	88db      	ldrh	r3, [r3, #6]
 801d63c:	b29b      	uxth	r3, r3
 801d63e:	461a      	mov	r2, r3
 801d640:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801d644:	4013      	ands	r3, r2
 801d646:	2b00      	cmp	r3, #0
 801d648:	d00b      	beq.n	801d662 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801d64a:	6878      	ldr	r0, [r7, #4]
 801d64c:	f000 fc92 	bl	801df74 <ip4_reass>
 801d650:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801d652:	687b      	ldr	r3, [r7, #4]
 801d654:	2b00      	cmp	r3, #0
 801d656:	d101      	bne.n	801d65c <ip4_input+0x1a8>
      return ERR_OK;
 801d658:	2300      	movs	r3, #0
 801d65a:	e064      	b.n	801d726 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	685b      	ldr	r3, [r3, #4]
 801d660:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801d662:	4a33      	ldr	r2, [pc, #204]	; (801d730 <ip4_input+0x27c>)
 801d664:	69bb      	ldr	r3, [r7, #24]
 801d666:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801d668:	4a31      	ldr	r2, [pc, #196]	; (801d730 <ip4_input+0x27c>)
 801d66a:	683b      	ldr	r3, [r7, #0]
 801d66c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801d66e:	4a30      	ldr	r2, [pc, #192]	; (801d730 <ip4_input+0x27c>)
 801d670:	69fb      	ldr	r3, [r7, #28]
 801d672:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801d674:	69fb      	ldr	r3, [r7, #28]
 801d676:	781b      	ldrb	r3, [r3, #0]
 801d678:	f003 030f 	and.w	r3, r3, #15
 801d67c:	b2db      	uxtb	r3, r3
 801d67e:	009b      	lsls	r3, r3, #2
 801d680:	b2db      	uxtb	r3, r3
 801d682:	b29a      	uxth	r2, r3
 801d684:	4b2a      	ldr	r3, [pc, #168]	; (801d730 <ip4_input+0x27c>)
 801d686:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801d688:	8a7b      	ldrh	r3, [r7, #18]
 801d68a:	4619      	mov	r1, r3
 801d68c:	6878      	ldr	r0, [r7, #4]
 801d68e:	f7f5 fd13 	bl	80130b8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801d692:	69fb      	ldr	r3, [r7, #28]
 801d694:	7a5b      	ldrb	r3, [r3, #9]
 801d696:	2b11      	cmp	r3, #17
 801d698:	d006      	beq.n	801d6a8 <ip4_input+0x1f4>
 801d69a:	2b11      	cmp	r3, #17
 801d69c:	dc13      	bgt.n	801d6c6 <ip4_input+0x212>
 801d69e:	2b01      	cmp	r3, #1
 801d6a0:	d00c      	beq.n	801d6bc <ip4_input+0x208>
 801d6a2:	2b06      	cmp	r3, #6
 801d6a4:	d005      	beq.n	801d6b2 <ip4_input+0x1fe>
 801d6a6:	e00e      	b.n	801d6c6 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801d6a8:	6839      	ldr	r1, [r7, #0]
 801d6aa:	6878      	ldr	r0, [r7, #4]
 801d6ac:	f7fc fade 	bl	8019c6c <udp_input>
        break;
 801d6b0:	e026      	b.n	801d700 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801d6b2:	6839      	ldr	r1, [r7, #0]
 801d6b4:	6878      	ldr	r0, [r7, #4]
 801d6b6:	f7f7 fe9b 	bl	80153f0 <tcp_input>
        break;
 801d6ba:	e021      	b.n	801d700 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801d6bc:	6839      	ldr	r1, [r7, #0]
 801d6be:	6878      	ldr	r0, [r7, #4]
 801d6c0:	f7ff fcd0 	bl	801d064 <icmp_input>
        break;
 801d6c4:	e01c      	b.n	801d700 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d6c6:	4b1a      	ldr	r3, [pc, #104]	; (801d730 <ip4_input+0x27c>)
 801d6c8:	695b      	ldr	r3, [r3, #20]
 801d6ca:	69b9      	ldr	r1, [r7, #24]
 801d6cc:	4618      	mov	r0, r3
 801d6ce:	f000 f90b 	bl	801d8e8 <ip4_addr_isbroadcast_u32>
 801d6d2:	4603      	mov	r3, r0
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	d10f      	bne.n	801d6f8 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d6d8:	4b15      	ldr	r3, [pc, #84]	; (801d730 <ip4_input+0x27c>)
 801d6da:	695b      	ldr	r3, [r3, #20]
 801d6dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d6e0:	2be0      	cmp	r3, #224	; 0xe0
 801d6e2:	d009      	beq.n	801d6f8 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801d6e4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d6e8:	4619      	mov	r1, r3
 801d6ea:	6878      	ldr	r0, [r7, #4]
 801d6ec:	f7f5 fd57 	bl	801319e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801d6f0:	2102      	movs	r1, #2
 801d6f2:	6878      	ldr	r0, [r7, #4]
 801d6f4:	f7ff fdba 	bl	801d26c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801d6f8:	6878      	ldr	r0, [r7, #4]
 801d6fa:	f7f5 fd63 	bl	80131c4 <pbuf_free>
        break;
 801d6fe:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801d700:	4b0b      	ldr	r3, [pc, #44]	; (801d730 <ip4_input+0x27c>)
 801d702:	2200      	movs	r2, #0
 801d704:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801d706:	4b0a      	ldr	r3, [pc, #40]	; (801d730 <ip4_input+0x27c>)
 801d708:	2200      	movs	r2, #0
 801d70a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801d70c:	4b08      	ldr	r3, [pc, #32]	; (801d730 <ip4_input+0x27c>)
 801d70e:	2200      	movs	r2, #0
 801d710:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801d712:	4b07      	ldr	r3, [pc, #28]	; (801d730 <ip4_input+0x27c>)
 801d714:	2200      	movs	r2, #0
 801d716:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801d718:	4b05      	ldr	r3, [pc, #20]	; (801d730 <ip4_input+0x27c>)
 801d71a:	2200      	movs	r2, #0
 801d71c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801d71e:	4b04      	ldr	r3, [pc, #16]	; (801d730 <ip4_input+0x27c>)
 801d720:	2200      	movs	r2, #0
 801d722:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801d724:	2300      	movs	r3, #0
}
 801d726:	4618      	mov	r0, r3
 801d728:	3720      	adds	r7, #32
 801d72a:	46bd      	mov	sp, r7
 801d72c:	bd80      	pop	{r7, pc}
 801d72e:	bf00      	nop
 801d730:	200102c0 	.word	0x200102c0
 801d734:	200139e4 	.word	0x200139e4

0801d738 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801d738:	b580      	push	{r7, lr}
 801d73a:	b08a      	sub	sp, #40	; 0x28
 801d73c:	af04      	add	r7, sp, #16
 801d73e:	60f8      	str	r0, [r7, #12]
 801d740:	60b9      	str	r1, [r7, #8]
 801d742:	607a      	str	r2, [r7, #4]
 801d744:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801d746:	68bb      	ldr	r3, [r7, #8]
 801d748:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801d74a:	687b      	ldr	r3, [r7, #4]
 801d74c:	2b00      	cmp	r3, #0
 801d74e:	d009      	beq.n	801d764 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801d750:	68bb      	ldr	r3, [r7, #8]
 801d752:	2b00      	cmp	r3, #0
 801d754:	d003      	beq.n	801d75e <ip4_output_if+0x26>
 801d756:	68bb      	ldr	r3, [r7, #8]
 801d758:	681b      	ldr	r3, [r3, #0]
 801d75a:	2b00      	cmp	r3, #0
 801d75c:	d102      	bne.n	801d764 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801d75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d760:	3304      	adds	r3, #4
 801d762:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801d764:	78fa      	ldrb	r2, [r7, #3]
 801d766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d768:	9302      	str	r3, [sp, #8]
 801d76a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801d76e:	9301      	str	r3, [sp, #4]
 801d770:	f897 3020 	ldrb.w	r3, [r7, #32]
 801d774:	9300      	str	r3, [sp, #0]
 801d776:	4613      	mov	r3, r2
 801d778:	687a      	ldr	r2, [r7, #4]
 801d77a:	6979      	ldr	r1, [r7, #20]
 801d77c:	68f8      	ldr	r0, [r7, #12]
 801d77e:	f000 f805 	bl	801d78c <ip4_output_if_src>
 801d782:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801d784:	4618      	mov	r0, r3
 801d786:	3718      	adds	r7, #24
 801d788:	46bd      	mov	sp, r7
 801d78a:	bd80      	pop	{r7, pc}

0801d78c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801d78c:	b580      	push	{r7, lr}
 801d78e:	b088      	sub	sp, #32
 801d790:	af00      	add	r7, sp, #0
 801d792:	60f8      	str	r0, [r7, #12]
 801d794:	60b9      	str	r1, [r7, #8]
 801d796:	607a      	str	r2, [r7, #4]
 801d798:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d79a:	68fb      	ldr	r3, [r7, #12]
 801d79c:	7b9b      	ldrb	r3, [r3, #14]
 801d79e:	2b01      	cmp	r3, #1
 801d7a0:	d006      	beq.n	801d7b0 <ip4_output_if_src+0x24>
 801d7a2:	4b4b      	ldr	r3, [pc, #300]	; (801d8d0 <ip4_output_if_src+0x144>)
 801d7a4:	f44f 7255 	mov.w	r2, #852	; 0x354
 801d7a8:	494a      	ldr	r1, [pc, #296]	; (801d8d4 <ip4_output_if_src+0x148>)
 801d7aa:	484b      	ldr	r0, [pc, #300]	; (801d8d8 <ip4_output_if_src+0x14c>)
 801d7ac:	f002 fa74 	bl	801fc98 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801d7b0:	687b      	ldr	r3, [r7, #4]
 801d7b2:	2b00      	cmp	r3, #0
 801d7b4:	d060      	beq.n	801d878 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801d7b6:	2314      	movs	r3, #20
 801d7b8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801d7ba:	2114      	movs	r1, #20
 801d7bc:	68f8      	ldr	r0, [r7, #12]
 801d7be:	f7f5 fc6b 	bl	8013098 <pbuf_add_header>
 801d7c2:	4603      	mov	r3, r0
 801d7c4:	2b00      	cmp	r3, #0
 801d7c6:	d002      	beq.n	801d7ce <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801d7c8:	f06f 0301 	mvn.w	r3, #1
 801d7cc:	e07c      	b.n	801d8c8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801d7ce:	68fb      	ldr	r3, [r7, #12]
 801d7d0:	685b      	ldr	r3, [r3, #4]
 801d7d2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801d7d4:	68fb      	ldr	r3, [r7, #12]
 801d7d6:	895b      	ldrh	r3, [r3, #10]
 801d7d8:	2b13      	cmp	r3, #19
 801d7da:	d806      	bhi.n	801d7ea <ip4_output_if_src+0x5e>
 801d7dc:	4b3c      	ldr	r3, [pc, #240]	; (801d8d0 <ip4_output_if_src+0x144>)
 801d7de:	f44f 7262 	mov.w	r2, #904	; 0x388
 801d7e2:	493e      	ldr	r1, [pc, #248]	; (801d8dc <ip4_output_if_src+0x150>)
 801d7e4:	483c      	ldr	r0, [pc, #240]	; (801d8d8 <ip4_output_if_src+0x14c>)
 801d7e6:	f002 fa57 	bl	801fc98 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801d7ea:	69fb      	ldr	r3, [r7, #28]
 801d7ec:	78fa      	ldrb	r2, [r7, #3]
 801d7ee:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801d7f0:	69fb      	ldr	r3, [r7, #28]
 801d7f2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801d7f6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801d7f8:	687b      	ldr	r3, [r7, #4]
 801d7fa:	681a      	ldr	r2, [r3, #0]
 801d7fc:	69fb      	ldr	r3, [r7, #28]
 801d7fe:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801d800:	8b7b      	ldrh	r3, [r7, #26]
 801d802:	089b      	lsrs	r3, r3, #2
 801d804:	b29b      	uxth	r3, r3
 801d806:	b2db      	uxtb	r3, r3
 801d808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d80c:	b2da      	uxtb	r2, r3
 801d80e:	69fb      	ldr	r3, [r7, #28]
 801d810:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801d812:	69fb      	ldr	r3, [r7, #28]
 801d814:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801d818:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d81a:	68fb      	ldr	r3, [r7, #12]
 801d81c:	891b      	ldrh	r3, [r3, #8]
 801d81e:	4618      	mov	r0, r3
 801d820:	f7f4 f918 	bl	8011a54 <lwip_htons>
 801d824:	4603      	mov	r3, r0
 801d826:	461a      	mov	r2, r3
 801d828:	69fb      	ldr	r3, [r7, #28]
 801d82a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801d82c:	69fb      	ldr	r3, [r7, #28]
 801d82e:	2200      	movs	r2, #0
 801d830:	719a      	strb	r2, [r3, #6]
 801d832:	2200      	movs	r2, #0
 801d834:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d836:	4b2a      	ldr	r3, [pc, #168]	; (801d8e0 <ip4_output_if_src+0x154>)
 801d838:	881b      	ldrh	r3, [r3, #0]
 801d83a:	4618      	mov	r0, r3
 801d83c:	f7f4 f90a 	bl	8011a54 <lwip_htons>
 801d840:	4603      	mov	r3, r0
 801d842:	461a      	mov	r2, r3
 801d844:	69fb      	ldr	r3, [r7, #28]
 801d846:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801d848:	4b25      	ldr	r3, [pc, #148]	; (801d8e0 <ip4_output_if_src+0x154>)
 801d84a:	881b      	ldrh	r3, [r3, #0]
 801d84c:	3301      	adds	r3, #1
 801d84e:	b29a      	uxth	r2, r3
 801d850:	4b23      	ldr	r3, [pc, #140]	; (801d8e0 <ip4_output_if_src+0x154>)
 801d852:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801d854:	68bb      	ldr	r3, [r7, #8]
 801d856:	2b00      	cmp	r3, #0
 801d858:	d104      	bne.n	801d864 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801d85a:	4b22      	ldr	r3, [pc, #136]	; (801d8e4 <ip4_output_if_src+0x158>)
 801d85c:	681a      	ldr	r2, [r3, #0]
 801d85e:	69fb      	ldr	r3, [r7, #28]
 801d860:	60da      	str	r2, [r3, #12]
 801d862:	e003      	b.n	801d86c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801d864:	68bb      	ldr	r3, [r7, #8]
 801d866:	681a      	ldr	r2, [r3, #0]
 801d868:	69fb      	ldr	r3, [r7, #28]
 801d86a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801d86c:	69fb      	ldr	r3, [r7, #28]
 801d86e:	2200      	movs	r2, #0
 801d870:	729a      	strb	r2, [r3, #10]
 801d872:	2200      	movs	r2, #0
 801d874:	72da      	strb	r2, [r3, #11]
 801d876:	e00f      	b.n	801d898 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801d878:	68fb      	ldr	r3, [r7, #12]
 801d87a:	895b      	ldrh	r3, [r3, #10]
 801d87c:	2b13      	cmp	r3, #19
 801d87e:	d802      	bhi.n	801d886 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801d880:	f06f 0301 	mvn.w	r3, #1
 801d884:	e020      	b.n	801d8c8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801d886:	68fb      	ldr	r3, [r7, #12]
 801d888:	685b      	ldr	r3, [r3, #4]
 801d88a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801d88c:	69fb      	ldr	r3, [r7, #28]
 801d88e:	691b      	ldr	r3, [r3, #16]
 801d890:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801d892:	f107 0314 	add.w	r3, r7, #20
 801d896:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d89a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d89c:	2b00      	cmp	r3, #0
 801d89e:	d00c      	beq.n	801d8ba <ip4_output_if_src+0x12e>
 801d8a0:	68fb      	ldr	r3, [r7, #12]
 801d8a2:	891a      	ldrh	r2, [r3, #8]
 801d8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d8a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d8a8:	429a      	cmp	r2, r3
 801d8aa:	d906      	bls.n	801d8ba <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801d8ac:	687a      	ldr	r2, [r7, #4]
 801d8ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801d8b0:	68f8      	ldr	r0, [r7, #12]
 801d8b2:	f000 fd4d 	bl	801e350 <ip4_frag>
 801d8b6:	4603      	mov	r3, r0
 801d8b8:	e006      	b.n	801d8c8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801d8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d8bc:	695b      	ldr	r3, [r3, #20]
 801d8be:	687a      	ldr	r2, [r7, #4]
 801d8c0:	68f9      	ldr	r1, [r7, #12]
 801d8c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801d8c4:	4798      	blx	r3
 801d8c6:	4603      	mov	r3, r0
}
 801d8c8:	4618      	mov	r0, r3
 801d8ca:	3720      	adds	r7, #32
 801d8cc:	46bd      	mov	sp, r7
 801d8ce:	bd80      	pop	{r7, pc}
 801d8d0:	080245b0 	.word	0x080245b0
 801d8d4:	080245e4 	.word	0x080245e4
 801d8d8:	080245f0 	.word	0x080245f0
 801d8dc:	08024618 	.word	0x08024618
 801d8e0:	2000b0ea 	.word	0x2000b0ea
 801d8e4:	08024b8c 	.word	0x08024b8c

0801d8e8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801d8e8:	b480      	push	{r7}
 801d8ea:	b085      	sub	sp, #20
 801d8ec:	af00      	add	r7, sp, #0
 801d8ee:	6078      	str	r0, [r7, #4]
 801d8f0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801d8f2:	687b      	ldr	r3, [r7, #4]
 801d8f4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801d8f6:	687b      	ldr	r3, [r7, #4]
 801d8f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d8fc:	d002      	beq.n	801d904 <ip4_addr_isbroadcast_u32+0x1c>
 801d8fe:	687b      	ldr	r3, [r7, #4]
 801d900:	2b00      	cmp	r3, #0
 801d902:	d101      	bne.n	801d908 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801d904:	2301      	movs	r3, #1
 801d906:	e02a      	b.n	801d95e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801d908:	683b      	ldr	r3, [r7, #0]
 801d90a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801d90e:	f003 0302 	and.w	r3, r3, #2
 801d912:	2b00      	cmp	r3, #0
 801d914:	d101      	bne.n	801d91a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801d916:	2300      	movs	r3, #0
 801d918:	e021      	b.n	801d95e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801d91a:	683b      	ldr	r3, [r7, #0]
 801d91c:	3304      	adds	r3, #4
 801d91e:	681b      	ldr	r3, [r3, #0]
 801d920:	687a      	ldr	r2, [r7, #4]
 801d922:	429a      	cmp	r2, r3
 801d924:	d101      	bne.n	801d92a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801d926:	2300      	movs	r3, #0
 801d928:	e019      	b.n	801d95e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801d92a:	68fa      	ldr	r2, [r7, #12]
 801d92c:	683b      	ldr	r3, [r7, #0]
 801d92e:	3304      	adds	r3, #4
 801d930:	681b      	ldr	r3, [r3, #0]
 801d932:	405a      	eors	r2, r3
 801d934:	683b      	ldr	r3, [r7, #0]
 801d936:	3308      	adds	r3, #8
 801d938:	681b      	ldr	r3, [r3, #0]
 801d93a:	4013      	ands	r3, r2
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	d10d      	bne.n	801d95c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d940:	683b      	ldr	r3, [r7, #0]
 801d942:	3308      	adds	r3, #8
 801d944:	681b      	ldr	r3, [r3, #0]
 801d946:	43da      	mvns	r2, r3
 801d948:	687b      	ldr	r3, [r7, #4]
 801d94a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801d94c:	683b      	ldr	r3, [r7, #0]
 801d94e:	3308      	adds	r3, #8
 801d950:	681b      	ldr	r3, [r3, #0]
 801d952:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d954:	429a      	cmp	r2, r3
 801d956:	d101      	bne.n	801d95c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801d958:	2301      	movs	r3, #1
 801d95a:	e000      	b.n	801d95e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801d95c:	2300      	movs	r3, #0
  }
}
 801d95e:	4618      	mov	r0, r3
 801d960:	3714      	adds	r7, #20
 801d962:	46bd      	mov	sp, r7
 801d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d968:	4770      	bx	lr
	...

0801d96c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d96c:	b580      	push	{r7, lr}
 801d96e:	b084      	sub	sp, #16
 801d970:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d972:	2300      	movs	r3, #0
 801d974:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d976:	4b12      	ldr	r3, [pc, #72]	; (801d9c0 <ip_reass_tmr+0x54>)
 801d978:	681b      	ldr	r3, [r3, #0]
 801d97a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d97c:	e018      	b.n	801d9b0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d97e:	68fb      	ldr	r3, [r7, #12]
 801d980:	7fdb      	ldrb	r3, [r3, #31]
 801d982:	2b00      	cmp	r3, #0
 801d984:	d00b      	beq.n	801d99e <ip_reass_tmr+0x32>
      r->timer--;
 801d986:	68fb      	ldr	r3, [r7, #12]
 801d988:	7fdb      	ldrb	r3, [r3, #31]
 801d98a:	3b01      	subs	r3, #1
 801d98c:	b2da      	uxtb	r2, r3
 801d98e:	68fb      	ldr	r3, [r7, #12]
 801d990:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d992:	68fb      	ldr	r3, [r7, #12]
 801d994:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d996:	68fb      	ldr	r3, [r7, #12]
 801d998:	681b      	ldr	r3, [r3, #0]
 801d99a:	60fb      	str	r3, [r7, #12]
 801d99c:	e008      	b.n	801d9b0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d99e:	68fb      	ldr	r3, [r7, #12]
 801d9a0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d9a2:	68fb      	ldr	r3, [r7, #12]
 801d9a4:	681b      	ldr	r3, [r3, #0]
 801d9a6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d9a8:	68b9      	ldr	r1, [r7, #8]
 801d9aa:	6878      	ldr	r0, [r7, #4]
 801d9ac:	f000 f80a 	bl	801d9c4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d9b0:	68fb      	ldr	r3, [r7, #12]
 801d9b2:	2b00      	cmp	r3, #0
 801d9b4:	d1e3      	bne.n	801d97e <ip_reass_tmr+0x12>
    }
  }
}
 801d9b6:	bf00      	nop
 801d9b8:	bf00      	nop
 801d9ba:	3710      	adds	r7, #16
 801d9bc:	46bd      	mov	sp, r7
 801d9be:	bd80      	pop	{r7, pc}
 801d9c0:	2000b0ec 	.word	0x2000b0ec

0801d9c4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d9c4:	b580      	push	{r7, lr}
 801d9c6:	b088      	sub	sp, #32
 801d9c8:	af00      	add	r7, sp, #0
 801d9ca:	6078      	str	r0, [r7, #4]
 801d9cc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d9ce:	2300      	movs	r3, #0
 801d9d0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d9d2:	683a      	ldr	r2, [r7, #0]
 801d9d4:	687b      	ldr	r3, [r7, #4]
 801d9d6:	429a      	cmp	r2, r3
 801d9d8:	d105      	bne.n	801d9e6 <ip_reass_free_complete_datagram+0x22>
 801d9da:	4b45      	ldr	r3, [pc, #276]	; (801daf0 <ip_reass_free_complete_datagram+0x12c>)
 801d9dc:	22ab      	movs	r2, #171	; 0xab
 801d9de:	4945      	ldr	r1, [pc, #276]	; (801daf4 <ip_reass_free_complete_datagram+0x130>)
 801d9e0:	4845      	ldr	r0, [pc, #276]	; (801daf8 <ip_reass_free_complete_datagram+0x134>)
 801d9e2:	f002 f959 	bl	801fc98 <iprintf>
  if (prev != NULL) {
 801d9e6:	683b      	ldr	r3, [r7, #0]
 801d9e8:	2b00      	cmp	r3, #0
 801d9ea:	d00a      	beq.n	801da02 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d9ec:	683b      	ldr	r3, [r7, #0]
 801d9ee:	681b      	ldr	r3, [r3, #0]
 801d9f0:	687a      	ldr	r2, [r7, #4]
 801d9f2:	429a      	cmp	r2, r3
 801d9f4:	d005      	beq.n	801da02 <ip_reass_free_complete_datagram+0x3e>
 801d9f6:	4b3e      	ldr	r3, [pc, #248]	; (801daf0 <ip_reass_free_complete_datagram+0x12c>)
 801d9f8:	22ad      	movs	r2, #173	; 0xad
 801d9fa:	4940      	ldr	r1, [pc, #256]	; (801dafc <ip_reass_free_complete_datagram+0x138>)
 801d9fc:	483e      	ldr	r0, [pc, #248]	; (801daf8 <ip_reass_free_complete_datagram+0x134>)
 801d9fe:	f002 f94b 	bl	801fc98 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801da02:	687b      	ldr	r3, [r7, #4]
 801da04:	685b      	ldr	r3, [r3, #4]
 801da06:	685b      	ldr	r3, [r3, #4]
 801da08:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801da0a:	697b      	ldr	r3, [r7, #20]
 801da0c:	889b      	ldrh	r3, [r3, #4]
 801da0e:	b29b      	uxth	r3, r3
 801da10:	2b00      	cmp	r3, #0
 801da12:	d12a      	bne.n	801da6a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801da14:	687b      	ldr	r3, [r7, #4]
 801da16:	685b      	ldr	r3, [r3, #4]
 801da18:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801da1a:	697b      	ldr	r3, [r7, #20]
 801da1c:	681a      	ldr	r2, [r3, #0]
 801da1e:	687b      	ldr	r3, [r7, #4]
 801da20:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801da22:	69bb      	ldr	r3, [r7, #24]
 801da24:	6858      	ldr	r0, [r3, #4]
 801da26:	687b      	ldr	r3, [r7, #4]
 801da28:	3308      	adds	r3, #8
 801da2a:	2214      	movs	r2, #20
 801da2c:	4619      	mov	r1, r3
 801da2e:	f002 f8c2 	bl	801fbb6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801da32:	2101      	movs	r1, #1
 801da34:	69b8      	ldr	r0, [r7, #24]
 801da36:	f7ff fc29 	bl	801d28c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801da3a:	69b8      	ldr	r0, [r7, #24]
 801da3c:	f7f5 fc50 	bl	80132e0 <pbuf_clen>
 801da40:	4603      	mov	r3, r0
 801da42:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801da44:	8bfa      	ldrh	r2, [r7, #30]
 801da46:	8a7b      	ldrh	r3, [r7, #18]
 801da48:	4413      	add	r3, r2
 801da4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801da4e:	db05      	blt.n	801da5c <ip_reass_free_complete_datagram+0x98>
 801da50:	4b27      	ldr	r3, [pc, #156]	; (801daf0 <ip_reass_free_complete_datagram+0x12c>)
 801da52:	22bc      	movs	r2, #188	; 0xbc
 801da54:	492a      	ldr	r1, [pc, #168]	; (801db00 <ip_reass_free_complete_datagram+0x13c>)
 801da56:	4828      	ldr	r0, [pc, #160]	; (801daf8 <ip_reass_free_complete_datagram+0x134>)
 801da58:	f002 f91e 	bl	801fc98 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801da5c:	8bfa      	ldrh	r2, [r7, #30]
 801da5e:	8a7b      	ldrh	r3, [r7, #18]
 801da60:	4413      	add	r3, r2
 801da62:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801da64:	69b8      	ldr	r0, [r7, #24]
 801da66:	f7f5 fbad 	bl	80131c4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801da6a:	687b      	ldr	r3, [r7, #4]
 801da6c:	685b      	ldr	r3, [r3, #4]
 801da6e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801da70:	e01f      	b.n	801dab2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801da72:	69bb      	ldr	r3, [r7, #24]
 801da74:	685b      	ldr	r3, [r3, #4]
 801da76:	617b      	str	r3, [r7, #20]
    pcur = p;
 801da78:	69bb      	ldr	r3, [r7, #24]
 801da7a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801da7c:	697b      	ldr	r3, [r7, #20]
 801da7e:	681b      	ldr	r3, [r3, #0]
 801da80:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801da82:	68f8      	ldr	r0, [r7, #12]
 801da84:	f7f5 fc2c 	bl	80132e0 <pbuf_clen>
 801da88:	4603      	mov	r3, r0
 801da8a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801da8c:	8bfa      	ldrh	r2, [r7, #30]
 801da8e:	8a7b      	ldrh	r3, [r7, #18]
 801da90:	4413      	add	r3, r2
 801da92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801da96:	db05      	blt.n	801daa4 <ip_reass_free_complete_datagram+0xe0>
 801da98:	4b15      	ldr	r3, [pc, #84]	; (801daf0 <ip_reass_free_complete_datagram+0x12c>)
 801da9a:	22cc      	movs	r2, #204	; 0xcc
 801da9c:	4918      	ldr	r1, [pc, #96]	; (801db00 <ip_reass_free_complete_datagram+0x13c>)
 801da9e:	4816      	ldr	r0, [pc, #88]	; (801daf8 <ip_reass_free_complete_datagram+0x134>)
 801daa0:	f002 f8fa 	bl	801fc98 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801daa4:	8bfa      	ldrh	r2, [r7, #30]
 801daa6:	8a7b      	ldrh	r3, [r7, #18]
 801daa8:	4413      	add	r3, r2
 801daaa:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801daac:	68f8      	ldr	r0, [r7, #12]
 801daae:	f7f5 fb89 	bl	80131c4 <pbuf_free>
  while (p != NULL) {
 801dab2:	69bb      	ldr	r3, [r7, #24]
 801dab4:	2b00      	cmp	r3, #0
 801dab6:	d1dc      	bne.n	801da72 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801dab8:	6839      	ldr	r1, [r7, #0]
 801daba:	6878      	ldr	r0, [r7, #4]
 801dabc:	f000 f8c2 	bl	801dc44 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801dac0:	4b10      	ldr	r3, [pc, #64]	; (801db04 <ip_reass_free_complete_datagram+0x140>)
 801dac2:	881b      	ldrh	r3, [r3, #0]
 801dac4:	8bfa      	ldrh	r2, [r7, #30]
 801dac6:	429a      	cmp	r2, r3
 801dac8:	d905      	bls.n	801dad6 <ip_reass_free_complete_datagram+0x112>
 801daca:	4b09      	ldr	r3, [pc, #36]	; (801daf0 <ip_reass_free_complete_datagram+0x12c>)
 801dacc:	22d2      	movs	r2, #210	; 0xd2
 801dace:	490e      	ldr	r1, [pc, #56]	; (801db08 <ip_reass_free_complete_datagram+0x144>)
 801dad0:	4809      	ldr	r0, [pc, #36]	; (801daf8 <ip_reass_free_complete_datagram+0x134>)
 801dad2:	f002 f8e1 	bl	801fc98 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801dad6:	4b0b      	ldr	r3, [pc, #44]	; (801db04 <ip_reass_free_complete_datagram+0x140>)
 801dad8:	881a      	ldrh	r2, [r3, #0]
 801dada:	8bfb      	ldrh	r3, [r7, #30]
 801dadc:	1ad3      	subs	r3, r2, r3
 801dade:	b29a      	uxth	r2, r3
 801dae0:	4b08      	ldr	r3, [pc, #32]	; (801db04 <ip_reass_free_complete_datagram+0x140>)
 801dae2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801dae4:	8bfb      	ldrh	r3, [r7, #30]
}
 801dae6:	4618      	mov	r0, r3
 801dae8:	3720      	adds	r7, #32
 801daea:	46bd      	mov	sp, r7
 801daec:	bd80      	pop	{r7, pc}
 801daee:	bf00      	nop
 801daf0:	08024648 	.word	0x08024648
 801daf4:	08024684 	.word	0x08024684
 801daf8:	08024690 	.word	0x08024690
 801dafc:	080246b8 	.word	0x080246b8
 801db00:	080246cc 	.word	0x080246cc
 801db04:	2000b0f0 	.word	0x2000b0f0
 801db08:	080246ec 	.word	0x080246ec

0801db0c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801db0c:	b580      	push	{r7, lr}
 801db0e:	b08a      	sub	sp, #40	; 0x28
 801db10:	af00      	add	r7, sp, #0
 801db12:	6078      	str	r0, [r7, #4]
 801db14:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801db16:	2300      	movs	r3, #0
 801db18:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801db1a:	2300      	movs	r3, #0
 801db1c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801db1e:	2300      	movs	r3, #0
 801db20:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801db22:	2300      	movs	r3, #0
 801db24:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801db26:	2300      	movs	r3, #0
 801db28:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801db2a:	4b28      	ldr	r3, [pc, #160]	; (801dbcc <ip_reass_remove_oldest_datagram+0xc0>)
 801db2c:	681b      	ldr	r3, [r3, #0]
 801db2e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801db30:	e030      	b.n	801db94 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801db32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db34:	695a      	ldr	r2, [r3, #20]
 801db36:	687b      	ldr	r3, [r7, #4]
 801db38:	68db      	ldr	r3, [r3, #12]
 801db3a:	429a      	cmp	r2, r3
 801db3c:	d10c      	bne.n	801db58 <ip_reass_remove_oldest_datagram+0x4c>
 801db3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db40:	699a      	ldr	r2, [r3, #24]
 801db42:	687b      	ldr	r3, [r7, #4]
 801db44:	691b      	ldr	r3, [r3, #16]
 801db46:	429a      	cmp	r2, r3
 801db48:	d106      	bne.n	801db58 <ip_reass_remove_oldest_datagram+0x4c>
 801db4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db4c:	899a      	ldrh	r2, [r3, #12]
 801db4e:	687b      	ldr	r3, [r7, #4]
 801db50:	889b      	ldrh	r3, [r3, #4]
 801db52:	b29b      	uxth	r3, r3
 801db54:	429a      	cmp	r2, r3
 801db56:	d014      	beq.n	801db82 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801db58:	693b      	ldr	r3, [r7, #16]
 801db5a:	3301      	adds	r3, #1
 801db5c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801db5e:	6a3b      	ldr	r3, [r7, #32]
 801db60:	2b00      	cmp	r3, #0
 801db62:	d104      	bne.n	801db6e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801db64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db66:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801db68:	69fb      	ldr	r3, [r7, #28]
 801db6a:	61bb      	str	r3, [r7, #24]
 801db6c:	e009      	b.n	801db82 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801db6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db70:	7fda      	ldrb	r2, [r3, #31]
 801db72:	6a3b      	ldr	r3, [r7, #32]
 801db74:	7fdb      	ldrb	r3, [r3, #31]
 801db76:	429a      	cmp	r2, r3
 801db78:	d803      	bhi.n	801db82 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801db7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db7c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801db7e:	69fb      	ldr	r3, [r7, #28]
 801db80:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801db82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db84:	681b      	ldr	r3, [r3, #0]
 801db86:	2b00      	cmp	r3, #0
 801db88:	d001      	beq.n	801db8e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801db8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db8c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801db8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db90:	681b      	ldr	r3, [r3, #0]
 801db92:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801db94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801db96:	2b00      	cmp	r3, #0
 801db98:	d1cb      	bne.n	801db32 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801db9a:	6a3b      	ldr	r3, [r7, #32]
 801db9c:	2b00      	cmp	r3, #0
 801db9e:	d008      	beq.n	801dbb2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801dba0:	69b9      	ldr	r1, [r7, #24]
 801dba2:	6a38      	ldr	r0, [r7, #32]
 801dba4:	f7ff ff0e 	bl	801d9c4 <ip_reass_free_complete_datagram>
 801dba8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801dbaa:	697a      	ldr	r2, [r7, #20]
 801dbac:	68fb      	ldr	r3, [r7, #12]
 801dbae:	4413      	add	r3, r2
 801dbb0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801dbb2:	697a      	ldr	r2, [r7, #20]
 801dbb4:	683b      	ldr	r3, [r7, #0]
 801dbb6:	429a      	cmp	r2, r3
 801dbb8:	da02      	bge.n	801dbc0 <ip_reass_remove_oldest_datagram+0xb4>
 801dbba:	693b      	ldr	r3, [r7, #16]
 801dbbc:	2b01      	cmp	r3, #1
 801dbbe:	dcac      	bgt.n	801db1a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801dbc0:	697b      	ldr	r3, [r7, #20]
}
 801dbc2:	4618      	mov	r0, r3
 801dbc4:	3728      	adds	r7, #40	; 0x28
 801dbc6:	46bd      	mov	sp, r7
 801dbc8:	bd80      	pop	{r7, pc}
 801dbca:	bf00      	nop
 801dbcc:	2000b0ec 	.word	0x2000b0ec

0801dbd0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801dbd0:	b580      	push	{r7, lr}
 801dbd2:	b084      	sub	sp, #16
 801dbd4:	af00      	add	r7, sp, #0
 801dbd6:	6078      	str	r0, [r7, #4]
 801dbd8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801dbda:	2004      	movs	r0, #4
 801dbdc:	f7f4 fbf0 	bl	80123c0 <memp_malloc>
 801dbe0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801dbe2:	68fb      	ldr	r3, [r7, #12]
 801dbe4:	2b00      	cmp	r3, #0
 801dbe6:	d110      	bne.n	801dc0a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801dbe8:	6839      	ldr	r1, [r7, #0]
 801dbea:	6878      	ldr	r0, [r7, #4]
 801dbec:	f7ff ff8e 	bl	801db0c <ip_reass_remove_oldest_datagram>
 801dbf0:	4602      	mov	r2, r0
 801dbf2:	683b      	ldr	r3, [r7, #0]
 801dbf4:	4293      	cmp	r3, r2
 801dbf6:	dc03      	bgt.n	801dc00 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801dbf8:	2004      	movs	r0, #4
 801dbfa:	f7f4 fbe1 	bl	80123c0 <memp_malloc>
 801dbfe:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801dc00:	68fb      	ldr	r3, [r7, #12]
 801dc02:	2b00      	cmp	r3, #0
 801dc04:	d101      	bne.n	801dc0a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801dc06:	2300      	movs	r3, #0
 801dc08:	e016      	b.n	801dc38 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801dc0a:	2220      	movs	r2, #32
 801dc0c:	2100      	movs	r1, #0
 801dc0e:	68f8      	ldr	r0, [r7, #12]
 801dc10:	f001 ffdf 	bl	801fbd2 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801dc14:	68fb      	ldr	r3, [r7, #12]
 801dc16:	220f      	movs	r2, #15
 801dc18:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801dc1a:	4b09      	ldr	r3, [pc, #36]	; (801dc40 <ip_reass_enqueue_new_datagram+0x70>)
 801dc1c:	681a      	ldr	r2, [r3, #0]
 801dc1e:	68fb      	ldr	r3, [r7, #12]
 801dc20:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801dc22:	4a07      	ldr	r2, [pc, #28]	; (801dc40 <ip_reass_enqueue_new_datagram+0x70>)
 801dc24:	68fb      	ldr	r3, [r7, #12]
 801dc26:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801dc28:	68fb      	ldr	r3, [r7, #12]
 801dc2a:	3308      	adds	r3, #8
 801dc2c:	2214      	movs	r2, #20
 801dc2e:	6879      	ldr	r1, [r7, #4]
 801dc30:	4618      	mov	r0, r3
 801dc32:	f001 ffc0 	bl	801fbb6 <memcpy>
  return ipr;
 801dc36:	68fb      	ldr	r3, [r7, #12]
}
 801dc38:	4618      	mov	r0, r3
 801dc3a:	3710      	adds	r7, #16
 801dc3c:	46bd      	mov	sp, r7
 801dc3e:	bd80      	pop	{r7, pc}
 801dc40:	2000b0ec 	.word	0x2000b0ec

0801dc44 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801dc44:	b580      	push	{r7, lr}
 801dc46:	b082      	sub	sp, #8
 801dc48:	af00      	add	r7, sp, #0
 801dc4a:	6078      	str	r0, [r7, #4]
 801dc4c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801dc4e:	4b10      	ldr	r3, [pc, #64]	; (801dc90 <ip_reass_dequeue_datagram+0x4c>)
 801dc50:	681b      	ldr	r3, [r3, #0]
 801dc52:	687a      	ldr	r2, [r7, #4]
 801dc54:	429a      	cmp	r2, r3
 801dc56:	d104      	bne.n	801dc62 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	681b      	ldr	r3, [r3, #0]
 801dc5c:	4a0c      	ldr	r2, [pc, #48]	; (801dc90 <ip_reass_dequeue_datagram+0x4c>)
 801dc5e:	6013      	str	r3, [r2, #0]
 801dc60:	e00d      	b.n	801dc7e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801dc62:	683b      	ldr	r3, [r7, #0]
 801dc64:	2b00      	cmp	r3, #0
 801dc66:	d106      	bne.n	801dc76 <ip_reass_dequeue_datagram+0x32>
 801dc68:	4b0a      	ldr	r3, [pc, #40]	; (801dc94 <ip_reass_dequeue_datagram+0x50>)
 801dc6a:	f240 1245 	movw	r2, #325	; 0x145
 801dc6e:	490a      	ldr	r1, [pc, #40]	; (801dc98 <ip_reass_dequeue_datagram+0x54>)
 801dc70:	480a      	ldr	r0, [pc, #40]	; (801dc9c <ip_reass_dequeue_datagram+0x58>)
 801dc72:	f002 f811 	bl	801fc98 <iprintf>
    prev->next = ipr->next;
 801dc76:	687b      	ldr	r3, [r7, #4]
 801dc78:	681a      	ldr	r2, [r3, #0]
 801dc7a:	683b      	ldr	r3, [r7, #0]
 801dc7c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801dc7e:	6879      	ldr	r1, [r7, #4]
 801dc80:	2004      	movs	r0, #4
 801dc82:	f7f4 fbef 	bl	8012464 <memp_free>
}
 801dc86:	bf00      	nop
 801dc88:	3708      	adds	r7, #8
 801dc8a:	46bd      	mov	sp, r7
 801dc8c:	bd80      	pop	{r7, pc}
 801dc8e:	bf00      	nop
 801dc90:	2000b0ec 	.word	0x2000b0ec
 801dc94:	08024648 	.word	0x08024648
 801dc98:	08024710 	.word	0x08024710
 801dc9c:	08024690 	.word	0x08024690

0801dca0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801dca0:	b580      	push	{r7, lr}
 801dca2:	b08c      	sub	sp, #48	; 0x30
 801dca4:	af00      	add	r7, sp, #0
 801dca6:	60f8      	str	r0, [r7, #12]
 801dca8:	60b9      	str	r1, [r7, #8]
 801dcaa:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801dcac:	2300      	movs	r3, #0
 801dcae:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801dcb0:	2301      	movs	r3, #1
 801dcb2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801dcb4:	68bb      	ldr	r3, [r7, #8]
 801dcb6:	685b      	ldr	r3, [r3, #4]
 801dcb8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dcba:	69fb      	ldr	r3, [r7, #28]
 801dcbc:	885b      	ldrh	r3, [r3, #2]
 801dcbe:	b29b      	uxth	r3, r3
 801dcc0:	4618      	mov	r0, r3
 801dcc2:	f7f3 fec7 	bl	8011a54 <lwip_htons>
 801dcc6:	4603      	mov	r3, r0
 801dcc8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801dcca:	69fb      	ldr	r3, [r7, #28]
 801dccc:	781b      	ldrb	r3, [r3, #0]
 801dcce:	f003 030f 	and.w	r3, r3, #15
 801dcd2:	b2db      	uxtb	r3, r3
 801dcd4:	009b      	lsls	r3, r3, #2
 801dcd6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801dcd8:	7e7b      	ldrb	r3, [r7, #25]
 801dcda:	b29b      	uxth	r3, r3
 801dcdc:	8b7a      	ldrh	r2, [r7, #26]
 801dcde:	429a      	cmp	r2, r3
 801dce0:	d202      	bcs.n	801dce8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801dce2:	f04f 33ff 	mov.w	r3, #4294967295
 801dce6:	e135      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801dce8:	7e7b      	ldrb	r3, [r7, #25]
 801dcea:	b29b      	uxth	r3, r3
 801dcec:	8b7a      	ldrh	r2, [r7, #26]
 801dcee:	1ad3      	subs	r3, r2, r3
 801dcf0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dcf2:	69fb      	ldr	r3, [r7, #28]
 801dcf4:	88db      	ldrh	r3, [r3, #6]
 801dcf6:	b29b      	uxth	r3, r3
 801dcf8:	4618      	mov	r0, r3
 801dcfa:	f7f3 feab 	bl	8011a54 <lwip_htons>
 801dcfe:	4603      	mov	r3, r0
 801dd00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dd04:	b29b      	uxth	r3, r3
 801dd06:	00db      	lsls	r3, r3, #3
 801dd08:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801dd0a:	68bb      	ldr	r3, [r7, #8]
 801dd0c:	685b      	ldr	r3, [r3, #4]
 801dd0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801dd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd12:	2200      	movs	r2, #0
 801dd14:	701a      	strb	r2, [r3, #0]
 801dd16:	2200      	movs	r2, #0
 801dd18:	705a      	strb	r2, [r3, #1]
 801dd1a:	2200      	movs	r2, #0
 801dd1c:	709a      	strb	r2, [r3, #2]
 801dd1e:	2200      	movs	r2, #0
 801dd20:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801dd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd24:	8afa      	ldrh	r2, [r7, #22]
 801dd26:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801dd28:	8afa      	ldrh	r2, [r7, #22]
 801dd2a:	8b7b      	ldrh	r3, [r7, #26]
 801dd2c:	4413      	add	r3, r2
 801dd2e:	b29a      	uxth	r2, r3
 801dd30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd32:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801dd34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd36:	88db      	ldrh	r3, [r3, #6]
 801dd38:	b29b      	uxth	r3, r3
 801dd3a:	8afa      	ldrh	r2, [r7, #22]
 801dd3c:	429a      	cmp	r2, r3
 801dd3e:	d902      	bls.n	801dd46 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801dd40:	f04f 33ff 	mov.w	r3, #4294967295
 801dd44:	e106      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801dd46:	68fb      	ldr	r3, [r7, #12]
 801dd48:	685b      	ldr	r3, [r3, #4]
 801dd4a:	627b      	str	r3, [r7, #36]	; 0x24
 801dd4c:	e068      	b.n	801de20 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801dd4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dd50:	685b      	ldr	r3, [r3, #4]
 801dd52:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801dd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd56:	889b      	ldrh	r3, [r3, #4]
 801dd58:	b29a      	uxth	r2, r3
 801dd5a:	693b      	ldr	r3, [r7, #16]
 801dd5c:	889b      	ldrh	r3, [r3, #4]
 801dd5e:	b29b      	uxth	r3, r3
 801dd60:	429a      	cmp	r2, r3
 801dd62:	d235      	bcs.n	801ddd0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801dd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801dd68:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801dd6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd6c:	2b00      	cmp	r3, #0
 801dd6e:	d020      	beq.n	801ddb2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801dd70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd72:	889b      	ldrh	r3, [r3, #4]
 801dd74:	b29a      	uxth	r2, r3
 801dd76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd78:	88db      	ldrh	r3, [r3, #6]
 801dd7a:	b29b      	uxth	r3, r3
 801dd7c:	429a      	cmp	r2, r3
 801dd7e:	d307      	bcc.n	801dd90 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801dd80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dd82:	88db      	ldrh	r3, [r3, #6]
 801dd84:	b29a      	uxth	r2, r3
 801dd86:	693b      	ldr	r3, [r7, #16]
 801dd88:	889b      	ldrh	r3, [r3, #4]
 801dd8a:	b29b      	uxth	r3, r3
 801dd8c:	429a      	cmp	r2, r3
 801dd8e:	d902      	bls.n	801dd96 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801dd90:	f04f 33ff 	mov.w	r3, #4294967295
 801dd94:	e0de      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801dd96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd98:	68ba      	ldr	r2, [r7, #8]
 801dd9a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801dd9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dd9e:	88db      	ldrh	r3, [r3, #6]
 801dda0:	b29a      	uxth	r2, r3
 801dda2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dda4:	889b      	ldrh	r3, [r3, #4]
 801dda6:	b29b      	uxth	r3, r3
 801dda8:	429a      	cmp	r2, r3
 801ddaa:	d03d      	beq.n	801de28 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ddac:	2300      	movs	r3, #0
 801ddae:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801ddb0:	e03a      	b.n	801de28 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801ddb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ddb4:	88db      	ldrh	r3, [r3, #6]
 801ddb6:	b29a      	uxth	r2, r3
 801ddb8:	693b      	ldr	r3, [r7, #16]
 801ddba:	889b      	ldrh	r3, [r3, #4]
 801ddbc:	b29b      	uxth	r3, r3
 801ddbe:	429a      	cmp	r2, r3
 801ddc0:	d902      	bls.n	801ddc8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ddc2:	f04f 33ff 	mov.w	r3, #4294967295
 801ddc6:	e0c5      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801ddc8:	68fb      	ldr	r3, [r7, #12]
 801ddca:	68ba      	ldr	r2, [r7, #8]
 801ddcc:	605a      	str	r2, [r3, #4]
      break;
 801ddce:	e02b      	b.n	801de28 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801ddd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ddd2:	889b      	ldrh	r3, [r3, #4]
 801ddd4:	b29a      	uxth	r2, r3
 801ddd6:	693b      	ldr	r3, [r7, #16]
 801ddd8:	889b      	ldrh	r3, [r3, #4]
 801ddda:	b29b      	uxth	r3, r3
 801dddc:	429a      	cmp	r2, r3
 801ddde:	d102      	bne.n	801dde6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801dde0:	f04f 33ff 	mov.w	r3, #4294967295
 801dde4:	e0b6      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801dde6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dde8:	889b      	ldrh	r3, [r3, #4]
 801ddea:	b29a      	uxth	r2, r3
 801ddec:	693b      	ldr	r3, [r7, #16]
 801ddee:	88db      	ldrh	r3, [r3, #6]
 801ddf0:	b29b      	uxth	r3, r3
 801ddf2:	429a      	cmp	r2, r3
 801ddf4:	d202      	bcs.n	801ddfc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ddf6:	f04f 33ff 	mov.w	r3, #4294967295
 801ddfa:	e0ab      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ddfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ddfe:	2b00      	cmp	r3, #0
 801de00:	d009      	beq.n	801de16 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801de02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de04:	88db      	ldrh	r3, [r3, #6]
 801de06:	b29a      	uxth	r2, r3
 801de08:	693b      	ldr	r3, [r7, #16]
 801de0a:	889b      	ldrh	r3, [r3, #4]
 801de0c:	b29b      	uxth	r3, r3
 801de0e:	429a      	cmp	r2, r3
 801de10:	d001      	beq.n	801de16 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801de12:	2300      	movs	r3, #0
 801de14:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801de16:	693b      	ldr	r3, [r7, #16]
 801de18:	681b      	ldr	r3, [r3, #0]
 801de1a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801de1c:	693b      	ldr	r3, [r7, #16]
 801de1e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801de20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801de22:	2b00      	cmp	r3, #0
 801de24:	d193      	bne.n	801dd4e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801de26:	e000      	b.n	801de2a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801de28:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801de2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801de2c:	2b00      	cmp	r3, #0
 801de2e:	d12d      	bne.n	801de8c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801de30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de32:	2b00      	cmp	r3, #0
 801de34:	d01c      	beq.n	801de70 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801de36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de38:	88db      	ldrh	r3, [r3, #6]
 801de3a:	b29a      	uxth	r2, r3
 801de3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801de3e:	889b      	ldrh	r3, [r3, #4]
 801de40:	b29b      	uxth	r3, r3
 801de42:	429a      	cmp	r2, r3
 801de44:	d906      	bls.n	801de54 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801de46:	4b45      	ldr	r3, [pc, #276]	; (801df5c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801de48:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801de4c:	4944      	ldr	r1, [pc, #272]	; (801df60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801de4e:	4845      	ldr	r0, [pc, #276]	; (801df64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801de50:	f001 ff22 	bl	801fc98 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801de54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de56:	68ba      	ldr	r2, [r7, #8]
 801de58:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801de5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de5c:	88db      	ldrh	r3, [r3, #6]
 801de5e:	b29a      	uxth	r2, r3
 801de60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801de62:	889b      	ldrh	r3, [r3, #4]
 801de64:	b29b      	uxth	r3, r3
 801de66:	429a      	cmp	r2, r3
 801de68:	d010      	beq.n	801de8c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801de6a:	2300      	movs	r3, #0
 801de6c:	623b      	str	r3, [r7, #32]
 801de6e:	e00d      	b.n	801de8c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801de70:	68fb      	ldr	r3, [r7, #12]
 801de72:	685b      	ldr	r3, [r3, #4]
 801de74:	2b00      	cmp	r3, #0
 801de76:	d006      	beq.n	801de86 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801de78:	4b38      	ldr	r3, [pc, #224]	; (801df5c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801de7a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801de7e:	493a      	ldr	r1, [pc, #232]	; (801df68 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801de80:	4838      	ldr	r0, [pc, #224]	; (801df64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801de82:	f001 ff09 	bl	801fc98 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801de86:	68fb      	ldr	r3, [r7, #12]
 801de88:	68ba      	ldr	r2, [r7, #8]
 801de8a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801de8c:	687b      	ldr	r3, [r7, #4]
 801de8e:	2b00      	cmp	r3, #0
 801de90:	d105      	bne.n	801de9e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801de92:	68fb      	ldr	r3, [r7, #12]
 801de94:	7f9b      	ldrb	r3, [r3, #30]
 801de96:	f003 0301 	and.w	r3, r3, #1
 801de9a:	2b00      	cmp	r3, #0
 801de9c:	d059      	beq.n	801df52 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801de9e:	6a3b      	ldr	r3, [r7, #32]
 801dea0:	2b00      	cmp	r3, #0
 801dea2:	d04f      	beq.n	801df44 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801dea4:	68fb      	ldr	r3, [r7, #12]
 801dea6:	685b      	ldr	r3, [r3, #4]
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	d006      	beq.n	801deba <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801deac:	68fb      	ldr	r3, [r7, #12]
 801deae:	685b      	ldr	r3, [r3, #4]
 801deb0:	685b      	ldr	r3, [r3, #4]
 801deb2:	889b      	ldrh	r3, [r3, #4]
 801deb4:	b29b      	uxth	r3, r3
 801deb6:	2b00      	cmp	r3, #0
 801deb8:	d002      	beq.n	801dec0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801deba:	2300      	movs	r3, #0
 801debc:	623b      	str	r3, [r7, #32]
 801debe:	e041      	b.n	801df44 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801dec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dec2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801dec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dec6:	681b      	ldr	r3, [r3, #0]
 801dec8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801deca:	e012      	b.n	801def2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801decc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dece:	685b      	ldr	r3, [r3, #4]
 801ded0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801ded2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ded4:	88db      	ldrh	r3, [r3, #6]
 801ded6:	b29a      	uxth	r2, r3
 801ded8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801deda:	889b      	ldrh	r3, [r3, #4]
 801dedc:	b29b      	uxth	r3, r3
 801dede:	429a      	cmp	r2, r3
 801dee0:	d002      	beq.n	801dee8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801dee2:	2300      	movs	r3, #0
 801dee4:	623b      	str	r3, [r7, #32]
            break;
 801dee6:	e007      	b.n	801def8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801dee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801deea:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801deec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801deee:	681b      	ldr	r3, [r3, #0]
 801def0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801def2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801def4:	2b00      	cmp	r3, #0
 801def6:	d1e9      	bne.n	801decc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801def8:	6a3b      	ldr	r3, [r7, #32]
 801defa:	2b00      	cmp	r3, #0
 801defc:	d022      	beq.n	801df44 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801defe:	68fb      	ldr	r3, [r7, #12]
 801df00:	685b      	ldr	r3, [r3, #4]
 801df02:	2b00      	cmp	r3, #0
 801df04:	d106      	bne.n	801df14 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801df06:	4b15      	ldr	r3, [pc, #84]	; (801df5c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801df08:	f240 12df 	movw	r2, #479	; 0x1df
 801df0c:	4917      	ldr	r1, [pc, #92]	; (801df6c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801df0e:	4815      	ldr	r0, [pc, #84]	; (801df64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801df10:	f001 fec2 	bl	801fc98 <iprintf>
          LWIP_ASSERT("sanity check",
 801df14:	68fb      	ldr	r3, [r7, #12]
 801df16:	685b      	ldr	r3, [r3, #4]
 801df18:	685b      	ldr	r3, [r3, #4]
 801df1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801df1c:	429a      	cmp	r2, r3
 801df1e:	d106      	bne.n	801df2e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801df20:	4b0e      	ldr	r3, [pc, #56]	; (801df5c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801df22:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801df26:	4911      	ldr	r1, [pc, #68]	; (801df6c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801df28:	480e      	ldr	r0, [pc, #56]	; (801df64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801df2a:	f001 feb5 	bl	801fc98 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801df2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801df30:	681b      	ldr	r3, [r3, #0]
 801df32:	2b00      	cmp	r3, #0
 801df34:	d006      	beq.n	801df44 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801df36:	4b09      	ldr	r3, [pc, #36]	; (801df5c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801df38:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801df3c:	490c      	ldr	r1, [pc, #48]	; (801df70 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801df3e:	4809      	ldr	r0, [pc, #36]	; (801df64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801df40:	f001 feaa 	bl	801fc98 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801df44:	6a3b      	ldr	r3, [r7, #32]
 801df46:	2b00      	cmp	r3, #0
 801df48:	bf14      	ite	ne
 801df4a:	2301      	movne	r3, #1
 801df4c:	2300      	moveq	r3, #0
 801df4e:	b2db      	uxtb	r3, r3
 801df50:	e000      	b.n	801df54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801df52:	2300      	movs	r3, #0
}
 801df54:	4618      	mov	r0, r3
 801df56:	3730      	adds	r7, #48	; 0x30
 801df58:	46bd      	mov	sp, r7
 801df5a:	bd80      	pop	{r7, pc}
 801df5c:	08024648 	.word	0x08024648
 801df60:	0802472c 	.word	0x0802472c
 801df64:	08024690 	.word	0x08024690
 801df68:	0802474c 	.word	0x0802474c
 801df6c:	08024784 	.word	0x08024784
 801df70:	08024794 	.word	0x08024794

0801df74 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801df74:	b580      	push	{r7, lr}
 801df76:	b08e      	sub	sp, #56	; 0x38
 801df78:	af00      	add	r7, sp, #0
 801df7a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801df7c:	687b      	ldr	r3, [r7, #4]
 801df7e:	685b      	ldr	r3, [r3, #4]
 801df80:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801df82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801df84:	781b      	ldrb	r3, [r3, #0]
 801df86:	f003 030f 	and.w	r3, r3, #15
 801df8a:	b2db      	uxtb	r3, r3
 801df8c:	009b      	lsls	r3, r3, #2
 801df8e:	b2db      	uxtb	r3, r3
 801df90:	2b14      	cmp	r3, #20
 801df92:	f040 8167 	bne.w	801e264 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801df96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801df98:	88db      	ldrh	r3, [r3, #6]
 801df9a:	b29b      	uxth	r3, r3
 801df9c:	4618      	mov	r0, r3
 801df9e:	f7f3 fd59 	bl	8011a54 <lwip_htons>
 801dfa2:	4603      	mov	r3, r0
 801dfa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dfa8:	b29b      	uxth	r3, r3
 801dfaa:	00db      	lsls	r3, r3, #3
 801dfac:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dfae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dfb0:	885b      	ldrh	r3, [r3, #2]
 801dfb2:	b29b      	uxth	r3, r3
 801dfb4:	4618      	mov	r0, r3
 801dfb6:	f7f3 fd4d 	bl	8011a54 <lwip_htons>
 801dfba:	4603      	mov	r3, r0
 801dfbc:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801dfbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801dfc0:	781b      	ldrb	r3, [r3, #0]
 801dfc2:	f003 030f 	and.w	r3, r3, #15
 801dfc6:	b2db      	uxtb	r3, r3
 801dfc8:	009b      	lsls	r3, r3, #2
 801dfca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801dfce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801dfd2:	b29b      	uxth	r3, r3
 801dfd4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801dfd6:	429a      	cmp	r2, r3
 801dfd8:	f0c0 8146 	bcc.w	801e268 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801dfdc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801dfe0:	b29b      	uxth	r3, r3
 801dfe2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801dfe4:	1ad3      	subs	r3, r2, r3
 801dfe6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801dfe8:	6878      	ldr	r0, [r7, #4]
 801dfea:	f7f5 f979 	bl	80132e0 <pbuf_clen>
 801dfee:	4603      	mov	r3, r0
 801dff0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801dff2:	4b9f      	ldr	r3, [pc, #636]	; (801e270 <ip4_reass+0x2fc>)
 801dff4:	881b      	ldrh	r3, [r3, #0]
 801dff6:	461a      	mov	r2, r3
 801dff8:	8c3b      	ldrh	r3, [r7, #32]
 801dffa:	4413      	add	r3, r2
 801dffc:	2b0a      	cmp	r3, #10
 801dffe:	dd10      	ble.n	801e022 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e000:	8c3b      	ldrh	r3, [r7, #32]
 801e002:	4619      	mov	r1, r3
 801e004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e006:	f7ff fd81 	bl	801db0c <ip_reass_remove_oldest_datagram>
 801e00a:	4603      	mov	r3, r0
 801e00c:	2b00      	cmp	r3, #0
 801e00e:	f000 812d 	beq.w	801e26c <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801e012:	4b97      	ldr	r3, [pc, #604]	; (801e270 <ip4_reass+0x2fc>)
 801e014:	881b      	ldrh	r3, [r3, #0]
 801e016:	461a      	mov	r2, r3
 801e018:	8c3b      	ldrh	r3, [r7, #32]
 801e01a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e01c:	2b0a      	cmp	r3, #10
 801e01e:	f300 8125 	bgt.w	801e26c <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e022:	4b94      	ldr	r3, [pc, #592]	; (801e274 <ip4_reass+0x300>)
 801e024:	681b      	ldr	r3, [r3, #0]
 801e026:	633b      	str	r3, [r7, #48]	; 0x30
 801e028:	e015      	b.n	801e056 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801e02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e02c:	695a      	ldr	r2, [r3, #20]
 801e02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e030:	68db      	ldr	r3, [r3, #12]
 801e032:	429a      	cmp	r2, r3
 801e034:	d10c      	bne.n	801e050 <ip4_reass+0xdc>
 801e036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e038:	699a      	ldr	r2, [r3, #24]
 801e03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e03c:	691b      	ldr	r3, [r3, #16]
 801e03e:	429a      	cmp	r2, r3
 801e040:	d106      	bne.n	801e050 <ip4_reass+0xdc>
 801e042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e044:	899a      	ldrh	r2, [r3, #12]
 801e046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e048:	889b      	ldrh	r3, [r3, #4]
 801e04a:	b29b      	uxth	r3, r3
 801e04c:	429a      	cmp	r2, r3
 801e04e:	d006      	beq.n	801e05e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e052:	681b      	ldr	r3, [r3, #0]
 801e054:	633b      	str	r3, [r7, #48]	; 0x30
 801e056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e058:	2b00      	cmp	r3, #0
 801e05a:	d1e6      	bne.n	801e02a <ip4_reass+0xb6>
 801e05c:	e000      	b.n	801e060 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801e05e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801e060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e062:	2b00      	cmp	r3, #0
 801e064:	d109      	bne.n	801e07a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801e066:	8c3b      	ldrh	r3, [r7, #32]
 801e068:	4619      	mov	r1, r3
 801e06a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e06c:	f7ff fdb0 	bl	801dbd0 <ip_reass_enqueue_new_datagram>
 801e070:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801e072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e074:	2b00      	cmp	r3, #0
 801e076:	d11c      	bne.n	801e0b2 <ip4_reass+0x13e>
      goto nullreturn;
 801e078:	e109      	b.n	801e28e <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e07c:	88db      	ldrh	r3, [r3, #6]
 801e07e:	b29b      	uxth	r3, r3
 801e080:	4618      	mov	r0, r3
 801e082:	f7f3 fce7 	bl	8011a54 <lwip_htons>
 801e086:	4603      	mov	r3, r0
 801e088:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e08c:	2b00      	cmp	r3, #0
 801e08e:	d110      	bne.n	801e0b2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801e090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e092:	89db      	ldrh	r3, [r3, #14]
 801e094:	4618      	mov	r0, r3
 801e096:	f7f3 fcdd 	bl	8011a54 <lwip_htons>
 801e09a:	4603      	mov	r3, r0
 801e09c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e0a0:	2b00      	cmp	r3, #0
 801e0a2:	d006      	beq.n	801e0b2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801e0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e0a6:	3308      	adds	r3, #8
 801e0a8:	2214      	movs	r2, #20
 801e0aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801e0ac:	4618      	mov	r0, r3
 801e0ae:	f001 fd82 	bl	801fbb6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801e0b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e0b4:	88db      	ldrh	r3, [r3, #6]
 801e0b6:	b29b      	uxth	r3, r3
 801e0b8:	f003 0320 	and.w	r3, r3, #32
 801e0bc:	2b00      	cmp	r3, #0
 801e0be:	bf0c      	ite	eq
 801e0c0:	2301      	moveq	r3, #1
 801e0c2:	2300      	movne	r3, #0
 801e0c4:	b2db      	uxtb	r3, r3
 801e0c6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801e0c8:	69fb      	ldr	r3, [r7, #28]
 801e0ca:	2b00      	cmp	r3, #0
 801e0cc:	d00e      	beq.n	801e0ec <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801e0ce:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801e0d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801e0d2:	4413      	add	r3, r2
 801e0d4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801e0d6:	8b7a      	ldrh	r2, [r7, #26]
 801e0d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801e0da:	429a      	cmp	r2, r3
 801e0dc:	f0c0 80a0 	bcc.w	801e220 <ip4_reass+0x2ac>
 801e0e0:	8b7b      	ldrh	r3, [r7, #26]
 801e0e2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801e0e6:	4293      	cmp	r3, r2
 801e0e8:	f200 809a 	bhi.w	801e220 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801e0ec:	69fa      	ldr	r2, [r7, #28]
 801e0ee:	6879      	ldr	r1, [r7, #4]
 801e0f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e0f2:	f7ff fdd5 	bl	801dca0 <ip_reass_chain_frag_into_datagram_and_validate>
 801e0f6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801e0f8:	697b      	ldr	r3, [r7, #20]
 801e0fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e0fe:	f000 8091 	beq.w	801e224 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801e102:	4b5b      	ldr	r3, [pc, #364]	; (801e270 <ip4_reass+0x2fc>)
 801e104:	881a      	ldrh	r2, [r3, #0]
 801e106:	8c3b      	ldrh	r3, [r7, #32]
 801e108:	4413      	add	r3, r2
 801e10a:	b29a      	uxth	r2, r3
 801e10c:	4b58      	ldr	r3, [pc, #352]	; (801e270 <ip4_reass+0x2fc>)
 801e10e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801e110:	69fb      	ldr	r3, [r7, #28]
 801e112:	2b00      	cmp	r3, #0
 801e114:	d00d      	beq.n	801e132 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801e116:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801e118:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801e11a:	4413      	add	r3, r2
 801e11c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801e11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e120:	8a7a      	ldrh	r2, [r7, #18]
 801e122:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801e124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e126:	7f9b      	ldrb	r3, [r3, #30]
 801e128:	f043 0301 	orr.w	r3, r3, #1
 801e12c:	b2da      	uxtb	r2, r3
 801e12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e130:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801e132:	697b      	ldr	r3, [r7, #20]
 801e134:	2b01      	cmp	r3, #1
 801e136:	d171      	bne.n	801e21c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801e138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e13a:	8b9b      	ldrh	r3, [r3, #28]
 801e13c:	3314      	adds	r3, #20
 801e13e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801e140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e142:	685b      	ldr	r3, [r3, #4]
 801e144:	685b      	ldr	r3, [r3, #4]
 801e146:	681b      	ldr	r3, [r3, #0]
 801e148:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801e14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e14c:	685b      	ldr	r3, [r3, #4]
 801e14e:	685b      	ldr	r3, [r3, #4]
 801e150:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801e152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e154:	3308      	adds	r3, #8
 801e156:	2214      	movs	r2, #20
 801e158:	4619      	mov	r1, r3
 801e15a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801e15c:	f001 fd2b 	bl	801fbb6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801e160:	8a3b      	ldrh	r3, [r7, #16]
 801e162:	4618      	mov	r0, r3
 801e164:	f7f3 fc76 	bl	8011a54 <lwip_htons>
 801e168:	4603      	mov	r3, r0
 801e16a:	461a      	mov	r2, r3
 801e16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e16e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801e170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e172:	2200      	movs	r2, #0
 801e174:	719a      	strb	r2, [r3, #6]
 801e176:	2200      	movs	r2, #0
 801e178:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801e17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e17c:	2200      	movs	r2, #0
 801e17e:	729a      	strb	r2, [r3, #10]
 801e180:	2200      	movs	r2, #0
 801e182:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801e184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e186:	685b      	ldr	r3, [r3, #4]
 801e188:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801e18a:	e00d      	b.n	801e1a8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801e18c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e18e:	685b      	ldr	r3, [r3, #4]
 801e190:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801e192:	2114      	movs	r1, #20
 801e194:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801e196:	f7f4 ff8f 	bl	80130b8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801e19a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801e19c:	6878      	ldr	r0, [r7, #4]
 801e19e:	f7f5 f8df 	bl	8013360 <pbuf_cat>
      r = iprh->next_pbuf;
 801e1a2:	68fb      	ldr	r3, [r7, #12]
 801e1a4:	681b      	ldr	r3, [r3, #0]
 801e1a6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801e1a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e1aa:	2b00      	cmp	r3, #0
 801e1ac:	d1ee      	bne.n	801e18c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801e1ae:	4b31      	ldr	r3, [pc, #196]	; (801e274 <ip4_reass+0x300>)
 801e1b0:	681b      	ldr	r3, [r3, #0]
 801e1b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e1b4:	429a      	cmp	r2, r3
 801e1b6:	d102      	bne.n	801e1be <ip4_reass+0x24a>
      ipr_prev = NULL;
 801e1b8:	2300      	movs	r3, #0
 801e1ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e1bc:	e010      	b.n	801e1e0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e1be:	4b2d      	ldr	r3, [pc, #180]	; (801e274 <ip4_reass+0x300>)
 801e1c0:	681b      	ldr	r3, [r3, #0]
 801e1c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e1c4:	e007      	b.n	801e1d6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801e1c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e1c8:	681b      	ldr	r3, [r3, #0]
 801e1ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e1cc:	429a      	cmp	r2, r3
 801e1ce:	d006      	beq.n	801e1de <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e1d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e1d2:	681b      	ldr	r3, [r3, #0]
 801e1d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e1d8:	2b00      	cmp	r3, #0
 801e1da:	d1f4      	bne.n	801e1c6 <ip4_reass+0x252>
 801e1dc:	e000      	b.n	801e1e0 <ip4_reass+0x26c>
          break;
 801e1de:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801e1e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801e1e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e1e4:	f7ff fd2e 	bl	801dc44 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801e1e8:	6878      	ldr	r0, [r7, #4]
 801e1ea:	f7f5 f879 	bl	80132e0 <pbuf_clen>
 801e1ee:	4603      	mov	r3, r0
 801e1f0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801e1f2:	4b1f      	ldr	r3, [pc, #124]	; (801e270 <ip4_reass+0x2fc>)
 801e1f4:	881b      	ldrh	r3, [r3, #0]
 801e1f6:	8c3a      	ldrh	r2, [r7, #32]
 801e1f8:	429a      	cmp	r2, r3
 801e1fa:	d906      	bls.n	801e20a <ip4_reass+0x296>
 801e1fc:	4b1e      	ldr	r3, [pc, #120]	; (801e278 <ip4_reass+0x304>)
 801e1fe:	f240 229b 	movw	r2, #667	; 0x29b
 801e202:	491e      	ldr	r1, [pc, #120]	; (801e27c <ip4_reass+0x308>)
 801e204:	481e      	ldr	r0, [pc, #120]	; (801e280 <ip4_reass+0x30c>)
 801e206:	f001 fd47 	bl	801fc98 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801e20a:	4b19      	ldr	r3, [pc, #100]	; (801e270 <ip4_reass+0x2fc>)
 801e20c:	881a      	ldrh	r2, [r3, #0]
 801e20e:	8c3b      	ldrh	r3, [r7, #32]
 801e210:	1ad3      	subs	r3, r2, r3
 801e212:	b29a      	uxth	r2, r3
 801e214:	4b16      	ldr	r3, [pc, #88]	; (801e270 <ip4_reass+0x2fc>)
 801e216:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801e218:	687b      	ldr	r3, [r7, #4]
 801e21a:	e03c      	b.n	801e296 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801e21c:	2300      	movs	r3, #0
 801e21e:	e03a      	b.n	801e296 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801e220:	bf00      	nop
 801e222:	e000      	b.n	801e226 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801e224:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801e226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e228:	2b00      	cmp	r3, #0
 801e22a:	d106      	bne.n	801e23a <ip4_reass+0x2c6>
 801e22c:	4b12      	ldr	r3, [pc, #72]	; (801e278 <ip4_reass+0x304>)
 801e22e:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801e232:	4914      	ldr	r1, [pc, #80]	; (801e284 <ip4_reass+0x310>)
 801e234:	4812      	ldr	r0, [pc, #72]	; (801e280 <ip4_reass+0x30c>)
 801e236:	f001 fd2f 	bl	801fc98 <iprintf>
  if (ipr->p == NULL) {
 801e23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e23c:	685b      	ldr	r3, [r3, #4]
 801e23e:	2b00      	cmp	r3, #0
 801e240:	d124      	bne.n	801e28c <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801e242:	4b0c      	ldr	r3, [pc, #48]	; (801e274 <ip4_reass+0x300>)
 801e244:	681b      	ldr	r3, [r3, #0]
 801e246:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e248:	429a      	cmp	r2, r3
 801e24a:	d006      	beq.n	801e25a <ip4_reass+0x2e6>
 801e24c:	4b0a      	ldr	r3, [pc, #40]	; (801e278 <ip4_reass+0x304>)
 801e24e:	f240 22ab 	movw	r2, #683	; 0x2ab
 801e252:	490d      	ldr	r1, [pc, #52]	; (801e288 <ip4_reass+0x314>)
 801e254:	480a      	ldr	r0, [pc, #40]	; (801e280 <ip4_reass+0x30c>)
 801e256:	f001 fd1f 	bl	801fc98 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801e25a:	2100      	movs	r1, #0
 801e25c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e25e:	f7ff fcf1 	bl	801dc44 <ip_reass_dequeue_datagram>
 801e262:	e014      	b.n	801e28e <ip4_reass+0x31a>
    goto nullreturn;
 801e264:	bf00      	nop
 801e266:	e012      	b.n	801e28e <ip4_reass+0x31a>
    goto nullreturn;
 801e268:	bf00      	nop
 801e26a:	e010      	b.n	801e28e <ip4_reass+0x31a>
      goto nullreturn;
 801e26c:	bf00      	nop
 801e26e:	e00e      	b.n	801e28e <ip4_reass+0x31a>
 801e270:	2000b0f0 	.word	0x2000b0f0
 801e274:	2000b0ec 	.word	0x2000b0ec
 801e278:	08024648 	.word	0x08024648
 801e27c:	080247b8 	.word	0x080247b8
 801e280:	08024690 	.word	0x08024690
 801e284:	080247d4 	.word	0x080247d4
 801e288:	080247e0 	.word	0x080247e0
  }

nullreturn:
 801e28c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801e28e:	6878      	ldr	r0, [r7, #4]
 801e290:	f7f4 ff98 	bl	80131c4 <pbuf_free>
  return NULL;
 801e294:	2300      	movs	r3, #0
}
 801e296:	4618      	mov	r0, r3
 801e298:	3738      	adds	r7, #56	; 0x38
 801e29a:	46bd      	mov	sp, r7
 801e29c:	bd80      	pop	{r7, pc}
 801e29e:	bf00      	nop

0801e2a0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801e2a0:	b580      	push	{r7, lr}
 801e2a2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801e2a4:	2005      	movs	r0, #5
 801e2a6:	f7f4 f88b 	bl	80123c0 <memp_malloc>
 801e2aa:	4603      	mov	r3, r0
}
 801e2ac:	4618      	mov	r0, r3
 801e2ae:	bd80      	pop	{r7, pc}

0801e2b0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801e2b0:	b580      	push	{r7, lr}
 801e2b2:	b082      	sub	sp, #8
 801e2b4:	af00      	add	r7, sp, #0
 801e2b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801e2b8:	687b      	ldr	r3, [r7, #4]
 801e2ba:	2b00      	cmp	r3, #0
 801e2bc:	d106      	bne.n	801e2cc <ip_frag_free_pbuf_custom_ref+0x1c>
 801e2be:	4b07      	ldr	r3, [pc, #28]	; (801e2dc <ip_frag_free_pbuf_custom_ref+0x2c>)
 801e2c0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801e2c4:	4906      	ldr	r1, [pc, #24]	; (801e2e0 <ip_frag_free_pbuf_custom_ref+0x30>)
 801e2c6:	4807      	ldr	r0, [pc, #28]	; (801e2e4 <ip_frag_free_pbuf_custom_ref+0x34>)
 801e2c8:	f001 fce6 	bl	801fc98 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801e2cc:	6879      	ldr	r1, [r7, #4]
 801e2ce:	2005      	movs	r0, #5
 801e2d0:	f7f4 f8c8 	bl	8012464 <memp_free>
}
 801e2d4:	bf00      	nop
 801e2d6:	3708      	adds	r7, #8
 801e2d8:	46bd      	mov	sp, r7
 801e2da:	bd80      	pop	{r7, pc}
 801e2dc:	08024648 	.word	0x08024648
 801e2e0:	08024800 	.word	0x08024800
 801e2e4:	08024690 	.word	0x08024690

0801e2e8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801e2e8:	b580      	push	{r7, lr}
 801e2ea:	b084      	sub	sp, #16
 801e2ec:	af00      	add	r7, sp, #0
 801e2ee:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801e2f0:	687b      	ldr	r3, [r7, #4]
 801e2f2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801e2f4:	68fb      	ldr	r3, [r7, #12]
 801e2f6:	2b00      	cmp	r3, #0
 801e2f8:	d106      	bne.n	801e308 <ipfrag_free_pbuf_custom+0x20>
 801e2fa:	4b11      	ldr	r3, [pc, #68]	; (801e340 <ipfrag_free_pbuf_custom+0x58>)
 801e2fc:	f240 22ce 	movw	r2, #718	; 0x2ce
 801e300:	4910      	ldr	r1, [pc, #64]	; (801e344 <ipfrag_free_pbuf_custom+0x5c>)
 801e302:	4811      	ldr	r0, [pc, #68]	; (801e348 <ipfrag_free_pbuf_custom+0x60>)
 801e304:	f001 fcc8 	bl	801fc98 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801e308:	68fa      	ldr	r2, [r7, #12]
 801e30a:	687b      	ldr	r3, [r7, #4]
 801e30c:	429a      	cmp	r2, r3
 801e30e:	d006      	beq.n	801e31e <ipfrag_free_pbuf_custom+0x36>
 801e310:	4b0b      	ldr	r3, [pc, #44]	; (801e340 <ipfrag_free_pbuf_custom+0x58>)
 801e312:	f240 22cf 	movw	r2, #719	; 0x2cf
 801e316:	490d      	ldr	r1, [pc, #52]	; (801e34c <ipfrag_free_pbuf_custom+0x64>)
 801e318:	480b      	ldr	r0, [pc, #44]	; (801e348 <ipfrag_free_pbuf_custom+0x60>)
 801e31a:	f001 fcbd 	bl	801fc98 <iprintf>
  if (pcr->original != NULL) {
 801e31e:	68fb      	ldr	r3, [r7, #12]
 801e320:	695b      	ldr	r3, [r3, #20]
 801e322:	2b00      	cmp	r3, #0
 801e324:	d004      	beq.n	801e330 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801e326:	68fb      	ldr	r3, [r7, #12]
 801e328:	695b      	ldr	r3, [r3, #20]
 801e32a:	4618      	mov	r0, r3
 801e32c:	f7f4 ff4a 	bl	80131c4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801e330:	68f8      	ldr	r0, [r7, #12]
 801e332:	f7ff ffbd 	bl	801e2b0 <ip_frag_free_pbuf_custom_ref>
}
 801e336:	bf00      	nop
 801e338:	3710      	adds	r7, #16
 801e33a:	46bd      	mov	sp, r7
 801e33c:	bd80      	pop	{r7, pc}
 801e33e:	bf00      	nop
 801e340:	08024648 	.word	0x08024648
 801e344:	0802480c 	.word	0x0802480c
 801e348:	08024690 	.word	0x08024690
 801e34c:	08024818 	.word	0x08024818

0801e350 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801e350:	b580      	push	{r7, lr}
 801e352:	b094      	sub	sp, #80	; 0x50
 801e354:	af02      	add	r7, sp, #8
 801e356:	60f8      	str	r0, [r7, #12]
 801e358:	60b9      	str	r1, [r7, #8]
 801e35a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801e35c:	2300      	movs	r3, #0
 801e35e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e362:	68bb      	ldr	r3, [r7, #8]
 801e364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e366:	3b14      	subs	r3, #20
 801e368:	2b00      	cmp	r3, #0
 801e36a:	da00      	bge.n	801e36e <ip4_frag+0x1e>
 801e36c:	3307      	adds	r3, #7
 801e36e:	10db      	asrs	r3, r3, #3
 801e370:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801e372:	2314      	movs	r3, #20
 801e374:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801e376:	68fb      	ldr	r3, [r7, #12]
 801e378:	685b      	ldr	r3, [r3, #4]
 801e37a:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801e37c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e37e:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801e380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e382:	781b      	ldrb	r3, [r3, #0]
 801e384:	f003 030f 	and.w	r3, r3, #15
 801e388:	b2db      	uxtb	r3, r3
 801e38a:	009b      	lsls	r3, r3, #2
 801e38c:	b2db      	uxtb	r3, r3
 801e38e:	2b14      	cmp	r3, #20
 801e390:	d002      	beq.n	801e398 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801e392:	f06f 0305 	mvn.w	r3, #5
 801e396:	e110      	b.n	801e5ba <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801e398:	68fb      	ldr	r3, [r7, #12]
 801e39a:	895b      	ldrh	r3, [r3, #10]
 801e39c:	2b13      	cmp	r3, #19
 801e39e:	d809      	bhi.n	801e3b4 <ip4_frag+0x64>
 801e3a0:	4b88      	ldr	r3, [pc, #544]	; (801e5c4 <ip4_frag+0x274>)
 801e3a2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801e3a6:	4988      	ldr	r1, [pc, #544]	; (801e5c8 <ip4_frag+0x278>)
 801e3a8:	4888      	ldr	r0, [pc, #544]	; (801e5cc <ip4_frag+0x27c>)
 801e3aa:	f001 fc75 	bl	801fc98 <iprintf>
 801e3ae:	f06f 0305 	mvn.w	r3, #5
 801e3b2:	e102      	b.n	801e5ba <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801e3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e3b6:	88db      	ldrh	r3, [r3, #6]
 801e3b8:	b29b      	uxth	r3, r3
 801e3ba:	4618      	mov	r0, r3
 801e3bc:	f7f3 fb4a 	bl	8011a54 <lwip_htons>
 801e3c0:	4603      	mov	r3, r0
 801e3c2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801e3c4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801e3c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e3ca:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801e3ce:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801e3d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801e3d4:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801e3d6:	68fb      	ldr	r3, [r7, #12]
 801e3d8:	891b      	ldrh	r3, [r3, #8]
 801e3da:	3b14      	subs	r3, #20
 801e3dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801e3e0:	e0e1      	b.n	801e5a6 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e3e2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801e3e4:	00db      	lsls	r3, r3, #3
 801e3e6:	b29b      	uxth	r3, r3
 801e3e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801e3ec:	4293      	cmp	r3, r2
 801e3ee:	bf28      	it	cs
 801e3f0:	4613      	movcs	r3, r2
 801e3f2:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e3f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e3f8:	2114      	movs	r1, #20
 801e3fa:	200e      	movs	r0, #14
 801e3fc:	f7f4 fbfe 	bl	8012bfc <pbuf_alloc>
 801e400:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801e402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e404:	2b00      	cmp	r3, #0
 801e406:	f000 80d5 	beq.w	801e5b4 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e40c:	895b      	ldrh	r3, [r3, #10]
 801e40e:	2b13      	cmp	r3, #19
 801e410:	d806      	bhi.n	801e420 <ip4_frag+0xd0>
 801e412:	4b6c      	ldr	r3, [pc, #432]	; (801e5c4 <ip4_frag+0x274>)
 801e414:	f44f 7249 	mov.w	r2, #804	; 0x324
 801e418:	496d      	ldr	r1, [pc, #436]	; (801e5d0 <ip4_frag+0x280>)
 801e41a:	486c      	ldr	r0, [pc, #432]	; (801e5cc <ip4_frag+0x27c>)
 801e41c:	f001 fc3c 	bl	801fc98 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801e420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e422:	685b      	ldr	r3, [r3, #4]
 801e424:	2214      	movs	r2, #20
 801e426:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801e428:	4618      	mov	r0, r3
 801e42a:	f001 fbc4 	bl	801fbb6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801e42e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e430:	685b      	ldr	r3, [r3, #4]
 801e432:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801e434:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801e436:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801e43a:	e064      	b.n	801e506 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801e43c:	68fb      	ldr	r3, [r7, #12]
 801e43e:	895a      	ldrh	r2, [r3, #10]
 801e440:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801e442:	1ad3      	subs	r3, r2, r3
 801e444:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e446:	68fb      	ldr	r3, [r7, #12]
 801e448:	895b      	ldrh	r3, [r3, #10]
 801e44a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801e44c:	429a      	cmp	r2, r3
 801e44e:	d906      	bls.n	801e45e <ip4_frag+0x10e>
 801e450:	4b5c      	ldr	r3, [pc, #368]	; (801e5c4 <ip4_frag+0x274>)
 801e452:	f240 322d 	movw	r2, #813	; 0x32d
 801e456:	495f      	ldr	r1, [pc, #380]	; (801e5d4 <ip4_frag+0x284>)
 801e458:	485c      	ldr	r0, [pc, #368]	; (801e5cc <ip4_frag+0x27c>)
 801e45a:	f001 fc1d 	bl	801fc98 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801e45e:	8bfa      	ldrh	r2, [r7, #30]
 801e460:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801e464:	4293      	cmp	r3, r2
 801e466:	bf28      	it	cs
 801e468:	4613      	movcs	r3, r2
 801e46a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801e46e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801e472:	2b00      	cmp	r3, #0
 801e474:	d105      	bne.n	801e482 <ip4_frag+0x132>
        poff = 0;
 801e476:	2300      	movs	r3, #0
 801e478:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801e47a:	68fb      	ldr	r3, [r7, #12]
 801e47c:	681b      	ldr	r3, [r3, #0]
 801e47e:	60fb      	str	r3, [r7, #12]
        continue;
 801e480:	e041      	b.n	801e506 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801e482:	f7ff ff0d 	bl	801e2a0 <ip_frag_alloc_pbuf_custom_ref>
 801e486:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801e488:	69bb      	ldr	r3, [r7, #24]
 801e48a:	2b00      	cmp	r3, #0
 801e48c:	d103      	bne.n	801e496 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801e48e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e490:	f7f4 fe98 	bl	80131c4 <pbuf_free>
        goto memerr;
 801e494:	e08f      	b.n	801e5b6 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e496:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801e498:	68fb      	ldr	r3, [r7, #12]
 801e49a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e49c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801e49e:	4413      	add	r3, r2
 801e4a0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801e4a4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801e4a8:	9201      	str	r2, [sp, #4]
 801e4aa:	9300      	str	r3, [sp, #0]
 801e4ac:	4603      	mov	r3, r0
 801e4ae:	2241      	movs	r2, #65	; 0x41
 801e4b0:	2000      	movs	r0, #0
 801e4b2:	f7f4 fccd 	bl	8012e50 <pbuf_alloced_custom>
 801e4b6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801e4b8:	697b      	ldr	r3, [r7, #20]
 801e4ba:	2b00      	cmp	r3, #0
 801e4bc:	d106      	bne.n	801e4cc <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801e4be:	69b8      	ldr	r0, [r7, #24]
 801e4c0:	f7ff fef6 	bl	801e2b0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801e4c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e4c6:	f7f4 fe7d 	bl	80131c4 <pbuf_free>
        goto memerr;
 801e4ca:	e074      	b.n	801e5b6 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801e4cc:	68f8      	ldr	r0, [r7, #12]
 801e4ce:	f7f4 ff1f 	bl	8013310 <pbuf_ref>
      pcr->original = p;
 801e4d2:	69bb      	ldr	r3, [r7, #24]
 801e4d4:	68fa      	ldr	r2, [r7, #12]
 801e4d6:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801e4d8:	69bb      	ldr	r3, [r7, #24]
 801e4da:	4a3f      	ldr	r2, [pc, #252]	; (801e5d8 <ip4_frag+0x288>)
 801e4dc:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801e4de:	6979      	ldr	r1, [r7, #20]
 801e4e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e4e2:	f7f4 ff3d 	bl	8013360 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801e4e6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801e4ea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801e4ee:	1ad3      	subs	r3, r2, r3
 801e4f0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801e4f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801e4f8:	2b00      	cmp	r3, #0
 801e4fa:	d004      	beq.n	801e506 <ip4_frag+0x1b6>
        poff = 0;
 801e4fc:	2300      	movs	r3, #0
 801e4fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801e500:	68fb      	ldr	r3, [r7, #12]
 801e502:	681b      	ldr	r3, [r3, #0]
 801e504:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801e506:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801e50a:	2b00      	cmp	r3, #0
 801e50c:	d196      	bne.n	801e43c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801e50e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801e510:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801e514:	4413      	add	r3, r2
 801e516:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801e518:	68bb      	ldr	r3, [r7, #8]
 801e51a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e51c:	f1a3 0213 	sub.w	r2, r3, #19
 801e520:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801e524:	429a      	cmp	r2, r3
 801e526:	bfcc      	ite	gt
 801e528:	2301      	movgt	r3, #1
 801e52a:	2300      	movle	r3, #0
 801e52c:	b2db      	uxtb	r3, r3
 801e52e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801e530:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801e534:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e538:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801e53a:	6a3b      	ldr	r3, [r7, #32]
 801e53c:	2b00      	cmp	r3, #0
 801e53e:	d002      	beq.n	801e546 <ip4_frag+0x1f6>
 801e540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e542:	2b00      	cmp	r3, #0
 801e544:	d003      	beq.n	801e54e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801e546:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801e548:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801e54c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e54e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801e550:	4618      	mov	r0, r3
 801e552:	f7f3 fa7f 	bl	8011a54 <lwip_htons>
 801e556:	4603      	mov	r3, r0
 801e558:	461a      	mov	r2, r3
 801e55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e55c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e55e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801e560:	3314      	adds	r3, #20
 801e562:	b29b      	uxth	r3, r3
 801e564:	4618      	mov	r0, r3
 801e566:	f7f3 fa75 	bl	8011a54 <lwip_htons>
 801e56a:	4603      	mov	r3, r0
 801e56c:	461a      	mov	r2, r3
 801e56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e570:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801e572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e574:	2200      	movs	r2, #0
 801e576:	729a      	strb	r2, [r3, #10]
 801e578:	2200      	movs	r2, #0
 801e57a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801e57c:	68bb      	ldr	r3, [r7, #8]
 801e57e:	695b      	ldr	r3, [r3, #20]
 801e580:	687a      	ldr	r2, [r7, #4]
 801e582:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801e584:	68b8      	ldr	r0, [r7, #8]
 801e586:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801e588:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e58a:	f7f4 fe1b 	bl	80131c4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801e58e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801e592:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801e594:	1ad3      	subs	r3, r2, r3
 801e596:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801e59a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801e59e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801e5a0:	4413      	add	r3, r2
 801e5a2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801e5a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801e5aa:	2b00      	cmp	r3, #0
 801e5ac:	f47f af19 	bne.w	801e3e2 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801e5b0:	2300      	movs	r3, #0
 801e5b2:	e002      	b.n	801e5ba <ip4_frag+0x26a>
      goto memerr;
 801e5b4:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801e5b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 801e5ba:	4618      	mov	r0, r3
 801e5bc:	3748      	adds	r7, #72	; 0x48
 801e5be:	46bd      	mov	sp, r7
 801e5c0:	bd80      	pop	{r7, pc}
 801e5c2:	bf00      	nop
 801e5c4:	08024648 	.word	0x08024648
 801e5c8:	08024824 	.word	0x08024824
 801e5cc:	08024690 	.word	0x08024690
 801e5d0:	08024840 	.word	0x08024840
 801e5d4:	08024860 	.word	0x08024860
 801e5d8:	0801e2e9 	.word	0x0801e2e9

0801e5dc <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801e5dc:	b580      	push	{r7, lr}
 801e5de:	b086      	sub	sp, #24
 801e5e0:	af00      	add	r7, sp, #0
 801e5e2:	6078      	str	r0, [r7, #4]
 801e5e4:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801e5e6:	230e      	movs	r3, #14
 801e5e8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801e5ea:	687b      	ldr	r3, [r7, #4]
 801e5ec:	895b      	ldrh	r3, [r3, #10]
 801e5ee:	2b0e      	cmp	r3, #14
 801e5f0:	d96e      	bls.n	801e6d0 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801e5f2:	687b      	ldr	r3, [r7, #4]
 801e5f4:	7bdb      	ldrb	r3, [r3, #15]
 801e5f6:	2b00      	cmp	r3, #0
 801e5f8:	d106      	bne.n	801e608 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801e5fa:	683b      	ldr	r3, [r7, #0]
 801e5fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801e600:	3301      	adds	r3, #1
 801e602:	b2da      	uxtb	r2, r3
 801e604:	687b      	ldr	r3, [r7, #4]
 801e606:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801e608:	687b      	ldr	r3, [r7, #4]
 801e60a:	685b      	ldr	r3, [r3, #4]
 801e60c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801e60e:	693b      	ldr	r3, [r7, #16]
 801e610:	7b1a      	ldrb	r2, [r3, #12]
 801e612:	7b5b      	ldrb	r3, [r3, #13]
 801e614:	021b      	lsls	r3, r3, #8
 801e616:	4313      	orrs	r3, r2
 801e618:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801e61a:	693b      	ldr	r3, [r7, #16]
 801e61c:	781b      	ldrb	r3, [r3, #0]
 801e61e:	f003 0301 	and.w	r3, r3, #1
 801e622:	2b00      	cmp	r3, #0
 801e624:	d023      	beq.n	801e66e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801e626:	693b      	ldr	r3, [r7, #16]
 801e628:	781b      	ldrb	r3, [r3, #0]
 801e62a:	2b01      	cmp	r3, #1
 801e62c:	d10f      	bne.n	801e64e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e62e:	693b      	ldr	r3, [r7, #16]
 801e630:	785b      	ldrb	r3, [r3, #1]
 801e632:	2b00      	cmp	r3, #0
 801e634:	d11b      	bne.n	801e66e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801e636:	693b      	ldr	r3, [r7, #16]
 801e638:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e63a:	2b5e      	cmp	r3, #94	; 0x5e
 801e63c:	d117      	bne.n	801e66e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801e63e:	687b      	ldr	r3, [r7, #4]
 801e640:	7b5b      	ldrb	r3, [r3, #13]
 801e642:	f043 0310 	orr.w	r3, r3, #16
 801e646:	b2da      	uxtb	r2, r3
 801e648:	687b      	ldr	r3, [r7, #4]
 801e64a:	735a      	strb	r2, [r3, #13]
 801e64c:	e00f      	b.n	801e66e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801e64e:	693b      	ldr	r3, [r7, #16]
 801e650:	2206      	movs	r2, #6
 801e652:	4928      	ldr	r1, [pc, #160]	; (801e6f4 <ethernet_input+0x118>)
 801e654:	4618      	mov	r0, r3
 801e656:	f001 faa0 	bl	801fb9a <memcmp>
 801e65a:	4603      	mov	r3, r0
 801e65c:	2b00      	cmp	r3, #0
 801e65e:	d106      	bne.n	801e66e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801e660:	687b      	ldr	r3, [r7, #4]
 801e662:	7b5b      	ldrb	r3, [r3, #13]
 801e664:	f043 0308 	orr.w	r3, r3, #8
 801e668:	b2da      	uxtb	r2, r3
 801e66a:	687b      	ldr	r3, [r7, #4]
 801e66c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801e66e:	89fb      	ldrh	r3, [r7, #14]
 801e670:	2b08      	cmp	r3, #8
 801e672:	d003      	beq.n	801e67c <ethernet_input+0xa0>
 801e674:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801e678:	d014      	beq.n	801e6a4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801e67a:	e032      	b.n	801e6e2 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e67c:	683b      	ldr	r3, [r7, #0]
 801e67e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e682:	f003 0308 	and.w	r3, r3, #8
 801e686:	2b00      	cmp	r3, #0
 801e688:	d024      	beq.n	801e6d4 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e68a:	8afb      	ldrh	r3, [r7, #22]
 801e68c:	4619      	mov	r1, r3
 801e68e:	6878      	ldr	r0, [r7, #4]
 801e690:	f7f4 fd12 	bl	80130b8 <pbuf_remove_header>
 801e694:	4603      	mov	r3, r0
 801e696:	2b00      	cmp	r3, #0
 801e698:	d11e      	bne.n	801e6d8 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801e69a:	6839      	ldr	r1, [r7, #0]
 801e69c:	6878      	ldr	r0, [r7, #4]
 801e69e:	f7fe ff09 	bl	801d4b4 <ip4_input>
      break;
 801e6a2:	e013      	b.n	801e6cc <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e6a4:	683b      	ldr	r3, [r7, #0]
 801e6a6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e6aa:	f003 0308 	and.w	r3, r3, #8
 801e6ae:	2b00      	cmp	r3, #0
 801e6b0:	d014      	beq.n	801e6dc <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e6b2:	8afb      	ldrh	r3, [r7, #22]
 801e6b4:	4619      	mov	r1, r3
 801e6b6:	6878      	ldr	r0, [r7, #4]
 801e6b8:	f7f4 fcfe 	bl	80130b8 <pbuf_remove_header>
 801e6bc:	4603      	mov	r3, r0
 801e6be:	2b00      	cmp	r3, #0
 801e6c0:	d10e      	bne.n	801e6e0 <ethernet_input+0x104>
        etharp_input(p, netif);
 801e6c2:	6839      	ldr	r1, [r7, #0]
 801e6c4:	6878      	ldr	r0, [r7, #4]
 801e6c6:	f7fe f8a5 	bl	801c814 <etharp_input>
      break;
 801e6ca:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801e6cc:	2300      	movs	r3, #0
 801e6ce:	e00c      	b.n	801e6ea <ethernet_input+0x10e>
    goto free_and_return;
 801e6d0:	bf00      	nop
 801e6d2:	e006      	b.n	801e6e2 <ethernet_input+0x106>
        goto free_and_return;
 801e6d4:	bf00      	nop
 801e6d6:	e004      	b.n	801e6e2 <ethernet_input+0x106>
        goto free_and_return;
 801e6d8:	bf00      	nop
 801e6da:	e002      	b.n	801e6e2 <ethernet_input+0x106>
        goto free_and_return;
 801e6dc:	bf00      	nop
 801e6de:	e000      	b.n	801e6e2 <ethernet_input+0x106>
        goto free_and_return;
 801e6e0:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801e6e2:	6878      	ldr	r0, [r7, #4]
 801e6e4:	f7f4 fd6e 	bl	80131c4 <pbuf_free>
  return ERR_OK;
 801e6e8:	2300      	movs	r3, #0
}
 801e6ea:	4618      	mov	r0, r3
 801e6ec:	3718      	adds	r7, #24
 801e6ee:	46bd      	mov	sp, r7
 801e6f0:	bd80      	pop	{r7, pc}
 801e6f2:	bf00      	nop
 801e6f4:	08024b94 	.word	0x08024b94

0801e6f8 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801e6f8:	b580      	push	{r7, lr}
 801e6fa:	b086      	sub	sp, #24
 801e6fc:	af00      	add	r7, sp, #0
 801e6fe:	60f8      	str	r0, [r7, #12]
 801e700:	60b9      	str	r1, [r7, #8]
 801e702:	607a      	str	r2, [r7, #4]
 801e704:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801e706:	8c3b      	ldrh	r3, [r7, #32]
 801e708:	4618      	mov	r0, r3
 801e70a:	f7f3 f9a3 	bl	8011a54 <lwip_htons>
 801e70e:	4603      	mov	r3, r0
 801e710:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801e712:	210e      	movs	r1, #14
 801e714:	68b8      	ldr	r0, [r7, #8]
 801e716:	f7f4 fcbf 	bl	8013098 <pbuf_add_header>
 801e71a:	4603      	mov	r3, r0
 801e71c:	2b00      	cmp	r3, #0
 801e71e:	d125      	bne.n	801e76c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801e720:	68bb      	ldr	r3, [r7, #8]
 801e722:	685b      	ldr	r3, [r3, #4]
 801e724:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801e726:	693b      	ldr	r3, [r7, #16]
 801e728:	8afa      	ldrh	r2, [r7, #22]
 801e72a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801e72c:	693b      	ldr	r3, [r7, #16]
 801e72e:	2206      	movs	r2, #6
 801e730:	6839      	ldr	r1, [r7, #0]
 801e732:	4618      	mov	r0, r3
 801e734:	f001 fa3f 	bl	801fbb6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801e738:	693b      	ldr	r3, [r7, #16]
 801e73a:	3306      	adds	r3, #6
 801e73c:	2206      	movs	r2, #6
 801e73e:	6879      	ldr	r1, [r7, #4]
 801e740:	4618      	mov	r0, r3
 801e742:	f001 fa38 	bl	801fbb6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801e746:	68fb      	ldr	r3, [r7, #12]
 801e748:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e74c:	2b06      	cmp	r3, #6
 801e74e:	d006      	beq.n	801e75e <ethernet_output+0x66>
 801e750:	4b0a      	ldr	r3, [pc, #40]	; (801e77c <ethernet_output+0x84>)
 801e752:	f44f 7299 	mov.w	r2, #306	; 0x132
 801e756:	490a      	ldr	r1, [pc, #40]	; (801e780 <ethernet_output+0x88>)
 801e758:	480a      	ldr	r0, [pc, #40]	; (801e784 <ethernet_output+0x8c>)
 801e75a:	f001 fa9d 	bl	801fc98 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801e75e:	68fb      	ldr	r3, [r7, #12]
 801e760:	699b      	ldr	r3, [r3, #24]
 801e762:	68b9      	ldr	r1, [r7, #8]
 801e764:	68f8      	ldr	r0, [r7, #12]
 801e766:	4798      	blx	r3
 801e768:	4603      	mov	r3, r0
 801e76a:	e002      	b.n	801e772 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801e76c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801e76e:	f06f 0301 	mvn.w	r3, #1
}
 801e772:	4618      	mov	r0, r3
 801e774:	3718      	adds	r7, #24
 801e776:	46bd      	mov	sp, r7
 801e778:	bd80      	pop	{r7, pc}
 801e77a:	bf00      	nop
 801e77c:	08024870 	.word	0x08024870
 801e780:	080248a8 	.word	0x080248a8
 801e784:	080248dc 	.word	0x080248dc

0801e788 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801e788:	b580      	push	{r7, lr}
 801e78a:	b082      	sub	sp, #8
 801e78c:	af00      	add	r7, sp, #0
 801e78e:	6078      	str	r0, [r7, #4]
 801e790:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801e792:	683b      	ldr	r3, [r7, #0]
 801e794:	2200      	movs	r2, #0
 801e796:	2104      	movs	r1, #4
 801e798:	4618      	mov	r0, r3
 801e79a:	f7ed fa65 	bl	800bc68 <osMessageQueueNew>
 801e79e:	4602      	mov	r2, r0
 801e7a0:	687b      	ldr	r3, [r7, #4]
 801e7a2:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801e7a4:	687b      	ldr	r3, [r7, #4]
 801e7a6:	681b      	ldr	r3, [r3, #0]
 801e7a8:	2b00      	cmp	r3, #0
 801e7aa:	d102      	bne.n	801e7b2 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801e7ac:	f04f 33ff 	mov.w	r3, #4294967295
 801e7b0:	e000      	b.n	801e7b4 <sys_mbox_new+0x2c>

  return ERR_OK;
 801e7b2:	2300      	movs	r3, #0
}
 801e7b4:	4618      	mov	r0, r3
 801e7b6:	3708      	adds	r7, #8
 801e7b8:	46bd      	mov	sp, r7
 801e7ba:	bd80      	pop	{r7, pc}

0801e7bc <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801e7bc:	b580      	push	{r7, lr}
 801e7be:	b082      	sub	sp, #8
 801e7c0:	af00      	add	r7, sp, #0
 801e7c2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801e7c4:	687b      	ldr	r3, [r7, #4]
 801e7c6:	681b      	ldr	r3, [r3, #0]
 801e7c8:	4618      	mov	r0, r3
 801e7ca:	f7ed fb7f 	bl	800becc <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 801e7ce:	687b      	ldr	r3, [r7, #4]
 801e7d0:	681b      	ldr	r3, [r3, #0]
 801e7d2:	4618      	mov	r0, r3
 801e7d4:	f7ed fb9a 	bl	800bf0c <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801e7d8:	bf00      	nop
 801e7da:	3708      	adds	r7, #8
 801e7dc:	46bd      	mov	sp, r7
 801e7de:	bd80      	pop	{r7, pc}

0801e7e0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801e7e0:	b580      	push	{r7, lr}
 801e7e2:	b084      	sub	sp, #16
 801e7e4:	af00      	add	r7, sp, #0
 801e7e6:	6078      	str	r0, [r7, #4]
 801e7e8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801e7ea:	687b      	ldr	r3, [r7, #4]
 801e7ec:	6818      	ldr	r0, [r3, #0]
 801e7ee:	4639      	mov	r1, r7
 801e7f0:	2300      	movs	r3, #0
 801e7f2:	2200      	movs	r2, #0
 801e7f4:	f7ed faac 	bl	800bd50 <osMessageQueuePut>
 801e7f8:	4603      	mov	r3, r0
 801e7fa:	2b00      	cmp	r3, #0
 801e7fc:	d102      	bne.n	801e804 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801e7fe:	2300      	movs	r3, #0
 801e800:	73fb      	strb	r3, [r7, #15]
 801e802:	e001      	b.n	801e808 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801e804:	23ff      	movs	r3, #255	; 0xff
 801e806:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801e808:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801e80c:	4618      	mov	r0, r3
 801e80e:	3710      	adds	r7, #16
 801e810:	46bd      	mov	sp, r7
 801e812:	bd80      	pop	{r7, pc}

0801e814 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801e814:	b580      	push	{r7, lr}
 801e816:	b086      	sub	sp, #24
 801e818:	af00      	add	r7, sp, #0
 801e81a:	60f8      	str	r0, [r7, #12]
 801e81c:	60b9      	str	r1, [r7, #8]
 801e81e:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801e820:	f7ec fe4e 	bl	800b4c0 <osKernelGetTickCount>
 801e824:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801e826:	687b      	ldr	r3, [r7, #4]
 801e828:	2b00      	cmp	r3, #0
 801e82a:	d013      	beq.n	801e854 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801e82c:	68fb      	ldr	r3, [r7, #12]
 801e82e:	6818      	ldr	r0, [r3, #0]
 801e830:	687b      	ldr	r3, [r7, #4]
 801e832:	2200      	movs	r2, #0
 801e834:	68b9      	ldr	r1, [r7, #8]
 801e836:	f7ed faeb 	bl	800be10 <osMessageQueueGet>
 801e83a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801e83c:	693b      	ldr	r3, [r7, #16]
 801e83e:	2b00      	cmp	r3, #0
 801e840:	d105      	bne.n	801e84e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801e842:	f7ec fe3d 	bl	800b4c0 <osKernelGetTickCount>
 801e846:	4602      	mov	r2, r0
 801e848:	697b      	ldr	r3, [r7, #20]
 801e84a:	1ad3      	subs	r3, r2, r3
 801e84c:	e00f      	b.n	801e86e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e84e:	f04f 33ff 	mov.w	r3, #4294967295
 801e852:	e00c      	b.n	801e86e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801e854:	68fb      	ldr	r3, [r7, #12]
 801e856:	6818      	ldr	r0, [r3, #0]
 801e858:	f04f 33ff 	mov.w	r3, #4294967295
 801e85c:	2200      	movs	r2, #0
 801e85e:	68b9      	ldr	r1, [r7, #8]
 801e860:	f7ed fad6 	bl	800be10 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801e864:	f7ec fe2c 	bl	800b4c0 <osKernelGetTickCount>
 801e868:	4602      	mov	r2, r0
 801e86a:	697b      	ldr	r3, [r7, #20]
 801e86c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801e86e:	4618      	mov	r0, r3
 801e870:	3718      	adds	r7, #24
 801e872:	46bd      	mov	sp, r7
 801e874:	bd80      	pop	{r7, pc}

0801e876 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801e876:	b580      	push	{r7, lr}
 801e878:	b082      	sub	sp, #8
 801e87a:	af00      	add	r7, sp, #0
 801e87c:	6078      	str	r0, [r7, #4]
 801e87e:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 801e880:	687b      	ldr	r3, [r7, #4]
 801e882:	6818      	ldr	r0, [r3, #0]
 801e884:	2300      	movs	r3, #0
 801e886:	2200      	movs	r2, #0
 801e888:	6839      	ldr	r1, [r7, #0]
 801e88a:	f7ed fac1 	bl	800be10 <osMessageQueueGet>
 801e88e:	4603      	mov	r3, r0
 801e890:	2b00      	cmp	r3, #0
 801e892:	d101      	bne.n	801e898 <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 801e894:	2300      	movs	r3, #0
 801e896:	e001      	b.n	801e89c <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801e898:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801e89c:	4618      	mov	r0, r3
 801e89e:	3708      	adds	r7, #8
 801e8a0:	46bd      	mov	sp, r7
 801e8a2:	bd80      	pop	{r7, pc}

0801e8a4 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801e8a4:	b480      	push	{r7}
 801e8a6:	b083      	sub	sp, #12
 801e8a8:	af00      	add	r7, sp, #0
 801e8aa:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801e8ac:	687b      	ldr	r3, [r7, #4]
 801e8ae:	681b      	ldr	r3, [r3, #0]
 801e8b0:	2b00      	cmp	r3, #0
 801e8b2:	d101      	bne.n	801e8b8 <sys_mbox_valid+0x14>
    return 0;
 801e8b4:	2300      	movs	r3, #0
 801e8b6:	e000      	b.n	801e8ba <sys_mbox_valid+0x16>
  else
    return 1;
 801e8b8:	2301      	movs	r3, #1
}
 801e8ba:	4618      	mov	r0, r3
 801e8bc:	370c      	adds	r7, #12
 801e8be:	46bd      	mov	sp, r7
 801e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8c4:	4770      	bx	lr

0801e8c6 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801e8c6:	b480      	push	{r7}
 801e8c8:	b083      	sub	sp, #12
 801e8ca:	af00      	add	r7, sp, #0
 801e8cc:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801e8ce:	687b      	ldr	r3, [r7, #4]
 801e8d0:	2200      	movs	r2, #0
 801e8d2:	601a      	str	r2, [r3, #0]
}
 801e8d4:	bf00      	nop
 801e8d6:	370c      	adds	r7, #12
 801e8d8:	46bd      	mov	sp, r7
 801e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8de:	4770      	bx	lr

0801e8e0 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801e8e0:	b580      	push	{r7, lr}
 801e8e2:	b082      	sub	sp, #8
 801e8e4:	af00      	add	r7, sp, #0
 801e8e6:	6078      	str	r0, [r7, #4]
 801e8e8:	460b      	mov	r3, r1
 801e8ea:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 801e8ec:	78fb      	ldrb	r3, [r7, #3]
 801e8ee:	2200      	movs	r2, #0
 801e8f0:	4619      	mov	r1, r3
 801e8f2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801e8f6:	f7ed f873 	bl	800b9e0 <osSemaphoreNew>
 801e8fa:	4602      	mov	r2, r0
 801e8fc:	687b      	ldr	r3, [r7, #4]
 801e8fe:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 801e900:	687b      	ldr	r3, [r7, #4]
 801e902:	681b      	ldr	r3, [r3, #0]
 801e904:	2b00      	cmp	r3, #0
 801e906:	d102      	bne.n	801e90e <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e908:	f04f 33ff 	mov.w	r3, #4294967295
 801e90c:	e009      	b.n	801e922 <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 801e90e:	78fb      	ldrb	r3, [r7, #3]
 801e910:	2b00      	cmp	r3, #0
 801e912:	d105      	bne.n	801e920 <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 801e914:	687b      	ldr	r3, [r7, #4]
 801e916:	681b      	ldr	r3, [r3, #0]
 801e918:	2100      	movs	r1, #0
 801e91a:	4618      	mov	r0, r3
 801e91c:	f7ed f8ea 	bl	800baf4 <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801e920:	2300      	movs	r3, #0
}
 801e922:	4618      	mov	r0, r3
 801e924:	3708      	adds	r7, #8
 801e926:	46bd      	mov	sp, r7
 801e928:	bd80      	pop	{r7, pc}

0801e92a <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801e92a:	b580      	push	{r7, lr}
 801e92c:	b084      	sub	sp, #16
 801e92e:	af00      	add	r7, sp, #0
 801e930:	6078      	str	r0, [r7, #4]
 801e932:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
#else
  uint32_t starttime = osKernelGetTickCount();
 801e934:	f7ec fdc4 	bl	800b4c0 <osKernelGetTickCount>
 801e938:	60f8      	str	r0, [r7, #12]
#endif
  if(timeout != 0)
 801e93a:	683b      	ldr	r3, [r7, #0]
 801e93c:	2b00      	cmp	r3, #0
 801e93e:	d011      	beq.n	801e964 <sys_arch_sem_wait+0x3a>
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
    {
      return (osKernelSysTick() - starttime);
#else
    if(osSemaphoreAcquire(*sem, timeout) == osOK)
 801e940:	687b      	ldr	r3, [r7, #4]
 801e942:	681b      	ldr	r3, [r3, #0]
 801e944:	6839      	ldr	r1, [r7, #0]
 801e946:	4618      	mov	r0, r3
 801e948:	f7ed f8d4 	bl	800baf4 <osSemaphoreAcquire>
 801e94c:	4603      	mov	r3, r0
 801e94e:	2b00      	cmp	r3, #0
 801e950:	d105      	bne.n	801e95e <sys_arch_sem_wait+0x34>
    {
        return (osKernelGetTickCount() - starttime);
 801e952:	f7ec fdb5 	bl	800b4c0 <osKernelGetTickCount>
 801e956:	4602      	mov	r2, r0
 801e958:	68fb      	ldr	r3, [r7, #12]
 801e95a:	1ad3      	subs	r3, r2, r3
 801e95c:	e012      	b.n	801e984 <sys_arch_sem_wait+0x5a>
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e95e:	f04f 33ff 	mov.w	r3, #4294967295
 801e962:	e00f      	b.n	801e984 <sys_arch_sem_wait+0x5a>
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
    return (osKernelSysTick() - starttime);
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
 801e964:	bf00      	nop
 801e966:	687b      	ldr	r3, [r7, #4]
 801e968:	681b      	ldr	r3, [r3, #0]
 801e96a:	f04f 31ff 	mov.w	r1, #4294967295
 801e96e:	4618      	mov	r0, r3
 801e970:	f7ed f8c0 	bl	800baf4 <osSemaphoreAcquire>
 801e974:	4603      	mov	r3, r0
 801e976:	2b00      	cmp	r3, #0
 801e978:	d1f5      	bne.n	801e966 <sys_arch_sem_wait+0x3c>
    return (osKernelGetTickCount() - starttime);
 801e97a:	f7ec fda1 	bl	800b4c0 <osKernelGetTickCount>
 801e97e:	4602      	mov	r2, r0
 801e980:	68fb      	ldr	r3, [r7, #12]
 801e982:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801e984:	4618      	mov	r0, r3
 801e986:	3710      	adds	r7, #16
 801e988:	46bd      	mov	sp, r7
 801e98a:	bd80      	pop	{r7, pc}

0801e98c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801e98c:	b580      	push	{r7, lr}
 801e98e:	b082      	sub	sp, #8
 801e990:	af00      	add	r7, sp, #0
 801e992:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801e994:	687b      	ldr	r3, [r7, #4]
 801e996:	681b      	ldr	r3, [r3, #0]
 801e998:	4618      	mov	r0, r3
 801e99a:	f7ed f8fd 	bl	800bb98 <osSemaphoreRelease>
}
 801e99e:	bf00      	nop
 801e9a0:	3708      	adds	r7, #8
 801e9a2:	46bd      	mov	sp, r7
 801e9a4:	bd80      	pop	{r7, pc}

0801e9a6 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801e9a6:	b580      	push	{r7, lr}
 801e9a8:	b082      	sub	sp, #8
 801e9aa:	af00      	add	r7, sp, #0
 801e9ac:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801e9ae:	687b      	ldr	r3, [r7, #4]
 801e9b0:	681b      	ldr	r3, [r3, #0]
 801e9b2:	4618      	mov	r0, r3
 801e9b4:	f7ed f934 	bl	800bc20 <osSemaphoreDelete>
}
 801e9b8:	bf00      	nop
 801e9ba:	3708      	adds	r7, #8
 801e9bc:	46bd      	mov	sp, r7
 801e9be:	bd80      	pop	{r7, pc}

0801e9c0 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801e9c0:	b480      	push	{r7}
 801e9c2:	b083      	sub	sp, #12
 801e9c4:	af00      	add	r7, sp, #0
 801e9c6:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801e9c8:	687b      	ldr	r3, [r7, #4]
 801e9ca:	681b      	ldr	r3, [r3, #0]
 801e9cc:	2b00      	cmp	r3, #0
 801e9ce:	d101      	bne.n	801e9d4 <sys_sem_valid+0x14>
    return 0;
 801e9d0:	2300      	movs	r3, #0
 801e9d2:	e000      	b.n	801e9d6 <sys_sem_valid+0x16>
  else
    return 1;
 801e9d4:	2301      	movs	r3, #1
}
 801e9d6:	4618      	mov	r0, r3
 801e9d8:	370c      	adds	r7, #12
 801e9da:	46bd      	mov	sp, r7
 801e9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e9e0:	4770      	bx	lr

0801e9e2 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801e9e2:	b480      	push	{r7}
 801e9e4:	b083      	sub	sp, #12
 801e9e6:	af00      	add	r7, sp, #0
 801e9e8:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801e9ea:	687b      	ldr	r3, [r7, #4]
 801e9ec:	2200      	movs	r2, #0
 801e9ee:	601a      	str	r2, [r3, #0]
}
 801e9f0:	bf00      	nop
 801e9f2:	370c      	adds	r7, #12
 801e9f4:	46bd      	mov	sp, r7
 801e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e9fa:	4770      	bx	lr

0801e9fc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e9fc:	b580      	push	{r7, lr}
 801e9fe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801ea00:	2000      	movs	r0, #0
 801ea02:	f7ec fedf 	bl	800b7c4 <osMutexNew>
 801ea06:	4603      	mov	r3, r0
 801ea08:	4a01      	ldr	r2, [pc, #4]	; (801ea10 <sys_init+0x14>)
 801ea0a:	6013      	str	r3, [r2, #0]
#endif
}
 801ea0c:	bf00      	nop
 801ea0e:	bd80      	pop	{r7, pc}
 801ea10:	20013a3c 	.word	0x20013a3c

0801ea14 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801ea14:	b580      	push	{r7, lr}
 801ea16:	b082      	sub	sp, #8
 801ea18:	af00      	add	r7, sp, #0
 801ea1a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801ea1c:	2000      	movs	r0, #0
 801ea1e:	f7ec fed1 	bl	800b7c4 <osMutexNew>
 801ea22:	4602      	mov	r2, r0
 801ea24:	687b      	ldr	r3, [r7, #4]
 801ea26:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801ea28:	687b      	ldr	r3, [r7, #4]
 801ea2a:	681b      	ldr	r3, [r3, #0]
 801ea2c:	2b00      	cmp	r3, #0
 801ea2e:	d102      	bne.n	801ea36 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801ea30:	f04f 33ff 	mov.w	r3, #4294967295
 801ea34:	e000      	b.n	801ea38 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801ea36:	2300      	movs	r3, #0
}
 801ea38:	4618      	mov	r0, r3
 801ea3a:	3708      	adds	r7, #8
 801ea3c:	46bd      	mov	sp, r7
 801ea3e:	bd80      	pop	{r7, pc}

0801ea40 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801ea40:	b580      	push	{r7, lr}
 801ea42:	b082      	sub	sp, #8
 801ea44:	af00      	add	r7, sp, #0
 801ea46:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801ea48:	687b      	ldr	r3, [r7, #4]
 801ea4a:	681b      	ldr	r3, [r3, #0]
 801ea4c:	f04f 31ff 	mov.w	r1, #4294967295
 801ea50:	4618      	mov	r0, r3
 801ea52:	f7ec ff3d 	bl	800b8d0 <osMutexAcquire>
#endif
}
 801ea56:	bf00      	nop
 801ea58:	3708      	adds	r7, #8
 801ea5a:	46bd      	mov	sp, r7
 801ea5c:	bd80      	pop	{r7, pc}

0801ea5e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801ea5e:	b580      	push	{r7, lr}
 801ea60:	b082      	sub	sp, #8
 801ea62:	af00      	add	r7, sp, #0
 801ea64:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801ea66:	687b      	ldr	r3, [r7, #4]
 801ea68:	681b      	ldr	r3, [r3, #0]
 801ea6a:	4618      	mov	r0, r3
 801ea6c:	f7ec ff7b 	bl	800b966 <osMutexRelease>
}
 801ea70:	bf00      	nop
 801ea72:	3708      	adds	r7, #8
 801ea74:	46bd      	mov	sp, r7
 801ea76:	bd80      	pop	{r7, pc}

0801ea78 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801ea78:	b580      	push	{r7, lr}
 801ea7a:	b08e      	sub	sp, #56	; 0x38
 801ea7c:	af00      	add	r7, sp, #0
 801ea7e:	60f8      	str	r0, [r7, #12]
 801ea80:	60b9      	str	r1, [r7, #8]
 801ea82:	607a      	str	r2, [r7, #4]
 801ea84:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801ea86:	f107 0314 	add.w	r3, r7, #20
 801ea8a:	2224      	movs	r2, #36	; 0x24
 801ea8c:	2100      	movs	r1, #0
 801ea8e:	4618      	mov	r0, r3
 801ea90:	f001 f89f 	bl	801fbd2 <memset>
 801ea94:	68fb      	ldr	r3, [r7, #12]
 801ea96:	617b      	str	r3, [r7, #20]
 801ea98:	683b      	ldr	r3, [r7, #0]
 801ea9a:	62bb      	str	r3, [r7, #40]	; 0x28
 801ea9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801ea9e:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801eaa0:	f107 0314 	add.w	r3, r7, #20
 801eaa4:	461a      	mov	r2, r3
 801eaa6:	6879      	ldr	r1, [r7, #4]
 801eaa8:	68b8      	ldr	r0, [r7, #8]
 801eaaa:	f7ec fd1e 	bl	800b4ea <osThreadNew>
 801eaae:	4603      	mov	r3, r0
#endif
}
 801eab0:	4618      	mov	r0, r3
 801eab2:	3738      	adds	r7, #56	; 0x38
 801eab4:	46bd      	mov	sp, r7
 801eab6:	bd80      	pop	{r7, pc}

0801eab8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801eab8:	b580      	push	{r7, lr}
 801eaba:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801eabc:	4b04      	ldr	r3, [pc, #16]	; (801ead0 <sys_arch_protect+0x18>)
 801eabe:	681b      	ldr	r3, [r3, #0]
 801eac0:	f04f 31ff 	mov.w	r1, #4294967295
 801eac4:	4618      	mov	r0, r3
 801eac6:	f7ec ff03 	bl	800b8d0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801eaca:	2301      	movs	r3, #1
}
 801eacc:	4618      	mov	r0, r3
 801eace:	bd80      	pop	{r7, pc}
 801ead0:	20013a3c 	.word	0x20013a3c

0801ead4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801ead4:	b580      	push	{r7, lr}
 801ead6:	b082      	sub	sp, #8
 801ead8:	af00      	add	r7, sp, #0
 801eada:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801eadc:	4b04      	ldr	r3, [pc, #16]	; (801eaf0 <sys_arch_unprotect+0x1c>)
 801eade:	681b      	ldr	r3, [r3, #0]
 801eae0:	4618      	mov	r0, r3
 801eae2:	f7ec ff40 	bl	800b966 <osMutexRelease>
}
 801eae6:	bf00      	nop
 801eae8:	3708      	adds	r7, #8
 801eaea:	46bd      	mov	sp, r7
 801eaec:	bd80      	pop	{r7, pc}
 801eaee:	bf00      	nop
 801eaf0:	20013a3c 	.word	0x20013a3c

0801eaf4 <slave_crc16>:
    0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5, 0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92,
    0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C, 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40};

static void slave_crc16(modbus_slave *slave, uint8_t *buffer)
{
 801eaf4:	b480      	push	{r7}
 801eaf6:	b083      	sub	sp, #12
 801eaf8:	af00      	add	r7, sp, #0
 801eafa:	6078      	str	r0, [r7, #4]
 801eafc:	6039      	str	r1, [r7, #0]
    slave->crc_hi = 0xFF;
 801eafe:	687b      	ldr	r3, [r7, #4]
 801eb00:	22ff      	movs	r2, #255	; 0xff
 801eb02:	719a      	strb	r2, [r3, #6]
    slave->crc_lo = 0xFF;
 801eb04:	687b      	ldr	r3, [r7, #4]
 801eb06:	22ff      	movs	r2, #255	; 0xff
 801eb08:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 801eb0a:	e01c      	b.n	801eb46 <slave_crc16+0x52>
    {
        slave->buff_index = slave->crc_hi ^ *buffer++;
 801eb0c:	687b      	ldr	r3, [r7, #4]
 801eb0e:	799a      	ldrb	r2, [r3, #6]
 801eb10:	683b      	ldr	r3, [r7, #0]
 801eb12:	1c59      	adds	r1, r3, #1
 801eb14:	6039      	str	r1, [r7, #0]
 801eb16:	781b      	ldrb	r3, [r3, #0]
 801eb18:	4053      	eors	r3, r2
 801eb1a:	b2db      	uxtb	r3, r3
 801eb1c:	b29a      	uxth	r2, r3
 801eb1e:	687b      	ldr	r3, [r7, #4]
 801eb20:	815a      	strh	r2, [r3, #10]
        slave->crc_hi = slave->crc_lo ^ crc_hi[slave->buff_index];
 801eb22:	687b      	ldr	r3, [r7, #4]
 801eb24:	79da      	ldrb	r2, [r3, #7]
 801eb26:	687b      	ldr	r3, [r7, #4]
 801eb28:	895b      	ldrh	r3, [r3, #10]
 801eb2a:	4619      	mov	r1, r3
 801eb2c:	4b0d      	ldr	r3, [pc, #52]	; (801eb64 <slave_crc16+0x70>)
 801eb2e:	5c5b      	ldrb	r3, [r3, r1]
 801eb30:	4053      	eors	r3, r2
 801eb32:	b2da      	uxtb	r2, r3
 801eb34:	687b      	ldr	r3, [r7, #4]
 801eb36:	719a      	strb	r2, [r3, #6]
        slave->crc_lo = crc_lo[slave->buff_index];
 801eb38:	687b      	ldr	r3, [r7, #4]
 801eb3a:	895b      	ldrh	r3, [r3, #10]
 801eb3c:	461a      	mov	r2, r3
 801eb3e:	4b0a      	ldr	r3, [pc, #40]	; (801eb68 <slave_crc16+0x74>)
 801eb40:	5c9a      	ldrb	r2, [r3, r2]
 801eb42:	687b      	ldr	r3, [r7, #4]
 801eb44:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 801eb46:	687b      	ldr	r3, [r7, #4]
 801eb48:	891b      	ldrh	r3, [r3, #8]
 801eb4a:	1e5a      	subs	r2, r3, #1
 801eb4c:	b291      	uxth	r1, r2
 801eb4e:	687a      	ldr	r2, [r7, #4]
 801eb50:	8111      	strh	r1, [r2, #8]
 801eb52:	2b00      	cmp	r3, #0
 801eb54:	d1da      	bne.n	801eb0c <slave_crc16+0x18>
    }
}
 801eb56:	bf00      	nop
 801eb58:	bf00      	nop
 801eb5a:	370c      	adds	r7, #12
 801eb5c:	46bd      	mov	sp, r7
 801eb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb62:	4770      	bx	lr
 801eb64:	08024ba4 	.word	0x08024ba4
 801eb68:	08024ca4 	.word	0x08024ca4

0801eb6c <slave_validate_cmd>:

static osStatus_t slave_validate_cmd(modbus_slave *slave)
{
 801eb6c:	b580      	push	{r7, lr}
 801eb6e:	b082      	sub	sp, #8
 801eb70:	af00      	add	r7, sp, #0
 801eb72:	6078      	str	r0, [r7, #4]
    if (slave->rx_len < 8 || slave->rx_buf[0] != slave->slave_id)
 801eb74:	687b      	ldr	r3, [r7, #4]
 801eb76:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 801eb7a:	2b07      	cmp	r3, #7
 801eb7c:	d905      	bls.n	801eb8a <slave_validate_cmd+0x1e>
 801eb7e:	687b      	ldr	r3, [r7, #4]
 801eb80:	7b1a      	ldrb	r2, [r3, #12]
 801eb82:	687b      	ldr	r3, [r7, #4]
 801eb84:	791b      	ldrb	r3, [r3, #4]
 801eb86:	429a      	cmp	r2, r3
 801eb88:	d002      	beq.n	801eb90 <slave_validate_cmd+0x24>
    {
        return osError;
 801eb8a:	f04f 33ff 	mov.w	r3, #4294967295
 801eb8e:	e026      	b.n	801ebde <slave_validate_cmd+0x72>
    }
    slave->buff_len = slave->rx_len - 2;
 801eb90:	687b      	ldr	r3, [r7, #4]
 801eb92:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 801eb96:	3b02      	subs	r3, #2
 801eb98:	b29a      	uxth	r2, r3
 801eb9a:	687b      	ldr	r3, [r7, #4]
 801eb9c:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->rx_buf);
 801eb9e:	687b      	ldr	r3, [r7, #4]
 801eba0:	330c      	adds	r3, #12
 801eba2:	4619      	mov	r1, r3
 801eba4:	6878      	ldr	r0, [r7, #4]
 801eba6:	f7ff ffa5 	bl	801eaf4 <slave_crc16>
    if ((slave->crc_hi != slave->rx_buf[slave->rx_len - 2]) || (slave->crc_lo != slave->rx_buf[slave->rx_len - 1]))
 801ebaa:	687b      	ldr	r3, [r7, #4]
 801ebac:	799a      	ldrb	r2, [r3, #6]
 801ebae:	687b      	ldr	r3, [r7, #4]
 801ebb0:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 801ebb4:	3b02      	subs	r3, #2
 801ebb6:	6879      	ldr	r1, [r7, #4]
 801ebb8:	440b      	add	r3, r1
 801ebba:	7b1b      	ldrb	r3, [r3, #12]
 801ebbc:	429a      	cmp	r2, r3
 801ebbe:	d10a      	bne.n	801ebd6 <slave_validate_cmd+0x6a>
 801ebc0:	687b      	ldr	r3, [r7, #4]
 801ebc2:	79da      	ldrb	r2, [r3, #7]
 801ebc4:	687b      	ldr	r3, [r7, #4]
 801ebc6:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 801ebca:	3b01      	subs	r3, #1
 801ebcc:	6879      	ldr	r1, [r7, #4]
 801ebce:	440b      	add	r3, r1
 801ebd0:	7b1b      	ldrb	r3, [r3, #12]
 801ebd2:	429a      	cmp	r2, r3
 801ebd4:	d002      	beq.n	801ebdc <slave_validate_cmd+0x70>
    {
        return osError;
 801ebd6:	f04f 33ff 	mov.w	r3, #4294967295
 801ebda:	e000      	b.n	801ebde <slave_validate_cmd+0x72>
    }
    return osOK;
 801ebdc:	2300      	movs	r3, #0
}
 801ebde:	4618      	mov	r0, r3
 801ebe0:	3708      	adds	r7, #8
 801ebe2:	46bd      	mov	sp, r7
 801ebe4:	bd80      	pop	{r7, pc}

0801ebe6 <slave_handle_read_discs>:

static void slave_handle_read_discs(modbus_slave *slave)
{
 801ebe6:	b480      	push	{r7}
 801ebe8:	b087      	sub	sp, #28
 801ebea:	af00      	add	r7, sp, #0
 801ebec:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801ebee:	687b      	ldr	r3, [r7, #4]
 801ebf0:	7b9b      	ldrb	r3, [r3, #14]
 801ebf2:	b29b      	uxth	r3, r3
 801ebf4:	021b      	lsls	r3, r3, #8
 801ebf6:	b29a      	uxth	r2, r3
 801ebf8:	687b      	ldr	r3, [r7, #4]
 801ebfa:	7bdb      	ldrb	r3, [r3, #15]
 801ebfc:	b29b      	uxth	r3, r3
 801ebfe:	4413      	add	r3, r2
 801ec00:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801ec02:	687b      	ldr	r3, [r7, #4]
 801ec04:	7c1b      	ldrb	r3, [r3, #16]
 801ec06:	b29b      	uxth	r3, r3
 801ec08:	021b      	lsls	r3, r3, #8
 801ec0a:	b29a      	uxth	r2, r3
 801ec0c:	687b      	ldr	r3, [r7, #4]
 801ec0e:	7c5b      	ldrb	r3, [r3, #17]
 801ec10:	b29b      	uxth	r3, r3
 801ec12:	4413      	add	r3, r2
 801ec14:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 801ec16:	687b      	ldr	r3, [r7, #4]
 801ec18:	2200      	movs	r2, #0
 801ec1a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801ec1e:	687b      	ldr	r3, [r7, #4]
 801ec20:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ec24:	1c5a      	adds	r2, r3, #1
 801ec26:	b291      	uxth	r1, r2
 801ec28:	687a      	ldr	r2, [r7, #4]
 801ec2a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ec2e:	4619      	mov	r1, r3
 801ec30:	687b      	ldr	r3, [r7, #4]
 801ec32:	791a      	ldrb	r2, [r3, #4]
 801ec34:	687b      	ldr	r3, [r7, #4]
 801ec36:	440b      	add	r3, r1
 801ec38:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801ec3c:	8a7a      	ldrh	r2, [r7, #18]
 801ec3e:	8a3b      	ldrh	r3, [r7, #16]
 801ec40:	4413      	add	r3, r2
 801ec42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ec46:	dd20      	ble.n	801ec8a <slave_handle_read_discs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801ec48:	687b      	ldr	r3, [r7, #4]
 801ec4a:	7b5a      	ldrb	r2, [r3, #13]
 801ec4c:	687b      	ldr	r3, [r7, #4]
 801ec4e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ec52:	1c59      	adds	r1, r3, #1
 801ec54:	b288      	uxth	r0, r1
 801ec56:	6879      	ldr	r1, [r7, #4]
 801ec58:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801ec5c:	4619      	mov	r1, r3
 801ec5e:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801ec62:	b2da      	uxtb	r2, r3
 801ec64:	687b      	ldr	r3, [r7, #4]
 801ec66:	440b      	add	r3, r1
 801ec68:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801ec6c:	687b      	ldr	r3, [r7, #4]
 801ec6e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ec72:	1c5a      	adds	r2, r3, #1
 801ec74:	b291      	uxth	r1, r2
 801ec76:	687a      	ldr	r2, [r7, #4]
 801ec78:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ec7c:	461a      	mov	r2, r3
 801ec7e:	687b      	ldr	r3, [r7, #4]
 801ec80:	4413      	add	r3, r2
 801ec82:	2202      	movs	r2, #2
 801ec84:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 801ec88:	e072      	b.n	801ed70 <slave_handle_read_discs+0x18a>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 801ec8a:	8a3b      	ldrh	r3, [r7, #16]
 801ec8c:	f003 0307 	and.w	r3, r3, #7
 801ec90:	b29b      	uxth	r3, r3
 801ec92:	2b00      	cmp	r3, #0
 801ec94:	d103      	bne.n	801ec9e <slave_handle_read_discs+0xb8>
 801ec96:	8a3b      	ldrh	r3, [r7, #16]
 801ec98:	08db      	lsrs	r3, r3, #3
 801ec9a:	b29b      	uxth	r3, r3
 801ec9c:	e004      	b.n	801eca8 <slave_handle_read_discs+0xc2>
 801ec9e:	8a3b      	ldrh	r3, [r7, #16]
 801eca0:	08db      	lsrs	r3, r3, #3
 801eca2:	b29b      	uxth	r3, r3
 801eca4:	3301      	adds	r3, #1
 801eca6:	b29b      	uxth	r3, r3
 801eca8:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 801ecaa:	2300      	movs	r3, #0
 801ecac:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 801ecae:	687b      	ldr	r3, [r7, #4]
 801ecb0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ecb4:	1c5a      	adds	r2, r3, #1
 801ecb6:	b291      	uxth	r1, r2
 801ecb8:	687a      	ldr	r2, [r7, #4]
 801ecba:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ecbe:	4619      	mov	r1, r3
 801ecc0:	687b      	ldr	r3, [r7, #4]
 801ecc2:	7b5a      	ldrb	r2, [r3, #13]
 801ecc4:	687b      	ldr	r3, [r7, #4]
 801ecc6:	440b      	add	r3, r1
 801ecc8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 801eccc:	687b      	ldr	r3, [r7, #4]
 801ecce:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ecd2:	1c5a      	adds	r2, r3, #1
 801ecd4:	b291      	uxth	r1, r2
 801ecd6:	687a      	ldr	r2, [r7, #4]
 801ecd8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ecdc:	4619      	mov	r1, r3
 801ecde:	89fb      	ldrh	r3, [r7, #14]
 801ece0:	b2da      	uxtb	r2, r3
 801ece2:	687b      	ldr	r3, [r7, #4]
 801ece4:	440b      	add	r3, r1
 801ece6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 801ecea:	2300      	movs	r3, #0
 801ecec:	82bb      	strh	r3, [r7, #20]
 801ecee:	e03a      	b.n	801ed66 <slave_handle_read_discs+0x180>
            if (i % 8 == 0)
 801ecf0:	8abb      	ldrh	r3, [r7, #20]
 801ecf2:	f003 0307 	and.w	r3, r3, #7
 801ecf6:	b29b      	uxth	r3, r3
 801ecf8:	2b00      	cmp	r3, #0
 801ecfa:	d101      	bne.n	801ed00 <slave_handle_read_discs+0x11a>
                byte_data = 0x00;
 801ecfc:	2300      	movs	r3, #0
 801ecfe:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 801ed00:	8aba      	ldrh	r2, [r7, #20]
 801ed02:	8a3b      	ldrh	r3, [r7, #16]
 801ed04:	429a      	cmp	r2, r3
 801ed06:	d214      	bcs.n	801ed32 <slave_handle_read_discs+0x14c>
                byte_data = (slave->regs->discs[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 801ed08:	687b      	ldr	r3, [r7, #4]
 801ed0a:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 801ed0e:	8a79      	ldrh	r1, [r7, #18]
 801ed10:	8abb      	ldrh	r3, [r7, #20]
 801ed12:	440b      	add	r3, r1
 801ed14:	5cd3      	ldrb	r3, [r2, r3]
 801ed16:	2b01      	cmp	r3, #1
 801ed18:	d106      	bne.n	801ed28 <slave_handle_read_discs+0x142>
 801ed1a:	7dfb      	ldrb	r3, [r7, #23]
 801ed1c:	085b      	lsrs	r3, r3, #1
 801ed1e:	b2db      	uxtb	r3, r3
 801ed20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801ed24:	b2db      	uxtb	r3, r3
 801ed26:	e002      	b.n	801ed2e <slave_handle_read_discs+0x148>
 801ed28:	7dfb      	ldrb	r3, [r7, #23]
 801ed2a:	085b      	lsrs	r3, r3, #1
 801ed2c:	b2db      	uxtb	r3, r3
 801ed2e:	75fb      	strb	r3, [r7, #23]
 801ed30:	e002      	b.n	801ed38 <slave_handle_read_discs+0x152>
                byte_data = byte_data >> 1 & 0x7F;
 801ed32:	7dfb      	ldrb	r3, [r7, #23]
 801ed34:	085b      	lsrs	r3, r3, #1
 801ed36:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 801ed38:	8abb      	ldrh	r3, [r7, #20]
 801ed3a:	3301      	adds	r3, #1
 801ed3c:	f003 0307 	and.w	r3, r3, #7
 801ed40:	2b00      	cmp	r3, #0
 801ed42:	d10d      	bne.n	801ed60 <slave_handle_read_discs+0x17a>
                slave->tx_buf[slave->tx_len++] = byte_data;
 801ed44:	687b      	ldr	r3, [r7, #4]
 801ed46:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ed4a:	1c5a      	adds	r2, r3, #1
 801ed4c:	b291      	uxth	r1, r2
 801ed4e:	687a      	ldr	r2, [r7, #4]
 801ed50:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ed54:	461a      	mov	r2, r3
 801ed56:	687b      	ldr	r3, [r7, #4]
 801ed58:	4413      	add	r3, r2
 801ed5a:	7dfa      	ldrb	r2, [r7, #23]
 801ed5c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 801ed60:	8abb      	ldrh	r3, [r7, #20]
 801ed62:	3301      	adds	r3, #1
 801ed64:	82bb      	strh	r3, [r7, #20]
 801ed66:	8aba      	ldrh	r2, [r7, #20]
 801ed68:	89fb      	ldrh	r3, [r7, #14]
 801ed6a:	00db      	lsls	r3, r3, #3
 801ed6c:	429a      	cmp	r2, r3
 801ed6e:	dbbf      	blt.n	801ecf0 <slave_handle_read_discs+0x10a>
}
 801ed70:	bf00      	nop
 801ed72:	371c      	adds	r7, #28
 801ed74:	46bd      	mov	sp, r7
 801ed76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ed7a:	4770      	bx	lr

0801ed7c <slave_handle_read_coils>:

static void slave_handle_read_coils(modbus_slave *slave)
{
 801ed7c:	b480      	push	{r7}
 801ed7e:	b087      	sub	sp, #28
 801ed80:	af00      	add	r7, sp, #0
 801ed82:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801ed84:	687b      	ldr	r3, [r7, #4]
 801ed86:	7b9b      	ldrb	r3, [r3, #14]
 801ed88:	b29b      	uxth	r3, r3
 801ed8a:	021b      	lsls	r3, r3, #8
 801ed8c:	b29a      	uxth	r2, r3
 801ed8e:	687b      	ldr	r3, [r7, #4]
 801ed90:	7bdb      	ldrb	r3, [r3, #15]
 801ed92:	b29b      	uxth	r3, r3
 801ed94:	4413      	add	r3, r2
 801ed96:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801ed98:	687b      	ldr	r3, [r7, #4]
 801ed9a:	7c1b      	ldrb	r3, [r3, #16]
 801ed9c:	b29b      	uxth	r3, r3
 801ed9e:	021b      	lsls	r3, r3, #8
 801eda0:	b29a      	uxth	r2, r3
 801eda2:	687b      	ldr	r3, [r7, #4]
 801eda4:	7c5b      	ldrb	r3, [r3, #17]
 801eda6:	b29b      	uxth	r3, r3
 801eda8:	4413      	add	r3, r2
 801edaa:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 801edac:	687b      	ldr	r3, [r7, #4]
 801edae:	2200      	movs	r2, #0
 801edb0:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801edb4:	687b      	ldr	r3, [r7, #4]
 801edb6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801edba:	1c5a      	adds	r2, r3, #1
 801edbc:	b291      	uxth	r1, r2
 801edbe:	687a      	ldr	r2, [r7, #4]
 801edc0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801edc4:	4619      	mov	r1, r3
 801edc6:	687b      	ldr	r3, [r7, #4]
 801edc8:	791a      	ldrb	r2, [r3, #4]
 801edca:	687b      	ldr	r3, [r7, #4]
 801edcc:	440b      	add	r3, r1
 801edce:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801edd2:	8a7a      	ldrh	r2, [r7, #18]
 801edd4:	8a3b      	ldrh	r3, [r7, #16]
 801edd6:	4413      	add	r3, r2
 801edd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801eddc:	dd20      	ble.n	801ee20 <slave_handle_read_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801edde:	687b      	ldr	r3, [r7, #4]
 801ede0:	7b5a      	ldrb	r2, [r3, #13]
 801ede2:	687b      	ldr	r3, [r7, #4]
 801ede4:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ede8:	1c59      	adds	r1, r3, #1
 801edea:	b288      	uxth	r0, r1
 801edec:	6879      	ldr	r1, [r7, #4]
 801edee:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801edf2:	4619      	mov	r1, r3
 801edf4:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801edf8:	b2da      	uxtb	r2, r3
 801edfa:	687b      	ldr	r3, [r7, #4]
 801edfc:	440b      	add	r3, r1
 801edfe:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801ee02:	687b      	ldr	r3, [r7, #4]
 801ee04:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ee08:	1c5a      	adds	r2, r3, #1
 801ee0a:	b291      	uxth	r1, r2
 801ee0c:	687a      	ldr	r2, [r7, #4]
 801ee0e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ee12:	461a      	mov	r2, r3
 801ee14:	687b      	ldr	r3, [r7, #4]
 801ee16:	4413      	add	r3, r2
 801ee18:	2202      	movs	r2, #2
 801ee1a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 801ee1e:	e074      	b.n	801ef0a <slave_handle_read_coils+0x18e>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 801ee20:	8a3b      	ldrh	r3, [r7, #16]
 801ee22:	f003 0307 	and.w	r3, r3, #7
 801ee26:	b29b      	uxth	r3, r3
 801ee28:	2b00      	cmp	r3, #0
 801ee2a:	d103      	bne.n	801ee34 <slave_handle_read_coils+0xb8>
 801ee2c:	8a3b      	ldrh	r3, [r7, #16]
 801ee2e:	08db      	lsrs	r3, r3, #3
 801ee30:	b29b      	uxth	r3, r3
 801ee32:	e004      	b.n	801ee3e <slave_handle_read_coils+0xc2>
 801ee34:	8a3b      	ldrh	r3, [r7, #16]
 801ee36:	08db      	lsrs	r3, r3, #3
 801ee38:	b29b      	uxth	r3, r3
 801ee3a:	3301      	adds	r3, #1
 801ee3c:	b29b      	uxth	r3, r3
 801ee3e:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 801ee40:	2300      	movs	r3, #0
 801ee42:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 801ee44:	687b      	ldr	r3, [r7, #4]
 801ee46:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ee4a:	1c5a      	adds	r2, r3, #1
 801ee4c:	b291      	uxth	r1, r2
 801ee4e:	687a      	ldr	r2, [r7, #4]
 801ee50:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ee54:	4619      	mov	r1, r3
 801ee56:	687b      	ldr	r3, [r7, #4]
 801ee58:	7b5a      	ldrb	r2, [r3, #13]
 801ee5a:	687b      	ldr	r3, [r7, #4]
 801ee5c:	440b      	add	r3, r1
 801ee5e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 801ee62:	687b      	ldr	r3, [r7, #4]
 801ee64:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ee68:	1c5a      	adds	r2, r3, #1
 801ee6a:	b291      	uxth	r1, r2
 801ee6c:	687a      	ldr	r2, [r7, #4]
 801ee6e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ee72:	4619      	mov	r1, r3
 801ee74:	89fb      	ldrh	r3, [r7, #14]
 801ee76:	b2da      	uxtb	r2, r3
 801ee78:	687b      	ldr	r3, [r7, #4]
 801ee7a:	440b      	add	r3, r1
 801ee7c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 801ee80:	2300      	movs	r3, #0
 801ee82:	82bb      	strh	r3, [r7, #20]
 801ee84:	e03c      	b.n	801ef00 <slave_handle_read_coils+0x184>
            if (i % 8 == 0)
 801ee86:	8abb      	ldrh	r3, [r7, #20]
 801ee88:	f003 0307 	and.w	r3, r3, #7
 801ee8c:	b29b      	uxth	r3, r3
 801ee8e:	2b00      	cmp	r3, #0
 801ee90:	d101      	bne.n	801ee96 <slave_handle_read_coils+0x11a>
                byte_data = 0x00;
 801ee92:	2300      	movs	r3, #0
 801ee94:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 801ee96:	8aba      	ldrh	r2, [r7, #20]
 801ee98:	8a3b      	ldrh	r3, [r7, #16]
 801ee9a:	429a      	cmp	r2, r3
 801ee9c:	d216      	bcs.n	801eecc <slave_handle_read_coils+0x150>
                byte_data = (slave->regs->coils[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 801ee9e:	687b      	ldr	r3, [r7, #4]
 801eea0:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 801eea4:	8a79      	ldrh	r1, [r7, #18]
 801eea6:	8abb      	ldrh	r3, [r7, #20]
 801eea8:	440b      	add	r3, r1
 801eeaa:	4413      	add	r3, r2
 801eeac:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 801eeb0:	2b01      	cmp	r3, #1
 801eeb2:	d106      	bne.n	801eec2 <slave_handle_read_coils+0x146>
 801eeb4:	7dfb      	ldrb	r3, [r7, #23]
 801eeb6:	085b      	lsrs	r3, r3, #1
 801eeb8:	b2db      	uxtb	r3, r3
 801eeba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801eebe:	b2db      	uxtb	r3, r3
 801eec0:	e002      	b.n	801eec8 <slave_handle_read_coils+0x14c>
 801eec2:	7dfb      	ldrb	r3, [r7, #23]
 801eec4:	085b      	lsrs	r3, r3, #1
 801eec6:	b2db      	uxtb	r3, r3
 801eec8:	75fb      	strb	r3, [r7, #23]
 801eeca:	e002      	b.n	801eed2 <slave_handle_read_coils+0x156>
                byte_data = byte_data >> 1 & 0x7F;
 801eecc:	7dfb      	ldrb	r3, [r7, #23]
 801eece:	085b      	lsrs	r3, r3, #1
 801eed0:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 801eed2:	8abb      	ldrh	r3, [r7, #20]
 801eed4:	3301      	adds	r3, #1
 801eed6:	f003 0307 	and.w	r3, r3, #7
 801eeda:	2b00      	cmp	r3, #0
 801eedc:	d10d      	bne.n	801eefa <slave_handle_read_coils+0x17e>
                slave->tx_buf[slave->tx_len++] = byte_data;
 801eede:	687b      	ldr	r3, [r7, #4]
 801eee0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801eee4:	1c5a      	adds	r2, r3, #1
 801eee6:	b291      	uxth	r1, r2
 801eee8:	687a      	ldr	r2, [r7, #4]
 801eeea:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801eeee:	461a      	mov	r2, r3
 801eef0:	687b      	ldr	r3, [r7, #4]
 801eef2:	4413      	add	r3, r2
 801eef4:	7dfa      	ldrb	r2, [r7, #23]
 801eef6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 801eefa:	8abb      	ldrh	r3, [r7, #20]
 801eefc:	3301      	adds	r3, #1
 801eefe:	82bb      	strh	r3, [r7, #20]
 801ef00:	8aba      	ldrh	r2, [r7, #20]
 801ef02:	89fb      	ldrh	r3, [r7, #14]
 801ef04:	00db      	lsls	r3, r3, #3
 801ef06:	429a      	cmp	r2, r3
 801ef08:	dbbd      	blt.n	801ee86 <slave_handle_read_coils+0x10a>
}
 801ef0a:	bf00      	nop
 801ef0c:	371c      	adds	r7, #28
 801ef0e:	46bd      	mov	sp, r7
 801ef10:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ef14:	4770      	bx	lr

0801ef16 <slave_handle_read_input_regs>:

static void slave_handle_read_input_regs(modbus_slave *slave)
{
 801ef16:	b480      	push	{r7}
 801ef18:	b085      	sub	sp, #20
 801ef1a:	af00      	add	r7, sp, #0
 801ef1c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801ef1e:	687b      	ldr	r3, [r7, #4]
 801ef20:	7b9b      	ldrb	r3, [r3, #14]
 801ef22:	b29b      	uxth	r3, r3
 801ef24:	021b      	lsls	r3, r3, #8
 801ef26:	b29a      	uxth	r2, r3
 801ef28:	687b      	ldr	r3, [r7, #4]
 801ef2a:	7bdb      	ldrb	r3, [r3, #15]
 801ef2c:	b29b      	uxth	r3, r3
 801ef2e:	4413      	add	r3, r2
 801ef30:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801ef32:	687b      	ldr	r3, [r7, #4]
 801ef34:	7c1b      	ldrb	r3, [r3, #16]
 801ef36:	b29b      	uxth	r3, r3
 801ef38:	021b      	lsls	r3, r3, #8
 801ef3a:	b29a      	uxth	r2, r3
 801ef3c:	687b      	ldr	r3, [r7, #4]
 801ef3e:	7c5b      	ldrb	r3, [r3, #17]
 801ef40:	b29b      	uxth	r3, r3
 801ef42:	4413      	add	r3, r2
 801ef44:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 801ef46:	687b      	ldr	r3, [r7, #4]
 801ef48:	2200      	movs	r2, #0
 801ef4a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801ef4e:	687b      	ldr	r3, [r7, #4]
 801ef50:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ef54:	1c5a      	adds	r2, r3, #1
 801ef56:	b291      	uxth	r1, r2
 801ef58:	687a      	ldr	r2, [r7, #4]
 801ef5a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801ef5e:	4619      	mov	r1, r3
 801ef60:	687b      	ldr	r3, [r7, #4]
 801ef62:	791a      	ldrb	r2, [r3, #4]
 801ef64:	687b      	ldr	r3, [r7, #4]
 801ef66:	440b      	add	r3, r1
 801ef68:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801ef6c:	89ba      	ldrh	r2, [r7, #12]
 801ef6e:	897b      	ldrh	r3, [r7, #10]
 801ef70:	4413      	add	r3, r2
 801ef72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ef76:	dd20      	ble.n	801efba <slave_handle_read_input_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801ef78:	687b      	ldr	r3, [r7, #4]
 801ef7a:	7b5a      	ldrb	r2, [r3, #13]
 801ef7c:	687b      	ldr	r3, [r7, #4]
 801ef7e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801ef82:	1c59      	adds	r1, r3, #1
 801ef84:	b288      	uxth	r0, r1
 801ef86:	6879      	ldr	r1, [r7, #4]
 801ef88:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801ef8c:	4619      	mov	r1, r3
 801ef8e:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801ef92:	b2da      	uxtb	r2, r3
 801ef94:	687b      	ldr	r3, [r7, #4]
 801ef96:	440b      	add	r3, r1
 801ef98:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801ef9c:	687b      	ldr	r3, [r7, #4]
 801ef9e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801efa2:	1c5a      	adds	r2, r3, #1
 801efa4:	b291      	uxth	r1, r2
 801efa6:	687a      	ldr	r2, [r7, #4]
 801efa8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801efac:	461a      	mov	r2, r3
 801efae:	687b      	ldr	r3, [r7, #4]
 801efb0:	4413      	add	r3, r2
 801efb2:	2202      	movs	r2, #2
 801efb4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
        }
    }
}
 801efb8:	e05b      	b.n	801f072 <slave_handle_read_input_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 801efba:	687b      	ldr	r3, [r7, #4]
 801efbc:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801efc0:	1c5a      	adds	r2, r3, #1
 801efc2:	b291      	uxth	r1, r2
 801efc4:	687a      	ldr	r2, [r7, #4]
 801efc6:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801efca:	4619      	mov	r1, r3
 801efcc:	687b      	ldr	r3, [r7, #4]
 801efce:	7b5a      	ldrb	r2, [r3, #13]
 801efd0:	687b      	ldr	r3, [r7, #4]
 801efd2:	440b      	add	r3, r1
 801efd4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 801efd8:	897b      	ldrh	r3, [r7, #10]
 801efda:	b2da      	uxtb	r2, r3
 801efdc:	687b      	ldr	r3, [r7, #4]
 801efde:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801efe2:	1c59      	adds	r1, r3, #1
 801efe4:	b288      	uxth	r0, r1
 801efe6:	6879      	ldr	r1, [r7, #4]
 801efe8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801efec:	4619      	mov	r1, r3
 801efee:	0053      	lsls	r3, r2, #1
 801eff0:	b2da      	uxtb	r2, r3
 801eff2:	687b      	ldr	r3, [r7, #4]
 801eff4:	440b      	add	r3, r1
 801eff6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 801effa:	2300      	movs	r3, #0
 801effc:	81fb      	strh	r3, [r7, #14]
 801effe:	e034      	b.n	801f06a <slave_handle_read_input_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
 801f000:	687b      	ldr	r3, [r7, #4]
 801f002:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f006:	89f9      	ldrh	r1, [r7, #14]
 801f008:	89ba      	ldrh	r2, [r7, #12]
 801f00a:	440a      	add	r2, r1
 801f00c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 801f010:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 801f014:	121b      	asrs	r3, r3, #8
 801f016:	b218      	sxth	r0, r3
 801f018:	687b      	ldr	r3, [r7, #4]
 801f01a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f01e:	1c5a      	adds	r2, r3, #1
 801f020:	b291      	uxth	r1, r2
 801f022:	687a      	ldr	r2, [r7, #4]
 801f024:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f028:	4619      	mov	r1, r3
 801f02a:	b2c2      	uxtb	r2, r0
 801f02c:	687b      	ldr	r3, [r7, #4]
 801f02e:	440b      	add	r3, r1
 801f030:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
 801f034:	687b      	ldr	r3, [r7, #4]
 801f036:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f03a:	89f9      	ldrh	r1, [r7, #14]
 801f03c:	89ba      	ldrh	r2, [r7, #12]
 801f03e:	440a      	add	r2, r1
 801f040:	f502 7280 	add.w	r2, r2, #256	; 0x100
 801f044:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 801f048:	687b      	ldr	r3, [r7, #4]
 801f04a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f04e:	1c5a      	adds	r2, r3, #1
 801f050:	b291      	uxth	r1, r2
 801f052:	687a      	ldr	r2, [r7, #4]
 801f054:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f058:	4619      	mov	r1, r3
 801f05a:	b2c2      	uxtb	r2, r0
 801f05c:	687b      	ldr	r3, [r7, #4]
 801f05e:	440b      	add	r3, r1
 801f060:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 801f064:	89fb      	ldrh	r3, [r7, #14]
 801f066:	3301      	adds	r3, #1
 801f068:	81fb      	strh	r3, [r7, #14]
 801f06a:	89fa      	ldrh	r2, [r7, #14]
 801f06c:	897b      	ldrh	r3, [r7, #10]
 801f06e:	429a      	cmp	r2, r3
 801f070:	d3c6      	bcc.n	801f000 <slave_handle_read_input_regs+0xea>
}
 801f072:	bf00      	nop
 801f074:	3714      	adds	r7, #20
 801f076:	46bd      	mov	sp, r7
 801f078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f07c:	4770      	bx	lr

0801f07e <slave_handle_read_holding_regs>:

static void slave_handle_read_holding_regs(modbus_slave *slave)
{
 801f07e:	b480      	push	{r7}
 801f080:	b085      	sub	sp, #20
 801f082:	af00      	add	r7, sp, #0
 801f084:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801f086:	687b      	ldr	r3, [r7, #4]
 801f088:	7b9b      	ldrb	r3, [r3, #14]
 801f08a:	b29b      	uxth	r3, r3
 801f08c:	021b      	lsls	r3, r3, #8
 801f08e:	b29a      	uxth	r2, r3
 801f090:	687b      	ldr	r3, [r7, #4]
 801f092:	7bdb      	ldrb	r3, [r3, #15]
 801f094:	b29b      	uxth	r3, r3
 801f096:	4413      	add	r3, r2
 801f098:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801f09a:	687b      	ldr	r3, [r7, #4]
 801f09c:	7c1b      	ldrb	r3, [r3, #16]
 801f09e:	b29b      	uxth	r3, r3
 801f0a0:	021b      	lsls	r3, r3, #8
 801f0a2:	b29a      	uxth	r2, r3
 801f0a4:	687b      	ldr	r3, [r7, #4]
 801f0a6:	7c5b      	ldrb	r3, [r3, #17]
 801f0a8:	b29b      	uxth	r3, r3
 801f0aa:	4413      	add	r3, r2
 801f0ac:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 801f0ae:	687b      	ldr	r3, [r7, #4]
 801f0b0:	2200      	movs	r2, #0
 801f0b2:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f0b6:	687b      	ldr	r3, [r7, #4]
 801f0b8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f0bc:	1c5a      	adds	r2, r3, #1
 801f0be:	b291      	uxth	r1, r2
 801f0c0:	687a      	ldr	r2, [r7, #4]
 801f0c2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f0c6:	4619      	mov	r1, r3
 801f0c8:	687b      	ldr	r3, [r7, #4]
 801f0ca:	791a      	ldrb	r2, [r3, #4]
 801f0cc:	687b      	ldr	r3, [r7, #4]
 801f0ce:	440b      	add	r3, r1
 801f0d0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801f0d4:	89ba      	ldrh	r2, [r7, #12]
 801f0d6:	897b      	ldrh	r3, [r7, #10]
 801f0d8:	4413      	add	r3, r2
 801f0da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f0de:	dd20      	ble.n	801f122 <slave_handle_read_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f0e0:	687b      	ldr	r3, [r7, #4]
 801f0e2:	7b5a      	ldrb	r2, [r3, #13]
 801f0e4:	687b      	ldr	r3, [r7, #4]
 801f0e6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f0ea:	1c59      	adds	r1, r3, #1
 801f0ec:	b288      	uxth	r0, r1
 801f0ee:	6879      	ldr	r1, [r7, #4]
 801f0f0:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f0f4:	4619      	mov	r1, r3
 801f0f6:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f0fa:	b2da      	uxtb	r2, r3
 801f0fc:	687b      	ldr	r3, [r7, #4]
 801f0fe:	440b      	add	r3, r1
 801f100:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801f104:	687b      	ldr	r3, [r7, #4]
 801f106:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f10a:	1c5a      	adds	r2, r3, #1
 801f10c:	b291      	uxth	r1, r2
 801f10e:	687a      	ldr	r2, [r7, #4]
 801f110:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f114:	461a      	mov	r2, r3
 801f116:	687b      	ldr	r3, [r7, #4]
 801f118:	4413      	add	r3, r2
 801f11a:	2202      	movs	r2, #2
 801f11c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
        }
    }
}
 801f120:	e05b      	b.n	801f1da <slave_handle_read_holding_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 801f122:	687b      	ldr	r3, [r7, #4]
 801f124:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f128:	1c5a      	adds	r2, r3, #1
 801f12a:	b291      	uxth	r1, r2
 801f12c:	687a      	ldr	r2, [r7, #4]
 801f12e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f132:	4619      	mov	r1, r3
 801f134:	687b      	ldr	r3, [r7, #4]
 801f136:	7b5a      	ldrb	r2, [r3, #13]
 801f138:	687b      	ldr	r3, [r7, #4]
 801f13a:	440b      	add	r3, r1
 801f13c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 801f140:	897b      	ldrh	r3, [r7, #10]
 801f142:	b2da      	uxtb	r2, r3
 801f144:	687b      	ldr	r3, [r7, #4]
 801f146:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f14a:	1c59      	adds	r1, r3, #1
 801f14c:	b288      	uxth	r0, r1
 801f14e:	6879      	ldr	r1, [r7, #4]
 801f150:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f154:	4619      	mov	r1, r3
 801f156:	0053      	lsls	r3, r2, #1
 801f158:	b2da      	uxtb	r2, r3
 801f15a:	687b      	ldr	r3, [r7, #4]
 801f15c:	440b      	add	r3, r1
 801f15e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 801f162:	2300      	movs	r3, #0
 801f164:	81fb      	strh	r3, [r7, #14]
 801f166:	e034      	b.n	801f1d2 <slave_handle_read_holding_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
 801f168:	687b      	ldr	r3, [r7, #4]
 801f16a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f16e:	89f9      	ldrh	r1, [r7, #14]
 801f170:	89ba      	ldrh	r2, [r7, #12]
 801f172:	440a      	add	r2, r1
 801f174:	f502 7200 	add.w	r2, r2, #512	; 0x200
 801f178:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 801f17c:	121b      	asrs	r3, r3, #8
 801f17e:	b218      	sxth	r0, r3
 801f180:	687b      	ldr	r3, [r7, #4]
 801f182:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f186:	1c5a      	adds	r2, r3, #1
 801f188:	b291      	uxth	r1, r2
 801f18a:	687a      	ldr	r2, [r7, #4]
 801f18c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f190:	4619      	mov	r1, r3
 801f192:	b2c2      	uxtb	r2, r0
 801f194:	687b      	ldr	r3, [r7, #4]
 801f196:	440b      	add	r3, r1
 801f198:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
 801f19c:	687b      	ldr	r3, [r7, #4]
 801f19e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f1a2:	89f9      	ldrh	r1, [r7, #14]
 801f1a4:	89ba      	ldrh	r2, [r7, #12]
 801f1a6:	440a      	add	r2, r1
 801f1a8:	f502 7200 	add.w	r2, r2, #512	; 0x200
 801f1ac:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 801f1b0:	687b      	ldr	r3, [r7, #4]
 801f1b2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f1b6:	1c5a      	adds	r2, r3, #1
 801f1b8:	b291      	uxth	r1, r2
 801f1ba:	687a      	ldr	r2, [r7, #4]
 801f1bc:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f1c0:	4619      	mov	r1, r3
 801f1c2:	b2c2      	uxtb	r2, r0
 801f1c4:	687b      	ldr	r3, [r7, #4]
 801f1c6:	440b      	add	r3, r1
 801f1c8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 801f1cc:	89fb      	ldrh	r3, [r7, #14]
 801f1ce:	3301      	adds	r3, #1
 801f1d0:	81fb      	strh	r3, [r7, #14]
 801f1d2:	89fa      	ldrh	r2, [r7, #14]
 801f1d4:	897b      	ldrh	r3, [r7, #10]
 801f1d6:	429a      	cmp	r2, r3
 801f1d8:	d3c6      	bcc.n	801f168 <slave_handle_read_holding_regs+0xea>
}
 801f1da:	bf00      	nop
 801f1dc:	3714      	adds	r7, #20
 801f1de:	46bd      	mov	sp, r7
 801f1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f1e4:	4770      	bx	lr

0801f1e6 <slave_compose_write_reply_tx_buffer>:

static void slave_compose_write_reply_tx_buffer(modbus_slave *slave)
{
 801f1e6:	b480      	push	{r7}
 801f1e8:	b083      	sub	sp, #12
 801f1ea:	af00      	add	r7, sp, #0
 801f1ec:	6078      	str	r0, [r7, #4]
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 801f1ee:	687b      	ldr	r3, [r7, #4]
 801f1f0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f1f4:	1c5a      	adds	r2, r3, #1
 801f1f6:	b291      	uxth	r1, r2
 801f1f8:	687a      	ldr	r2, [r7, #4]
 801f1fa:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f1fe:	4619      	mov	r1, r3
 801f200:	687b      	ldr	r3, [r7, #4]
 801f202:	7b5a      	ldrb	r2, [r3, #13]
 801f204:	687b      	ldr	r3, [r7, #4]
 801f206:	440b      	add	r3, r1
 801f208:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[2];
 801f20c:	687b      	ldr	r3, [r7, #4]
 801f20e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f212:	1c5a      	adds	r2, r3, #1
 801f214:	b291      	uxth	r1, r2
 801f216:	687a      	ldr	r2, [r7, #4]
 801f218:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f21c:	4619      	mov	r1, r3
 801f21e:	687b      	ldr	r3, [r7, #4]
 801f220:	7b9a      	ldrb	r2, [r3, #14]
 801f222:	687b      	ldr	r3, [r7, #4]
 801f224:	440b      	add	r3, r1
 801f226:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[3];
 801f22a:	687b      	ldr	r3, [r7, #4]
 801f22c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f230:	1c5a      	adds	r2, r3, #1
 801f232:	b291      	uxth	r1, r2
 801f234:	687a      	ldr	r2, [r7, #4]
 801f236:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f23a:	4619      	mov	r1, r3
 801f23c:	687b      	ldr	r3, [r7, #4]
 801f23e:	7bda      	ldrb	r2, [r3, #15]
 801f240:	687b      	ldr	r3, [r7, #4]
 801f242:	440b      	add	r3, r1
 801f244:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[4];
 801f248:	687b      	ldr	r3, [r7, #4]
 801f24a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f24e:	1c5a      	adds	r2, r3, #1
 801f250:	b291      	uxth	r1, r2
 801f252:	687a      	ldr	r2, [r7, #4]
 801f254:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f258:	4619      	mov	r1, r3
 801f25a:	687b      	ldr	r3, [r7, #4]
 801f25c:	7c1a      	ldrb	r2, [r3, #16]
 801f25e:	687b      	ldr	r3, [r7, #4]
 801f260:	440b      	add	r3, r1
 801f262:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[5];
 801f266:	687b      	ldr	r3, [r7, #4]
 801f268:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f26c:	1c5a      	adds	r2, r3, #1
 801f26e:	b291      	uxth	r1, r2
 801f270:	687a      	ldr	r2, [r7, #4]
 801f272:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f276:	4619      	mov	r1, r3
 801f278:	687b      	ldr	r3, [r7, #4]
 801f27a:	7c5a      	ldrb	r2, [r3, #17]
 801f27c:	687b      	ldr	r3, [r7, #4]
 801f27e:	440b      	add	r3, r1
 801f280:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
}
 801f284:	bf00      	nop
 801f286:	370c      	adds	r7, #12
 801f288:	46bd      	mov	sp, r7
 801f28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f28e:	4770      	bx	lr

0801f290 <slave_handle_write_single_coil>:

static void slave_handle_write_single_coil(modbus_slave *slave)
{
 801f290:	b580      	push	{r7, lr}
 801f292:	b084      	sub	sp, #16
 801f294:	af00      	add	r7, sp, #0
 801f296:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801f298:	687b      	ldr	r3, [r7, #4]
 801f29a:	7b9b      	ldrb	r3, [r3, #14]
 801f29c:	b29b      	uxth	r3, r3
 801f29e:	021b      	lsls	r3, r3, #8
 801f2a0:	b29a      	uxth	r2, r3
 801f2a2:	687b      	ldr	r3, [r7, #4]
 801f2a4:	7bdb      	ldrb	r3, [r3, #15]
 801f2a6:	b29b      	uxth	r3, r3
 801f2a8:	4413      	add	r3, r2
 801f2aa:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 801f2ac:	687b      	ldr	r3, [r7, #4]
 801f2ae:	2200      	movs	r2, #0
 801f2b0:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f2b4:	687b      	ldr	r3, [r7, #4]
 801f2b6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f2ba:	1c5a      	adds	r2, r3, #1
 801f2bc:	b291      	uxth	r1, r2
 801f2be:	687a      	ldr	r2, [r7, #4]
 801f2c0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f2c4:	4619      	mov	r1, r3
 801f2c6:	687b      	ldr	r3, [r7, #4]
 801f2c8:	791a      	ldrb	r2, [r3, #4]
 801f2ca:	687b      	ldr	r3, [r7, #4]
 801f2cc:	440b      	add	r3, r1
 801f2ce:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 801f2d2:	89fb      	ldrh	r3, [r7, #14]
 801f2d4:	2bff      	cmp	r3, #255	; 0xff
 801f2d6:	d920      	bls.n	801f31a <slave_handle_write_single_coil+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f2d8:	687b      	ldr	r3, [r7, #4]
 801f2da:	7b5a      	ldrb	r2, [r3, #13]
 801f2dc:	687b      	ldr	r3, [r7, #4]
 801f2de:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f2e2:	1c59      	adds	r1, r3, #1
 801f2e4:	b288      	uxth	r0, r1
 801f2e6:	6879      	ldr	r1, [r7, #4]
 801f2e8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f2ec:	4619      	mov	r1, r3
 801f2ee:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f2f2:	b2da      	uxtb	r2, r3
 801f2f4:	687b      	ldr	r3, [r7, #4]
 801f2f6:	440b      	add	r3, r1
 801f2f8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801f2fc:	687b      	ldr	r3, [r7, #4]
 801f2fe:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f302:	1c5a      	adds	r2, r3, #1
 801f304:	b291      	uxth	r1, r2
 801f306:	687a      	ldr	r2, [r7, #4]
 801f308:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f30c:	461a      	mov	r2, r3
 801f30e:	687b      	ldr	r3, [r7, #4]
 801f310:	4413      	add	r3, r2
 801f312:	2202      	movs	r2, #2
 801f314:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
    }
}
 801f318:	e011      	b.n	801f33e <slave_handle_write_single_coil+0xae>
        slave_compose_write_reply_tx_buffer(slave);
 801f31a:	6878      	ldr	r0, [r7, #4]
 801f31c:	f7ff ff63 	bl	801f1e6 <slave_compose_write_reply_tx_buffer>
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
 801f320:	687b      	ldr	r3, [r7, #4]
 801f322:	7c1b      	ldrb	r3, [r3, #16]
 801f324:	2bff      	cmp	r3, #255	; 0xff
 801f326:	bf0c      	ite	eq
 801f328:	2301      	moveq	r3, #1
 801f32a:	2300      	movne	r3, #0
 801f32c:	b2d9      	uxtb	r1, r3
 801f32e:	687b      	ldr	r3, [r7, #4]
 801f330:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 801f334:	89fb      	ldrh	r3, [r7, #14]
 801f336:	4413      	add	r3, r2
 801f338:	460a      	mov	r2, r1
 801f33a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
}
 801f33e:	bf00      	nop
 801f340:	3710      	adds	r7, #16
 801f342:	46bd      	mov	sp, r7
 801f344:	bd80      	pop	{r7, pc}

0801f346 <slave_handle_write_multi_coils>:

static void slave_handle_write_multi_coils(modbus_slave *slave)
{
 801f346:	b580      	push	{r7, lr}
 801f348:	b084      	sub	sp, #16
 801f34a:	af00      	add	r7, sp, #0
 801f34c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801f34e:	687b      	ldr	r3, [r7, #4]
 801f350:	7b9b      	ldrb	r3, [r3, #14]
 801f352:	b29b      	uxth	r3, r3
 801f354:	021b      	lsls	r3, r3, #8
 801f356:	b29a      	uxth	r2, r3
 801f358:	687b      	ldr	r3, [r7, #4]
 801f35a:	7bdb      	ldrb	r3, [r3, #15]
 801f35c:	b29b      	uxth	r3, r3
 801f35e:	4413      	add	r3, r2
 801f360:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801f362:	687b      	ldr	r3, [r7, #4]
 801f364:	7c1b      	ldrb	r3, [r3, #16]
 801f366:	b29b      	uxth	r3, r3
 801f368:	021b      	lsls	r3, r3, #8
 801f36a:	b29a      	uxth	r2, r3
 801f36c:	687b      	ldr	r3, [r7, #4]
 801f36e:	7c5b      	ldrb	r3, [r3, #17]
 801f370:	b29b      	uxth	r3, r3
 801f372:	4413      	add	r3, r2
 801f374:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 801f376:	687b      	ldr	r3, [r7, #4]
 801f378:	2200      	movs	r2, #0
 801f37a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f37e:	687b      	ldr	r3, [r7, #4]
 801f380:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f384:	1c5a      	adds	r2, r3, #1
 801f386:	b291      	uxth	r1, r2
 801f388:	687a      	ldr	r2, [r7, #4]
 801f38a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f38e:	4619      	mov	r1, r3
 801f390:	687b      	ldr	r3, [r7, #4]
 801f392:	791a      	ldrb	r2, [r3, #4]
 801f394:	687b      	ldr	r3, [r7, #4]
 801f396:	440b      	add	r3, r1
 801f398:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801f39c:	89ba      	ldrh	r2, [r7, #12]
 801f39e:	897b      	ldrh	r3, [r7, #10]
 801f3a0:	4413      	add	r3, r2
 801f3a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f3a6:	dd20      	ble.n	801f3ea <slave_handle_write_multi_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f3a8:	687b      	ldr	r3, [r7, #4]
 801f3aa:	7b5a      	ldrb	r2, [r3, #13]
 801f3ac:	687b      	ldr	r3, [r7, #4]
 801f3ae:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f3b2:	1c59      	adds	r1, r3, #1
 801f3b4:	b288      	uxth	r0, r1
 801f3b6:	6879      	ldr	r1, [r7, #4]
 801f3b8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f3bc:	4619      	mov	r1, r3
 801f3be:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f3c2:	b2da      	uxtb	r2, r3
 801f3c4:	687b      	ldr	r3, [r7, #4]
 801f3c6:	440b      	add	r3, r1
 801f3c8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801f3cc:	687b      	ldr	r3, [r7, #4]
 801f3ce:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f3d2:	1c5a      	adds	r2, r3, #1
 801f3d4:	b291      	uxth	r1, r2
 801f3d6:	687a      	ldr	r2, [r7, #4]
 801f3d8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f3dc:	461a      	mov	r2, r3
 801f3de:	687b      	ldr	r3, [r7, #4]
 801f3e0:	4413      	add	r3, r2
 801f3e2:	2202      	movs	r2, #2
 801f3e4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
        }
    }
}
 801f3e8:	e027      	b.n	801f43a <slave_handle_write_multi_coils+0xf4>
        slave_compose_write_reply_tx_buffer(slave);
 801f3ea:	6878      	ldr	r0, [r7, #4]
 801f3ec:	f7ff fefb 	bl	801f1e6 <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 801f3f0:	2300      	movs	r3, #0
 801f3f2:	81fb      	strh	r3, [r7, #14]
 801f3f4:	e01d      	b.n	801f432 <slave_handle_write_multi_coils+0xec>
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
 801f3f6:	89fb      	ldrh	r3, [r7, #14]
 801f3f8:	08db      	lsrs	r3, r3, #3
 801f3fa:	b29b      	uxth	r3, r3
 801f3fc:	3307      	adds	r3, #7
 801f3fe:	687a      	ldr	r2, [r7, #4]
 801f400:	4413      	add	r3, r2
 801f402:	7b1b      	ldrb	r3, [r3, #12]
 801f404:	461a      	mov	r2, r3
 801f406:	89fb      	ldrh	r3, [r7, #14]
 801f408:	f003 0307 	and.w	r3, r3, #7
 801f40c:	fa42 f303 	asr.w	r3, r2, r3
 801f410:	b2d9      	uxtb	r1, r3
 801f412:	687b      	ldr	r3, [r7, #4]
 801f414:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 801f418:	89b8      	ldrh	r0, [r7, #12]
 801f41a:	89fb      	ldrh	r3, [r7, #14]
 801f41c:	4403      	add	r3, r0
 801f41e:	f001 0101 	and.w	r1, r1, #1
 801f422:	b2c9      	uxtb	r1, r1
 801f424:	4413      	add	r3, r2
 801f426:	460a      	mov	r2, r1
 801f428:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
        for (uint16_t i = 0; i < qty; i++)
 801f42c:	89fb      	ldrh	r3, [r7, #14]
 801f42e:	3301      	adds	r3, #1
 801f430:	81fb      	strh	r3, [r7, #14]
 801f432:	89fa      	ldrh	r2, [r7, #14]
 801f434:	897b      	ldrh	r3, [r7, #10]
 801f436:	429a      	cmp	r2, r3
 801f438:	d3dd      	bcc.n	801f3f6 <slave_handle_write_multi_coils+0xb0>
}
 801f43a:	bf00      	nop
 801f43c:	3710      	adds	r7, #16
 801f43e:	46bd      	mov	sp, r7
 801f440:	bd80      	pop	{r7, pc}

0801f442 <slave_handle_write_single_holding_reg>:

static void slave_handle_write_single_holding_reg(modbus_slave *slave)
{
 801f442:	b580      	push	{r7, lr}
 801f444:	b084      	sub	sp, #16
 801f446:	af00      	add	r7, sp, #0
 801f448:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801f44a:	687b      	ldr	r3, [r7, #4]
 801f44c:	7b9b      	ldrb	r3, [r3, #14]
 801f44e:	b29b      	uxth	r3, r3
 801f450:	021b      	lsls	r3, r3, #8
 801f452:	b29a      	uxth	r2, r3
 801f454:	687b      	ldr	r3, [r7, #4]
 801f456:	7bdb      	ldrb	r3, [r3, #15]
 801f458:	b29b      	uxth	r3, r3
 801f45a:	4413      	add	r3, r2
 801f45c:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 801f45e:	687b      	ldr	r3, [r7, #4]
 801f460:	2200      	movs	r2, #0
 801f462:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f466:	687b      	ldr	r3, [r7, #4]
 801f468:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f46c:	1c5a      	adds	r2, r3, #1
 801f46e:	b291      	uxth	r1, r2
 801f470:	687a      	ldr	r2, [r7, #4]
 801f472:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f476:	4619      	mov	r1, r3
 801f478:	687b      	ldr	r3, [r7, #4]
 801f47a:	791a      	ldrb	r2, [r3, #4]
 801f47c:	687b      	ldr	r3, [r7, #4]
 801f47e:	440b      	add	r3, r1
 801f480:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 801f484:	89fb      	ldrh	r3, [r7, #14]
 801f486:	2bff      	cmp	r3, #255	; 0xff
 801f488:	d920      	bls.n	801f4cc <slave_handle_write_single_holding_reg+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f48a:	687b      	ldr	r3, [r7, #4]
 801f48c:	7b5a      	ldrb	r2, [r3, #13]
 801f48e:	687b      	ldr	r3, [r7, #4]
 801f490:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f494:	1c59      	adds	r1, r3, #1
 801f496:	b288      	uxth	r0, r1
 801f498:	6879      	ldr	r1, [r7, #4]
 801f49a:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f49e:	4619      	mov	r1, r3
 801f4a0:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f4a4:	b2da      	uxtb	r2, r3
 801f4a6:	687b      	ldr	r3, [r7, #4]
 801f4a8:	440b      	add	r3, r1
 801f4aa:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801f4ae:	687b      	ldr	r3, [r7, #4]
 801f4b0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f4b4:	1c5a      	adds	r2, r3, #1
 801f4b6:	b291      	uxth	r1, r2
 801f4b8:	687a      	ldr	r2, [r7, #4]
 801f4ba:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f4be:	461a      	mov	r2, r3
 801f4c0:	687b      	ldr	r3, [r7, #4]
 801f4c2:	4413      	add	r3, r2
 801f4c4:	2202      	movs	r2, #2
 801f4c6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
    }
}
 801f4ca:	e015      	b.n	801f4f8 <slave_handle_write_single_holding_reg+0xb6>
        slave_compose_write_reply_tx_buffer(slave);
 801f4cc:	6878      	ldr	r0, [r7, #4]
 801f4ce:	f7ff fe8a 	bl	801f1e6 <slave_compose_write_reply_tx_buffer>
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801f4d2:	687b      	ldr	r3, [r7, #4]
 801f4d4:	7c1b      	ldrb	r3, [r3, #16]
 801f4d6:	b29b      	uxth	r3, r3
 801f4d8:	021b      	lsls	r3, r3, #8
 801f4da:	b29a      	uxth	r2, r3
 801f4dc:	687b      	ldr	r3, [r7, #4]
 801f4de:	7c5b      	ldrb	r3, [r3, #17]
 801f4e0:	b29b      	uxth	r3, r3
 801f4e2:	4413      	add	r3, r2
 801f4e4:	b299      	uxth	r1, r3
 801f4e6:	687b      	ldr	r3, [r7, #4]
 801f4e8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f4ec:	89fa      	ldrh	r2, [r7, #14]
 801f4ee:	b209      	sxth	r1, r1
 801f4f0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 801f4f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 801f4f8:	bf00      	nop
 801f4fa:	3710      	adds	r7, #16
 801f4fc:	46bd      	mov	sp, r7
 801f4fe:	bd80      	pop	{r7, pc}

0801f500 <slave_handle_write_multi_holding_regs>:

static void slave_handle_write_multi_holding_regs(modbus_slave *slave)
{
 801f500:	b580      	push	{r7, lr}
 801f502:	b084      	sub	sp, #16
 801f504:	af00      	add	r7, sp, #0
 801f506:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 801f508:	687b      	ldr	r3, [r7, #4]
 801f50a:	7b9b      	ldrb	r3, [r3, #14]
 801f50c:	b29b      	uxth	r3, r3
 801f50e:	021b      	lsls	r3, r3, #8
 801f510:	b29a      	uxth	r2, r3
 801f512:	687b      	ldr	r3, [r7, #4]
 801f514:	7bdb      	ldrb	r3, [r3, #15]
 801f516:	b29b      	uxth	r3, r3
 801f518:	4413      	add	r3, r2
 801f51a:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 801f51c:	687b      	ldr	r3, [r7, #4]
 801f51e:	7c1b      	ldrb	r3, [r3, #16]
 801f520:	b29b      	uxth	r3, r3
 801f522:	021b      	lsls	r3, r3, #8
 801f524:	b29a      	uxth	r2, r3
 801f526:	687b      	ldr	r3, [r7, #4]
 801f528:	7c5b      	ldrb	r3, [r3, #17]
 801f52a:	b29b      	uxth	r3, r3
 801f52c:	4413      	add	r3, r2
 801f52e:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 801f530:	687b      	ldr	r3, [r7, #4]
 801f532:	2200      	movs	r2, #0
 801f534:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f538:	687b      	ldr	r3, [r7, #4]
 801f53a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f53e:	1c5a      	adds	r2, r3, #1
 801f540:	b291      	uxth	r1, r2
 801f542:	687a      	ldr	r2, [r7, #4]
 801f544:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f548:	4619      	mov	r1, r3
 801f54a:	687b      	ldr	r3, [r7, #4]
 801f54c:	791a      	ldrb	r2, [r3, #4]
 801f54e:	687b      	ldr	r3, [r7, #4]
 801f550:	440b      	add	r3, r1
 801f552:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 801f556:	89ba      	ldrh	r2, [r7, #12]
 801f558:	897b      	ldrh	r3, [r7, #10]
 801f55a:	4413      	add	r3, r2
 801f55c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f560:	dd20      	ble.n	801f5a4 <slave_handle_write_multi_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f562:	687b      	ldr	r3, [r7, #4]
 801f564:	7b5a      	ldrb	r2, [r3, #13]
 801f566:	687b      	ldr	r3, [r7, #4]
 801f568:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f56c:	1c59      	adds	r1, r3, #1
 801f56e:	b288      	uxth	r0, r1
 801f570:	6879      	ldr	r1, [r7, #4]
 801f572:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f576:	4619      	mov	r1, r3
 801f578:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f57c:	b2da      	uxtb	r2, r3
 801f57e:	687b      	ldr	r3, [r7, #4]
 801f580:	440b      	add	r3, r1
 801f582:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 801f586:	687b      	ldr	r3, [r7, #4]
 801f588:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f58c:	1c5a      	adds	r2, r3, #1
 801f58e:	b291      	uxth	r1, r2
 801f590:	687a      	ldr	r2, [r7, #4]
 801f592:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f596:	461a      	mov	r2, r3
 801f598:	687b      	ldr	r3, [r7, #4]
 801f59a:	4413      	add	r3, r2
 801f59c:	2202      	movs	r2, #2
 801f59e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
        }
    }
}
 801f5a2:	e029      	b.n	801f5f8 <slave_handle_write_multi_holding_regs+0xf8>
        slave_compose_write_reply_tx_buffer(slave);
 801f5a4:	6878      	ldr	r0, [r7, #4]
 801f5a6:	f7ff fe1e 	bl	801f1e6 <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 801f5aa:	2300      	movs	r3, #0
 801f5ac:	81fb      	strh	r3, [r7, #14]
 801f5ae:	e01f      	b.n	801f5f0 <slave_handle_write_multi_holding_regs+0xf0>
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
 801f5b0:	89fb      	ldrh	r3, [r7, #14]
 801f5b2:	005b      	lsls	r3, r3, #1
 801f5b4:	3307      	adds	r3, #7
 801f5b6:	687a      	ldr	r2, [r7, #4]
 801f5b8:	4413      	add	r3, r2
 801f5ba:	7b1b      	ldrb	r3, [r3, #12]
 801f5bc:	b29b      	uxth	r3, r3
 801f5be:	021b      	lsls	r3, r3, #8
 801f5c0:	b29a      	uxth	r2, r3
 801f5c2:	89fb      	ldrh	r3, [r7, #14]
 801f5c4:	3304      	adds	r3, #4
 801f5c6:	005b      	lsls	r3, r3, #1
 801f5c8:	6879      	ldr	r1, [r7, #4]
 801f5ca:	440b      	add	r3, r1
 801f5cc:	7b1b      	ldrb	r3, [r3, #12]
 801f5ce:	b29b      	uxth	r3, r3
 801f5d0:	4413      	add	r3, r2
 801f5d2:	b298      	uxth	r0, r3
 801f5d4:	687b      	ldr	r3, [r7, #4]
 801f5d6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801f5da:	89b9      	ldrh	r1, [r7, #12]
 801f5dc:	89fa      	ldrh	r2, [r7, #14]
 801f5de:	440a      	add	r2, r1
 801f5e0:	b201      	sxth	r1, r0
 801f5e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
 801f5e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (uint16_t i = 0; i < qty; i++)
 801f5ea:	89fb      	ldrh	r3, [r7, #14]
 801f5ec:	3301      	adds	r3, #1
 801f5ee:	81fb      	strh	r3, [r7, #14]
 801f5f0:	89fa      	ldrh	r2, [r7, #14]
 801f5f2:	897b      	ldrh	r3, [r7, #10]
 801f5f4:	429a      	cmp	r2, r3
 801f5f6:	d3db      	bcc.n	801f5b0 <slave_handle_write_multi_holding_regs+0xb0>
}
 801f5f8:	bf00      	nop
 801f5fa:	3710      	adds	r7, #16
 801f5fc:	46bd      	mov	sp, r7
 801f5fe:	bd80      	pop	{r7, pc}

0801f600 <slave_response>:

static void slave_response(modbus_slave *slave)
{
 801f600:	b580      	push	{r7, lr}
 801f602:	b082      	sub	sp, #8
 801f604:	af00      	add	r7, sp, #0
 801f606:	6078      	str	r0, [r7, #4]
    if (slave_validate_cmd(slave) != osOK)
 801f608:	6878      	ldr	r0, [r7, #4]
 801f60a:	f7ff faaf 	bl	801eb6c <slave_validate_cmd>
 801f60e:	4603      	mov	r3, r0
 801f610:	2b00      	cmp	r3, #0
 801f612:	f040 80b2 	bne.w	801f77a <slave_response+0x17a>
    {
        return;
    }
    slave->func_code = slave->rx_buf[1];
 801f616:	687b      	ldr	r3, [r7, #4]
 801f618:	7b5a      	ldrb	r2, [r3, #13]
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	715a      	strb	r2, [r3, #5]
    if (slave->func_code == MODBUS_FC_READ_DISCRETE_INPUTS)
 801f61e:	687b      	ldr	r3, [r7, #4]
 801f620:	795b      	ldrb	r3, [r3, #5]
 801f622:	2b02      	cmp	r3, #2
 801f624:	d103      	bne.n	801f62e <slave_response+0x2e>
    {
        slave_handle_read_discs(slave);
 801f626:	6878      	ldr	r0, [r7, #4]
 801f628:	f7ff fadd 	bl	801ebe6 <slave_handle_read_discs>
 801f62c:	e06a      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_COILS)
 801f62e:	687b      	ldr	r3, [r7, #4]
 801f630:	795b      	ldrb	r3, [r3, #5]
 801f632:	2b01      	cmp	r3, #1
 801f634:	d103      	bne.n	801f63e <slave_response+0x3e>
    {
        slave_handle_read_coils(slave);
 801f636:	6878      	ldr	r0, [r7, #4]
 801f638:	f7ff fba0 	bl	801ed7c <slave_handle_read_coils>
 801f63c:	e062      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_INPUT_REGISTERS)
 801f63e:	687b      	ldr	r3, [r7, #4]
 801f640:	795b      	ldrb	r3, [r3, #5]
 801f642:	2b04      	cmp	r3, #4
 801f644:	d103      	bne.n	801f64e <slave_response+0x4e>
    {
        slave_handle_read_input_regs(slave);
 801f646:	6878      	ldr	r0, [r7, #4]
 801f648:	f7ff fc65 	bl	801ef16 <slave_handle_read_input_regs>
 801f64c:	e05a      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_HOLDING_REGISTERS)
 801f64e:	687b      	ldr	r3, [r7, #4]
 801f650:	795b      	ldrb	r3, [r3, #5]
 801f652:	2b03      	cmp	r3, #3
 801f654:	d103      	bne.n	801f65e <slave_response+0x5e>
    {
        slave_handle_read_holding_regs(slave);
 801f656:	6878      	ldr	r0, [r7, #4]
 801f658:	f7ff fd11 	bl	801f07e <slave_handle_read_holding_regs>
 801f65c:	e052      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_COIL)
 801f65e:	687b      	ldr	r3, [r7, #4]
 801f660:	795b      	ldrb	r3, [r3, #5]
 801f662:	2b05      	cmp	r3, #5
 801f664:	d103      	bne.n	801f66e <slave_response+0x6e>
    {
        slave_handle_write_single_coil(slave);
 801f666:	6878      	ldr	r0, [r7, #4]
 801f668:	f7ff fe12 	bl	801f290 <slave_handle_write_single_coil>
 801f66c:	e04a      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_COILS)
 801f66e:	687b      	ldr	r3, [r7, #4]
 801f670:	795b      	ldrb	r3, [r3, #5]
 801f672:	2b0f      	cmp	r3, #15
 801f674:	d103      	bne.n	801f67e <slave_response+0x7e>
    {
        slave_handle_write_multi_coils(slave);
 801f676:	6878      	ldr	r0, [r7, #4]
 801f678:	f7ff fe65 	bl	801f346 <slave_handle_write_multi_coils>
 801f67c:	e042      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_REGISTER)
 801f67e:	687b      	ldr	r3, [r7, #4]
 801f680:	795b      	ldrb	r3, [r3, #5]
 801f682:	2b06      	cmp	r3, #6
 801f684:	d103      	bne.n	801f68e <slave_response+0x8e>
    {
        slave_handle_write_single_holding_reg(slave);
 801f686:	6878      	ldr	r0, [r7, #4]
 801f688:	f7ff fedb 	bl	801f442 <slave_handle_write_single_holding_reg>
 801f68c:	e03a      	b.n	801f704 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_REGISTERS)
 801f68e:	687b      	ldr	r3, [r7, #4]
 801f690:	795b      	ldrb	r3, [r3, #5]
 801f692:	2b10      	cmp	r3, #16
 801f694:	d103      	bne.n	801f69e <slave_response+0x9e>
    {
        slave_handle_write_multi_holding_regs(slave);
 801f696:	6878      	ldr	r0, [r7, #4]
 801f698:	f7ff ff32 	bl	801f500 <slave_handle_write_multi_holding_regs>
 801f69c:	e032      	b.n	801f704 <slave_response+0x104>
    }
    else
    {
        slave->tx_len = 0;
 801f69e:	687b      	ldr	r3, [r7, #4]
 801f6a0:	2200      	movs	r2, #0
 801f6a2:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
        slave->tx_buf[slave->tx_len++] = slave->slave_id;
 801f6a6:	687b      	ldr	r3, [r7, #4]
 801f6a8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f6ac:	1c5a      	adds	r2, r3, #1
 801f6ae:	b291      	uxth	r1, r2
 801f6b0:	687a      	ldr	r2, [r7, #4]
 801f6b2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f6b6:	4619      	mov	r1, r3
 801f6b8:	687b      	ldr	r3, [r7, #4]
 801f6ba:	791a      	ldrb	r2, [r3, #4]
 801f6bc:	687b      	ldr	r3, [r7, #4]
 801f6be:	440b      	add	r3, r1
 801f6c0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 801f6c4:	687b      	ldr	r3, [r7, #4]
 801f6c6:	7b5a      	ldrb	r2, [r3, #13]
 801f6c8:	687b      	ldr	r3, [r7, #4]
 801f6ca:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f6ce:	1c59      	adds	r1, r3, #1
 801f6d0:	b288      	uxth	r0, r1
 801f6d2:	6879      	ldr	r1, [r7, #4]
 801f6d4:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 801f6d8:	4619      	mov	r1, r3
 801f6da:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 801f6de:	b2da      	uxtb	r2, r3
 801f6e0:	687b      	ldr	r3, [r7, #4]
 801f6e2:	440b      	add	r3, r1
 801f6e4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x01;
 801f6e8:	687b      	ldr	r3, [r7, #4]
 801f6ea:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f6ee:	1c5a      	adds	r2, r3, #1
 801f6f0:	b291      	uxth	r1, r2
 801f6f2:	687a      	ldr	r2, [r7, #4]
 801f6f4:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f6f8:	461a      	mov	r2, r3
 801f6fa:	687b      	ldr	r3, [r7, #4]
 801f6fc:	4413      	add	r3, r2
 801f6fe:	2201      	movs	r2, #1
 801f700:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    }
    slave->buff_len = slave->tx_len;
 801f704:	687b      	ldr	r3, [r7, #4]
 801f706:	f8b3 240e 	ldrh.w	r2, [r3, #1038]	; 0x40e
 801f70a:	687b      	ldr	r3, [r7, #4]
 801f70c:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->tx_buf);
 801f70e:	687b      	ldr	r3, [r7, #4]
 801f710:	f203 230e 	addw	r3, r3, #526	; 0x20e
 801f714:	4619      	mov	r1, r3
 801f716:	6878      	ldr	r0, [r7, #4]
 801f718:	f7ff f9ec 	bl	801eaf4 <slave_crc16>
    slave->tx_buf[slave->tx_len++] = slave->crc_hi;
 801f71c:	687b      	ldr	r3, [r7, #4]
 801f71e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f722:	1c5a      	adds	r2, r3, #1
 801f724:	b291      	uxth	r1, r2
 801f726:	687a      	ldr	r2, [r7, #4]
 801f728:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f72c:	4619      	mov	r1, r3
 801f72e:	687b      	ldr	r3, [r7, #4]
 801f730:	799a      	ldrb	r2, [r3, #6]
 801f732:	687b      	ldr	r3, [r7, #4]
 801f734:	440b      	add	r3, r1
 801f736:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->crc_lo;
 801f73a:	687b      	ldr	r3, [r7, #4]
 801f73c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f740:	1c5a      	adds	r2, r3, #1
 801f742:	b291      	uxth	r1, r2
 801f744:	687a      	ldr	r2, [r7, #4]
 801f746:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 801f74a:	4619      	mov	r1, r3
 801f74c:	687b      	ldr	r3, [r7, #4]
 801f74e:	79da      	ldrb	r2, [r3, #7]
 801f750:	687b      	ldr	r3, [r7, #4]
 801f752:	440b      	add	r3, r1
 801f754:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave_set_tx_rx(slave, tx);
 801f758:	2101      	movs	r1, #1
 801f75a:	6878      	ldr	r0, [r7, #4]
 801f75c:	f000 f8ac 	bl	801f8b8 <slave_set_tx_rx>
    HAL_UART_Transmit_DMA(slave->uart_port->uart, slave->tx_buf, slave->tx_len);
 801f760:	687b      	ldr	r3, [r7, #4]
 801f762:	681b      	ldr	r3, [r3, #0]
 801f764:	6818      	ldr	r0, [r3, #0]
 801f766:	687b      	ldr	r3, [r7, #4]
 801f768:	f203 210e 	addw	r1, r3, #526	; 0x20e
 801f76c:	687b      	ldr	r3, [r7, #4]
 801f76e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 801f772:	461a      	mov	r2, r3
 801f774:	f7e9 ff2e 	bl	80095d4 <HAL_UART_Transmit_DMA>
 801f778:	e000      	b.n	801f77c <slave_response+0x17c>
        return;
 801f77a:	bf00      	nop
}
 801f77c:	3708      	adds	r7, #8
 801f77e:	46bd      	mov	sp, r7
 801f780:	bd80      	pop	{r7, pc}

0801f782 <ostimer_callback>:

static void ostimer_callback(void *args)
{
 801f782:	b580      	push	{r7, lr}
 801f784:	b084      	sub	sp, #16
 801f786:	af00      	add	r7, sp, #0
 801f788:	6078      	str	r0, [r7, #4]
    modbus_slave *slave = args;
 801f78a:	687b      	ldr	r3, [r7, #4]
 801f78c:	60fb      	str	r3, [r7, #12]
    if (slave->rx_len == (MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR))
 801f78e:	68fb      	ldr	r3, [r7, #12]
 801f790:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 801f794:	461a      	mov	r2, r3
 801f796:	68fb      	ldr	r3, [r7, #12]
 801f798:	681b      	ldr	r3, [r3, #0]
 801f79a:	681b      	ldr	r3, [r3, #0]
 801f79c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f79e:	681b      	ldr	r3, [r3, #0]
 801f7a0:	685b      	ldr	r3, [r3, #4]
 801f7a2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801f7a6:	429a      	cmp	r2, r3
 801f7a8:	d109      	bne.n	801f7be <ostimer_callback+0x3c>
    {
        slave->idle_timer_flag = 1;
 801f7aa:	68fb      	ldr	r3, [r7, #12]
 801f7ac:	2201      	movs	r2, #1
 801f7ae:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 801f7b2:	68fb      	ldr	r3, [r7, #12]
 801f7b4:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 801f7b8:	4618      	mov	r0, r3
 801f7ba:	f7ec f9ed 	bl	800bb98 <osSemaphoreRelease>
    }
}
 801f7be:	bf00      	nop
 801f7c0:	3710      	adds	r7, #16
 801f7c2:	46bd      	mov	sp, r7
 801f7c4:	bd80      	pop	{r7, pc}
	...

0801f7c8 <slave_init>:

void slave_init(modbus_slave *slave, modbus_port *port, uint16_t slave_id, modbus_regs *regs_ptr)
{
 801f7c8:	b580      	push	{r7, lr}
 801f7ca:	b084      	sub	sp, #16
 801f7cc:	af00      	add	r7, sp, #0
 801f7ce:	60f8      	str	r0, [r7, #12]
 801f7d0:	60b9      	str	r1, [r7, #8]
 801f7d2:	603b      	str	r3, [r7, #0]
 801f7d4:	4613      	mov	r3, r2
 801f7d6:	80fb      	strh	r3, [r7, #6]
    slave->idle_sem = osSemaphoreNew(1, 0, NULL);
 801f7d8:	2200      	movs	r2, #0
 801f7da:	2100      	movs	r1, #0
 801f7dc:	2001      	movs	r0, #1
 801f7de:	f7ec f8ff 	bl	800b9e0 <osSemaphoreNew>
 801f7e2:	4602      	mov	r2, r0
 801f7e4:	68fb      	ldr	r3, [r7, #12]
 801f7e6:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    slave->idle_timer = osTimerNew(ostimer_callback, osTimerOnce, (void *)slave, NULL);
 801f7ea:	2300      	movs	r3, #0
 801f7ec:	68fa      	ldr	r2, [r7, #12]
 801f7ee:	2100      	movs	r1, #0
 801f7f0:	4810      	ldr	r0, [pc, #64]	; (801f834 <slave_init+0x6c>)
 801f7f2:	f7eb ff3d 	bl	800b670 <osTimerNew>
 801f7f6:	4602      	mov	r2, r0
 801f7f8:	68fb      	ldr	r3, [r7, #12]
 801f7fa:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    slave->uart_port = port;
 801f7fe:	68fb      	ldr	r3, [r7, #12]
 801f800:	68ba      	ldr	r2, [r7, #8]
 801f802:	601a      	str	r2, [r3, #0]
    slave->slave_id = slave_id;
 801f804:	88fb      	ldrh	r3, [r7, #6]
 801f806:	b2da      	uxtb	r2, r3
 801f808:	68fb      	ldr	r3, [r7, #12]
 801f80a:	711a      	strb	r2, [r3, #4]
    slave->regs = regs_ptr;
 801f80c:	68fb      	ldr	r3, [r7, #12]
 801f80e:	683a      	ldr	r2, [r7, #0]
 801f810:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    __HAL_UART_ENABLE_IT(slave->uart_port->uart, UART_IT_IDLE);
 801f814:	68fb      	ldr	r3, [r7, #12]
 801f816:	681b      	ldr	r3, [r3, #0]
 801f818:	681b      	ldr	r3, [r3, #0]
 801f81a:	681b      	ldr	r3, [r3, #0]
 801f81c:	68da      	ldr	r2, [r3, #12]
 801f81e:	68fb      	ldr	r3, [r7, #12]
 801f820:	681b      	ldr	r3, [r3, #0]
 801f822:	681b      	ldr	r3, [r3, #0]
 801f824:	681b      	ldr	r3, [r3, #0]
 801f826:	f042 0210 	orr.w	r2, r2, #16
 801f82a:	60da      	str	r2, [r3, #12]
}
 801f82c:	bf00      	nop
 801f82e:	3710      	adds	r7, #16
 801f830:	46bd      	mov	sp, r7
 801f832:	bd80      	pop	{r7, pc}
 801f834:	0801f783 	.word	0x0801f783

0801f838 <slave_uart_idle>:

void slave_uart_idle(modbus_slave *slave)
{
 801f838:	b580      	push	{r7, lr}
 801f83a:	b084      	sub	sp, #16
 801f83c:	af00      	add	r7, sp, #0
 801f83e:	6078      	str	r0, [r7, #4]
    if (((READ_REG(slave->uart_port->uart->Instance->SR) & USART_SR_IDLE) != RESET) && ((READ_REG(slave->uart_port->uart->Instance->CR1) & USART_CR1_IDLEIE) != RESET))
 801f840:	687b      	ldr	r3, [r7, #4]
 801f842:	681b      	ldr	r3, [r3, #0]
 801f844:	681b      	ldr	r3, [r3, #0]
 801f846:	681b      	ldr	r3, [r3, #0]
 801f848:	681b      	ldr	r3, [r3, #0]
 801f84a:	f003 0310 	and.w	r3, r3, #16
 801f84e:	2b00      	cmp	r3, #0
 801f850:	d02e      	beq.n	801f8b0 <slave_uart_idle+0x78>
 801f852:	687b      	ldr	r3, [r7, #4]
 801f854:	681b      	ldr	r3, [r3, #0]
 801f856:	681b      	ldr	r3, [r3, #0]
 801f858:	681b      	ldr	r3, [r3, #0]
 801f85a:	68db      	ldr	r3, [r3, #12]
 801f85c:	f003 0310 	and.w	r3, r3, #16
 801f860:	2b00      	cmp	r3, #0
 801f862:	d025      	beq.n	801f8b0 <slave_uart_idle+0x78>
    {
        __HAL_UART_CLEAR_IDLEFLAG(slave->uart_port->uart);
 801f864:	2300      	movs	r3, #0
 801f866:	60fb      	str	r3, [r7, #12]
 801f868:	687b      	ldr	r3, [r7, #4]
 801f86a:	681b      	ldr	r3, [r3, #0]
 801f86c:	681b      	ldr	r3, [r3, #0]
 801f86e:	681b      	ldr	r3, [r3, #0]
 801f870:	681b      	ldr	r3, [r3, #0]
 801f872:	60fb      	str	r3, [r7, #12]
 801f874:	687b      	ldr	r3, [r7, #4]
 801f876:	681b      	ldr	r3, [r3, #0]
 801f878:	681b      	ldr	r3, [r3, #0]
 801f87a:	681b      	ldr	r3, [r3, #0]
 801f87c:	685b      	ldr	r3, [r3, #4]
 801f87e:	60fb      	str	r3, [r7, #12]
 801f880:	68fb      	ldr	r3, [r7, #12]
        slave->rx_len = MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR;
 801f882:	687b      	ldr	r3, [r7, #4]
 801f884:	681b      	ldr	r3, [r3, #0]
 801f886:	681b      	ldr	r3, [r3, #0]
 801f888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f88a:	681b      	ldr	r3, [r3, #0]
 801f88c:	685b      	ldr	r3, [r3, #4]
 801f88e:	b29b      	uxth	r3, r3
 801f890:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801f894:	b29a      	uxth	r2, r3
 801f896:	687b      	ldr	r3, [r7, #4]
 801f898:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
        slave->idle_timer_flag = 0;
 801f89c:	687b      	ldr	r3, [r7, #4]
 801f89e:	2200      	movs	r2, #0
 801f8a0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 801f8a4:	687b      	ldr	r3, [r7, #4]
 801f8a6:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 801f8aa:	4618      	mov	r0, r3
 801f8ac:	f7ec f974 	bl	800bb98 <osSemaphoreRelease>
    }
}
 801f8b0:	bf00      	nop
 801f8b2:	3710      	adds	r7, #16
 801f8b4:	46bd      	mov	sp, r7
 801f8b6:	bd80      	pop	{r7, pc}

0801f8b8 <slave_set_tx_rx>:

void slave_set_tx_rx(modbus_slave *slave, uart_tx_rx_enum dir)
{
 801f8b8:	b580      	push	{r7, lr}
 801f8ba:	b082      	sub	sp, #8
 801f8bc:	af00      	add	r7, sp, #0
 801f8be:	6078      	str	r0, [r7, #4]
 801f8c0:	460b      	mov	r3, r1
 801f8c2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(slave->uart_port->gpio_port, slave->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 801f8c4:	687b      	ldr	r3, [r7, #4]
 801f8c6:	681b      	ldr	r3, [r3, #0]
 801f8c8:	6858      	ldr	r0, [r3, #4]
 801f8ca:	687b      	ldr	r3, [r7, #4]
 801f8cc:	681b      	ldr	r3, [r3, #0]
 801f8ce:	8919      	ldrh	r1, [r3, #8]
 801f8d0:	78fb      	ldrb	r3, [r7, #3]
 801f8d2:	2b01      	cmp	r3, #1
 801f8d4:	bf0c      	ite	eq
 801f8d6:	2301      	moveq	r3, #1
 801f8d8:	2300      	movne	r3, #0
 801f8da:	b2db      	uxtb	r3, r3
 801f8dc:	461a      	mov	r2, r3
 801f8de:	f7e6 fced 	bl	80062bc <HAL_GPIO_WritePin>
}
 801f8e2:	bf00      	nop
 801f8e4:	3708      	adds	r7, #8
 801f8e6:	46bd      	mov	sp, r7
 801f8e8:	bd80      	pop	{r7, pc}

0801f8ea <slave_wait_request>:

void slave_wait_request(modbus_slave *slave)
{
 801f8ea:	b580      	push	{r7, lr}
 801f8ec:	b082      	sub	sp, #8
 801f8ee:	af00      	add	r7, sp, #0
 801f8f0:	6078      	str	r0, [r7, #4]
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 801f8f2:	e024      	b.n	801f93e <slave_wait_request+0x54>
    {
        if (slave->idle_timer_flag == 0)
 801f8f4:	687b      	ldr	r3, [r7, #4]
 801f8f6:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 801f8fa:	2b00      	cmp	r3, #0
 801f8fc:	d107      	bne.n	801f90e <slave_wait_request+0x24>
        {
            osTimerStart(slave->idle_timer, 2);
 801f8fe:	687b      	ldr	r3, [r7, #4]
 801f900:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 801f904:	2102      	movs	r1, #2
 801f906:	4618      	mov	r0, r3
 801f908:	f7eb ff2e 	bl	800b768 <osTimerStart>
 801f90c:	e017      	b.n	801f93e <slave_wait_request+0x54>
        }
        else if (slave->idle_timer_flag == 1)
 801f90e:	687b      	ldr	r3, [r7, #4]
 801f910:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 801f914:	2b01      	cmp	r3, #1
 801f916:	d112      	bne.n	801f93e <slave_wait_request+0x54>
        {
            HAL_UART_DMAStop(slave->uart_port->uart);
 801f918:	687b      	ldr	r3, [r7, #4]
 801f91a:	681b      	ldr	r3, [r3, #0]
 801f91c:	681b      	ldr	r3, [r3, #0]
 801f91e:	4618      	mov	r0, r3
 801f920:	f7e9 ff06 	bl	8009730 <HAL_UART_DMAStop>
            slave_response(slave);
 801f924:	6878      	ldr	r0, [r7, #4]
 801f926:	f7ff fe6b 	bl	801f600 <slave_response>
            HAL_UART_Receive_DMA(slave->uart_port->uart, slave->rx_buf, MB_SLAVE_BUFFER_LENGTH);
 801f92a:	687b      	ldr	r3, [r7, #4]
 801f92c:	681b      	ldr	r3, [r3, #0]
 801f92e:	6818      	ldr	r0, [r3, #0]
 801f930:	687b      	ldr	r3, [r7, #4]
 801f932:	330c      	adds	r3, #12
 801f934:	f44f 7200 	mov.w	r2, #512	; 0x200
 801f938:	4619      	mov	r1, r3
 801f93a:	f7e9 fec9 	bl	80096d0 <HAL_UART_Receive_DMA>
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 801f93e:	687b      	ldr	r3, [r7, #4]
 801f940:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 801f944:	f04f 31ff 	mov.w	r1, #4294967295
 801f948:	4618      	mov	r0, r3
 801f94a:	f7ec f8d3 	bl	800baf4 <osSemaphoreAcquire>
 801f94e:	4603      	mov	r3, r0
 801f950:	2b00      	cmp	r3, #0
 801f952:	d0cf      	beq.n	801f8f4 <slave_wait_request+0xa>
        }
    }
}
 801f954:	bf00      	nop
 801f956:	bf00      	nop
 801f958:	3708      	adds	r7, #8
 801f95a:	46bd      	mov	sp, r7
 801f95c:	bd80      	pop	{r7, pc}
	...

0801f960 <std>:
 801f960:	2300      	movs	r3, #0
 801f962:	b510      	push	{r4, lr}
 801f964:	4604      	mov	r4, r0
 801f966:	e9c0 3300 	strd	r3, r3, [r0]
 801f96a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f96e:	6083      	str	r3, [r0, #8]
 801f970:	8181      	strh	r1, [r0, #12]
 801f972:	6643      	str	r3, [r0, #100]	; 0x64
 801f974:	81c2      	strh	r2, [r0, #14]
 801f976:	6183      	str	r3, [r0, #24]
 801f978:	4619      	mov	r1, r3
 801f97a:	2208      	movs	r2, #8
 801f97c:	305c      	adds	r0, #92	; 0x5c
 801f97e:	f000 f928 	bl	801fbd2 <memset>
 801f982:	4b05      	ldr	r3, [pc, #20]	; (801f998 <std+0x38>)
 801f984:	6263      	str	r3, [r4, #36]	; 0x24
 801f986:	4b05      	ldr	r3, [pc, #20]	; (801f99c <std+0x3c>)
 801f988:	62a3      	str	r3, [r4, #40]	; 0x28
 801f98a:	4b05      	ldr	r3, [pc, #20]	; (801f9a0 <std+0x40>)
 801f98c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801f98e:	4b05      	ldr	r3, [pc, #20]	; (801f9a4 <std+0x44>)
 801f990:	6224      	str	r4, [r4, #32]
 801f992:	6323      	str	r3, [r4, #48]	; 0x30
 801f994:	bd10      	pop	{r4, pc}
 801f996:	bf00      	nop
 801f998:	0801fe3d 	.word	0x0801fe3d
 801f99c:	0801fe5f 	.word	0x0801fe5f
 801f9a0:	0801fe97 	.word	0x0801fe97
 801f9a4:	0801febb 	.word	0x0801febb

0801f9a8 <_cleanup_r>:
 801f9a8:	4901      	ldr	r1, [pc, #4]	; (801f9b0 <_cleanup_r+0x8>)
 801f9aa:	f000 b8af 	b.w	801fb0c <_fwalk_reent>
 801f9ae:	bf00      	nop
 801f9b0:	0802005d 	.word	0x0802005d

0801f9b4 <__sfmoreglue>:
 801f9b4:	b570      	push	{r4, r5, r6, lr}
 801f9b6:	1e4a      	subs	r2, r1, #1
 801f9b8:	2568      	movs	r5, #104	; 0x68
 801f9ba:	4355      	muls	r5, r2
 801f9bc:	460e      	mov	r6, r1
 801f9be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801f9c2:	f000 f90f 	bl	801fbe4 <_malloc_r>
 801f9c6:	4604      	mov	r4, r0
 801f9c8:	b140      	cbz	r0, 801f9dc <__sfmoreglue+0x28>
 801f9ca:	2100      	movs	r1, #0
 801f9cc:	e9c0 1600 	strd	r1, r6, [r0]
 801f9d0:	300c      	adds	r0, #12
 801f9d2:	60a0      	str	r0, [r4, #8]
 801f9d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801f9d8:	f000 f8fb 	bl	801fbd2 <memset>
 801f9dc:	4620      	mov	r0, r4
 801f9de:	bd70      	pop	{r4, r5, r6, pc}

0801f9e0 <__sfp_lock_acquire>:
 801f9e0:	4801      	ldr	r0, [pc, #4]	; (801f9e8 <__sfp_lock_acquire+0x8>)
 801f9e2:	f000 b8d8 	b.w	801fb96 <__retarget_lock_acquire_recursive>
 801f9e6:	bf00      	nop
 801f9e8:	20013a48 	.word	0x20013a48

0801f9ec <__sfp_lock_release>:
 801f9ec:	4801      	ldr	r0, [pc, #4]	; (801f9f4 <__sfp_lock_release+0x8>)
 801f9ee:	f000 b8d3 	b.w	801fb98 <__retarget_lock_release_recursive>
 801f9f2:	bf00      	nop
 801f9f4:	20013a48 	.word	0x20013a48

0801f9f8 <__sinit_lock_acquire>:
 801f9f8:	4801      	ldr	r0, [pc, #4]	; (801fa00 <__sinit_lock_acquire+0x8>)
 801f9fa:	f000 b8cc 	b.w	801fb96 <__retarget_lock_acquire_recursive>
 801f9fe:	bf00      	nop
 801fa00:	20013a43 	.word	0x20013a43

0801fa04 <__sinit_lock_release>:
 801fa04:	4801      	ldr	r0, [pc, #4]	; (801fa0c <__sinit_lock_release+0x8>)
 801fa06:	f000 b8c7 	b.w	801fb98 <__retarget_lock_release_recursive>
 801fa0a:	bf00      	nop
 801fa0c:	20013a43 	.word	0x20013a43

0801fa10 <__sinit>:
 801fa10:	b510      	push	{r4, lr}
 801fa12:	4604      	mov	r4, r0
 801fa14:	f7ff fff0 	bl	801f9f8 <__sinit_lock_acquire>
 801fa18:	69a3      	ldr	r3, [r4, #24]
 801fa1a:	b11b      	cbz	r3, 801fa24 <__sinit+0x14>
 801fa1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fa20:	f7ff bff0 	b.w	801fa04 <__sinit_lock_release>
 801fa24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801fa28:	6523      	str	r3, [r4, #80]	; 0x50
 801fa2a:	4b13      	ldr	r3, [pc, #76]	; (801fa78 <__sinit+0x68>)
 801fa2c:	4a13      	ldr	r2, [pc, #76]	; (801fa7c <__sinit+0x6c>)
 801fa2e:	681b      	ldr	r3, [r3, #0]
 801fa30:	62a2      	str	r2, [r4, #40]	; 0x28
 801fa32:	42a3      	cmp	r3, r4
 801fa34:	bf04      	itt	eq
 801fa36:	2301      	moveq	r3, #1
 801fa38:	61a3      	streq	r3, [r4, #24]
 801fa3a:	4620      	mov	r0, r4
 801fa3c:	f000 f820 	bl	801fa80 <__sfp>
 801fa40:	6060      	str	r0, [r4, #4]
 801fa42:	4620      	mov	r0, r4
 801fa44:	f000 f81c 	bl	801fa80 <__sfp>
 801fa48:	60a0      	str	r0, [r4, #8]
 801fa4a:	4620      	mov	r0, r4
 801fa4c:	f000 f818 	bl	801fa80 <__sfp>
 801fa50:	2200      	movs	r2, #0
 801fa52:	60e0      	str	r0, [r4, #12]
 801fa54:	2104      	movs	r1, #4
 801fa56:	6860      	ldr	r0, [r4, #4]
 801fa58:	f7ff ff82 	bl	801f960 <std>
 801fa5c:	68a0      	ldr	r0, [r4, #8]
 801fa5e:	2201      	movs	r2, #1
 801fa60:	2109      	movs	r1, #9
 801fa62:	f7ff ff7d 	bl	801f960 <std>
 801fa66:	68e0      	ldr	r0, [r4, #12]
 801fa68:	2202      	movs	r2, #2
 801fa6a:	2112      	movs	r1, #18
 801fa6c:	f7ff ff78 	bl	801f960 <std>
 801fa70:	2301      	movs	r3, #1
 801fa72:	61a3      	str	r3, [r4, #24]
 801fa74:	e7d2      	b.n	801fa1c <__sinit+0xc>
 801fa76:	bf00      	nop
 801fa78:	08024e04 	.word	0x08024e04
 801fa7c:	0801f9a9 	.word	0x0801f9a9

0801fa80 <__sfp>:
 801fa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fa82:	4607      	mov	r7, r0
 801fa84:	f7ff ffac 	bl	801f9e0 <__sfp_lock_acquire>
 801fa88:	4b1e      	ldr	r3, [pc, #120]	; (801fb04 <__sfp+0x84>)
 801fa8a:	681e      	ldr	r6, [r3, #0]
 801fa8c:	69b3      	ldr	r3, [r6, #24]
 801fa8e:	b913      	cbnz	r3, 801fa96 <__sfp+0x16>
 801fa90:	4630      	mov	r0, r6
 801fa92:	f7ff ffbd 	bl	801fa10 <__sinit>
 801fa96:	3648      	adds	r6, #72	; 0x48
 801fa98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801fa9c:	3b01      	subs	r3, #1
 801fa9e:	d503      	bpl.n	801faa8 <__sfp+0x28>
 801faa0:	6833      	ldr	r3, [r6, #0]
 801faa2:	b30b      	cbz	r3, 801fae8 <__sfp+0x68>
 801faa4:	6836      	ldr	r6, [r6, #0]
 801faa6:	e7f7      	b.n	801fa98 <__sfp+0x18>
 801faa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801faac:	b9d5      	cbnz	r5, 801fae4 <__sfp+0x64>
 801faae:	4b16      	ldr	r3, [pc, #88]	; (801fb08 <__sfp+0x88>)
 801fab0:	60e3      	str	r3, [r4, #12]
 801fab2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801fab6:	6665      	str	r5, [r4, #100]	; 0x64
 801fab8:	f000 f86c 	bl	801fb94 <__retarget_lock_init_recursive>
 801fabc:	f7ff ff96 	bl	801f9ec <__sfp_lock_release>
 801fac0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801fac4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801fac8:	6025      	str	r5, [r4, #0]
 801faca:	61a5      	str	r5, [r4, #24]
 801facc:	2208      	movs	r2, #8
 801face:	4629      	mov	r1, r5
 801fad0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801fad4:	f000 f87d 	bl	801fbd2 <memset>
 801fad8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801fadc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801fae0:	4620      	mov	r0, r4
 801fae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fae4:	3468      	adds	r4, #104	; 0x68
 801fae6:	e7d9      	b.n	801fa9c <__sfp+0x1c>
 801fae8:	2104      	movs	r1, #4
 801faea:	4638      	mov	r0, r7
 801faec:	f7ff ff62 	bl	801f9b4 <__sfmoreglue>
 801faf0:	4604      	mov	r4, r0
 801faf2:	6030      	str	r0, [r6, #0]
 801faf4:	2800      	cmp	r0, #0
 801faf6:	d1d5      	bne.n	801faa4 <__sfp+0x24>
 801faf8:	f7ff ff78 	bl	801f9ec <__sfp_lock_release>
 801fafc:	230c      	movs	r3, #12
 801fafe:	603b      	str	r3, [r7, #0]
 801fb00:	e7ee      	b.n	801fae0 <__sfp+0x60>
 801fb02:	bf00      	nop
 801fb04:	08024e04 	.word	0x08024e04
 801fb08:	ffff0001 	.word	0xffff0001

0801fb0c <_fwalk_reent>:
 801fb0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fb10:	4606      	mov	r6, r0
 801fb12:	4688      	mov	r8, r1
 801fb14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801fb18:	2700      	movs	r7, #0
 801fb1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801fb1e:	f1b9 0901 	subs.w	r9, r9, #1
 801fb22:	d505      	bpl.n	801fb30 <_fwalk_reent+0x24>
 801fb24:	6824      	ldr	r4, [r4, #0]
 801fb26:	2c00      	cmp	r4, #0
 801fb28:	d1f7      	bne.n	801fb1a <_fwalk_reent+0xe>
 801fb2a:	4638      	mov	r0, r7
 801fb2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb30:	89ab      	ldrh	r3, [r5, #12]
 801fb32:	2b01      	cmp	r3, #1
 801fb34:	d907      	bls.n	801fb46 <_fwalk_reent+0x3a>
 801fb36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801fb3a:	3301      	adds	r3, #1
 801fb3c:	d003      	beq.n	801fb46 <_fwalk_reent+0x3a>
 801fb3e:	4629      	mov	r1, r5
 801fb40:	4630      	mov	r0, r6
 801fb42:	47c0      	blx	r8
 801fb44:	4307      	orrs	r7, r0
 801fb46:	3568      	adds	r5, #104	; 0x68
 801fb48:	e7e9      	b.n	801fb1e <_fwalk_reent+0x12>
	...

0801fb4c <__libc_init_array>:
 801fb4c:	b570      	push	{r4, r5, r6, lr}
 801fb4e:	4d0d      	ldr	r5, [pc, #52]	; (801fb84 <__libc_init_array+0x38>)
 801fb50:	4c0d      	ldr	r4, [pc, #52]	; (801fb88 <__libc_init_array+0x3c>)
 801fb52:	1b64      	subs	r4, r4, r5
 801fb54:	10a4      	asrs	r4, r4, #2
 801fb56:	2600      	movs	r6, #0
 801fb58:	42a6      	cmp	r6, r4
 801fb5a:	d109      	bne.n	801fb70 <__libc_init_array+0x24>
 801fb5c:	4d0b      	ldr	r5, [pc, #44]	; (801fb8c <__libc_init_array+0x40>)
 801fb5e:	4c0c      	ldr	r4, [pc, #48]	; (801fb90 <__libc_init_array+0x44>)
 801fb60:	f001 f9de 	bl	8020f20 <_init>
 801fb64:	1b64      	subs	r4, r4, r5
 801fb66:	10a4      	asrs	r4, r4, #2
 801fb68:	2600      	movs	r6, #0
 801fb6a:	42a6      	cmp	r6, r4
 801fb6c:	d105      	bne.n	801fb7a <__libc_init_array+0x2e>
 801fb6e:	bd70      	pop	{r4, r5, r6, pc}
 801fb70:	f855 3b04 	ldr.w	r3, [r5], #4
 801fb74:	4798      	blx	r3
 801fb76:	3601      	adds	r6, #1
 801fb78:	e7ee      	b.n	801fb58 <__libc_init_array+0xc>
 801fb7a:	f855 3b04 	ldr.w	r3, [r5], #4
 801fb7e:	4798      	blx	r3
 801fb80:	3601      	adds	r6, #1
 801fb82:	e7f2      	b.n	801fb6a <__libc_init_array+0x1e>
 801fb84:	08024ef8 	.word	0x08024ef8
 801fb88:	08024ef8 	.word	0x08024ef8
 801fb8c:	08024ef8 	.word	0x08024ef8
 801fb90:	08024efc 	.word	0x08024efc

0801fb94 <__retarget_lock_init_recursive>:
 801fb94:	4770      	bx	lr

0801fb96 <__retarget_lock_acquire_recursive>:
 801fb96:	4770      	bx	lr

0801fb98 <__retarget_lock_release_recursive>:
 801fb98:	4770      	bx	lr

0801fb9a <memcmp>:
 801fb9a:	b530      	push	{r4, r5, lr}
 801fb9c:	3901      	subs	r1, #1
 801fb9e:	2400      	movs	r4, #0
 801fba0:	42a2      	cmp	r2, r4
 801fba2:	d101      	bne.n	801fba8 <memcmp+0xe>
 801fba4:	2000      	movs	r0, #0
 801fba6:	e005      	b.n	801fbb4 <memcmp+0x1a>
 801fba8:	5d03      	ldrb	r3, [r0, r4]
 801fbaa:	3401      	adds	r4, #1
 801fbac:	5d0d      	ldrb	r5, [r1, r4]
 801fbae:	42ab      	cmp	r3, r5
 801fbb0:	d0f6      	beq.n	801fba0 <memcmp+0x6>
 801fbb2:	1b58      	subs	r0, r3, r5
 801fbb4:	bd30      	pop	{r4, r5, pc}

0801fbb6 <memcpy>:
 801fbb6:	440a      	add	r2, r1
 801fbb8:	4291      	cmp	r1, r2
 801fbba:	f100 33ff 	add.w	r3, r0, #4294967295
 801fbbe:	d100      	bne.n	801fbc2 <memcpy+0xc>
 801fbc0:	4770      	bx	lr
 801fbc2:	b510      	push	{r4, lr}
 801fbc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fbc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801fbcc:	4291      	cmp	r1, r2
 801fbce:	d1f9      	bne.n	801fbc4 <memcpy+0xe>
 801fbd0:	bd10      	pop	{r4, pc}

0801fbd2 <memset>:
 801fbd2:	4402      	add	r2, r0
 801fbd4:	4603      	mov	r3, r0
 801fbd6:	4293      	cmp	r3, r2
 801fbd8:	d100      	bne.n	801fbdc <memset+0xa>
 801fbda:	4770      	bx	lr
 801fbdc:	f803 1b01 	strb.w	r1, [r3], #1
 801fbe0:	e7f9      	b.n	801fbd6 <memset+0x4>
	...

0801fbe4 <_malloc_r>:
 801fbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fbe6:	1ccd      	adds	r5, r1, #3
 801fbe8:	f025 0503 	bic.w	r5, r5, #3
 801fbec:	3508      	adds	r5, #8
 801fbee:	2d0c      	cmp	r5, #12
 801fbf0:	bf38      	it	cc
 801fbf2:	250c      	movcc	r5, #12
 801fbf4:	2d00      	cmp	r5, #0
 801fbf6:	4606      	mov	r6, r0
 801fbf8:	db01      	blt.n	801fbfe <_malloc_r+0x1a>
 801fbfa:	42a9      	cmp	r1, r5
 801fbfc:	d903      	bls.n	801fc06 <_malloc_r+0x22>
 801fbfe:	230c      	movs	r3, #12
 801fc00:	6033      	str	r3, [r6, #0]
 801fc02:	2000      	movs	r0, #0
 801fc04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fc06:	f000 fa91 	bl	802012c <__malloc_lock>
 801fc0a:	4921      	ldr	r1, [pc, #132]	; (801fc90 <_malloc_r+0xac>)
 801fc0c:	680a      	ldr	r2, [r1, #0]
 801fc0e:	4614      	mov	r4, r2
 801fc10:	b99c      	cbnz	r4, 801fc3a <_malloc_r+0x56>
 801fc12:	4f20      	ldr	r7, [pc, #128]	; (801fc94 <_malloc_r+0xb0>)
 801fc14:	683b      	ldr	r3, [r7, #0]
 801fc16:	b923      	cbnz	r3, 801fc22 <_malloc_r+0x3e>
 801fc18:	4621      	mov	r1, r4
 801fc1a:	4630      	mov	r0, r6
 801fc1c:	f000 f8fe 	bl	801fe1c <_sbrk_r>
 801fc20:	6038      	str	r0, [r7, #0]
 801fc22:	4629      	mov	r1, r5
 801fc24:	4630      	mov	r0, r6
 801fc26:	f000 f8f9 	bl	801fe1c <_sbrk_r>
 801fc2a:	1c43      	adds	r3, r0, #1
 801fc2c:	d123      	bne.n	801fc76 <_malloc_r+0x92>
 801fc2e:	230c      	movs	r3, #12
 801fc30:	6033      	str	r3, [r6, #0]
 801fc32:	4630      	mov	r0, r6
 801fc34:	f000 fa80 	bl	8020138 <__malloc_unlock>
 801fc38:	e7e3      	b.n	801fc02 <_malloc_r+0x1e>
 801fc3a:	6823      	ldr	r3, [r4, #0]
 801fc3c:	1b5b      	subs	r3, r3, r5
 801fc3e:	d417      	bmi.n	801fc70 <_malloc_r+0x8c>
 801fc40:	2b0b      	cmp	r3, #11
 801fc42:	d903      	bls.n	801fc4c <_malloc_r+0x68>
 801fc44:	6023      	str	r3, [r4, #0]
 801fc46:	441c      	add	r4, r3
 801fc48:	6025      	str	r5, [r4, #0]
 801fc4a:	e004      	b.n	801fc56 <_malloc_r+0x72>
 801fc4c:	6863      	ldr	r3, [r4, #4]
 801fc4e:	42a2      	cmp	r2, r4
 801fc50:	bf0c      	ite	eq
 801fc52:	600b      	streq	r3, [r1, #0]
 801fc54:	6053      	strne	r3, [r2, #4]
 801fc56:	4630      	mov	r0, r6
 801fc58:	f000 fa6e 	bl	8020138 <__malloc_unlock>
 801fc5c:	f104 000b 	add.w	r0, r4, #11
 801fc60:	1d23      	adds	r3, r4, #4
 801fc62:	f020 0007 	bic.w	r0, r0, #7
 801fc66:	1ac2      	subs	r2, r0, r3
 801fc68:	d0cc      	beq.n	801fc04 <_malloc_r+0x20>
 801fc6a:	1a1b      	subs	r3, r3, r0
 801fc6c:	50a3      	str	r3, [r4, r2]
 801fc6e:	e7c9      	b.n	801fc04 <_malloc_r+0x20>
 801fc70:	4622      	mov	r2, r4
 801fc72:	6864      	ldr	r4, [r4, #4]
 801fc74:	e7cc      	b.n	801fc10 <_malloc_r+0x2c>
 801fc76:	1cc4      	adds	r4, r0, #3
 801fc78:	f024 0403 	bic.w	r4, r4, #3
 801fc7c:	42a0      	cmp	r0, r4
 801fc7e:	d0e3      	beq.n	801fc48 <_malloc_r+0x64>
 801fc80:	1a21      	subs	r1, r4, r0
 801fc82:	4630      	mov	r0, r6
 801fc84:	f000 f8ca 	bl	801fe1c <_sbrk_r>
 801fc88:	3001      	adds	r0, #1
 801fc8a:	d1dd      	bne.n	801fc48 <_malloc_r+0x64>
 801fc8c:	e7cf      	b.n	801fc2e <_malloc_r+0x4a>
 801fc8e:	bf00      	nop
 801fc90:	2000b0f4 	.word	0x2000b0f4
 801fc94:	2000b0f8 	.word	0x2000b0f8

0801fc98 <iprintf>:
 801fc98:	b40f      	push	{r0, r1, r2, r3}
 801fc9a:	4b0a      	ldr	r3, [pc, #40]	; (801fcc4 <iprintf+0x2c>)
 801fc9c:	b513      	push	{r0, r1, r4, lr}
 801fc9e:	681c      	ldr	r4, [r3, #0]
 801fca0:	b124      	cbz	r4, 801fcac <iprintf+0x14>
 801fca2:	69a3      	ldr	r3, [r4, #24]
 801fca4:	b913      	cbnz	r3, 801fcac <iprintf+0x14>
 801fca6:	4620      	mov	r0, r4
 801fca8:	f7ff feb2 	bl	801fa10 <__sinit>
 801fcac:	ab05      	add	r3, sp, #20
 801fcae:	9a04      	ldr	r2, [sp, #16]
 801fcb0:	68a1      	ldr	r1, [r4, #8]
 801fcb2:	9301      	str	r3, [sp, #4]
 801fcb4:	4620      	mov	r0, r4
 801fcb6:	f000 fabf 	bl	8020238 <_vfiprintf_r>
 801fcba:	b002      	add	sp, #8
 801fcbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fcc0:	b004      	add	sp, #16
 801fcc2:	4770      	bx	lr
 801fcc4:	200000f4 	.word	0x200000f4

0801fcc8 <rand>:
 801fcc8:	4b17      	ldr	r3, [pc, #92]	; (801fd28 <rand+0x60>)
 801fcca:	b510      	push	{r4, lr}
 801fccc:	681c      	ldr	r4, [r3, #0]
 801fcce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801fcd0:	b9b3      	cbnz	r3, 801fd00 <rand+0x38>
 801fcd2:	2018      	movs	r0, #24
 801fcd4:	f000 fa22 	bl	802011c <malloc>
 801fcd8:	63a0      	str	r0, [r4, #56]	; 0x38
 801fcda:	b928      	cbnz	r0, 801fce8 <rand+0x20>
 801fcdc:	4602      	mov	r2, r0
 801fcde:	4b13      	ldr	r3, [pc, #76]	; (801fd2c <rand+0x64>)
 801fce0:	4813      	ldr	r0, [pc, #76]	; (801fd30 <rand+0x68>)
 801fce2:	214e      	movs	r1, #78	; 0x4e
 801fce4:	f000 f900 	bl	801fee8 <__assert_func>
 801fce8:	4a12      	ldr	r2, [pc, #72]	; (801fd34 <rand+0x6c>)
 801fcea:	4b13      	ldr	r3, [pc, #76]	; (801fd38 <rand+0x70>)
 801fcec:	e9c0 2300 	strd	r2, r3, [r0]
 801fcf0:	4b12      	ldr	r3, [pc, #72]	; (801fd3c <rand+0x74>)
 801fcf2:	6083      	str	r3, [r0, #8]
 801fcf4:	230b      	movs	r3, #11
 801fcf6:	8183      	strh	r3, [r0, #12]
 801fcf8:	2201      	movs	r2, #1
 801fcfa:	2300      	movs	r3, #0
 801fcfc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801fd00:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801fd02:	480f      	ldr	r0, [pc, #60]	; (801fd40 <rand+0x78>)
 801fd04:	690a      	ldr	r2, [r1, #16]
 801fd06:	694b      	ldr	r3, [r1, #20]
 801fd08:	4c0e      	ldr	r4, [pc, #56]	; (801fd44 <rand+0x7c>)
 801fd0a:	4350      	muls	r0, r2
 801fd0c:	fb04 0003 	mla	r0, r4, r3, r0
 801fd10:	fba2 3404 	umull	r3, r4, r2, r4
 801fd14:	1c5a      	adds	r2, r3, #1
 801fd16:	4404      	add	r4, r0
 801fd18:	f144 0000 	adc.w	r0, r4, #0
 801fd1c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801fd20:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801fd24:	bd10      	pop	{r4, pc}
 801fd26:	bf00      	nop
 801fd28:	200000f4 	.word	0x200000f4
 801fd2c:	08024e08 	.word	0x08024e08
 801fd30:	08024e1f 	.word	0x08024e1f
 801fd34:	abcd330e 	.word	0xabcd330e
 801fd38:	e66d1234 	.word	0xe66d1234
 801fd3c:	0005deec 	.word	0x0005deec
 801fd40:	5851f42d 	.word	0x5851f42d
 801fd44:	4c957f2d 	.word	0x4c957f2d

0801fd48 <cleanup_glue>:
 801fd48:	b538      	push	{r3, r4, r5, lr}
 801fd4a:	460c      	mov	r4, r1
 801fd4c:	6809      	ldr	r1, [r1, #0]
 801fd4e:	4605      	mov	r5, r0
 801fd50:	b109      	cbz	r1, 801fd56 <cleanup_glue+0xe>
 801fd52:	f7ff fff9 	bl	801fd48 <cleanup_glue>
 801fd56:	4621      	mov	r1, r4
 801fd58:	4628      	mov	r0, r5
 801fd5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fd5e:	f000 b9f1 	b.w	8020144 <_free_r>
	...

0801fd64 <_reclaim_reent>:
 801fd64:	4b2c      	ldr	r3, [pc, #176]	; (801fe18 <_reclaim_reent+0xb4>)
 801fd66:	681b      	ldr	r3, [r3, #0]
 801fd68:	4283      	cmp	r3, r0
 801fd6a:	b570      	push	{r4, r5, r6, lr}
 801fd6c:	4604      	mov	r4, r0
 801fd6e:	d051      	beq.n	801fe14 <_reclaim_reent+0xb0>
 801fd70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801fd72:	b143      	cbz	r3, 801fd86 <_reclaim_reent+0x22>
 801fd74:	68db      	ldr	r3, [r3, #12]
 801fd76:	2b00      	cmp	r3, #0
 801fd78:	d14a      	bne.n	801fe10 <_reclaim_reent+0xac>
 801fd7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fd7c:	6819      	ldr	r1, [r3, #0]
 801fd7e:	b111      	cbz	r1, 801fd86 <_reclaim_reent+0x22>
 801fd80:	4620      	mov	r0, r4
 801fd82:	f000 f9df 	bl	8020144 <_free_r>
 801fd86:	6961      	ldr	r1, [r4, #20]
 801fd88:	b111      	cbz	r1, 801fd90 <_reclaim_reent+0x2c>
 801fd8a:	4620      	mov	r0, r4
 801fd8c:	f000 f9da 	bl	8020144 <_free_r>
 801fd90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801fd92:	b111      	cbz	r1, 801fd9a <_reclaim_reent+0x36>
 801fd94:	4620      	mov	r0, r4
 801fd96:	f000 f9d5 	bl	8020144 <_free_r>
 801fd9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801fd9c:	b111      	cbz	r1, 801fda4 <_reclaim_reent+0x40>
 801fd9e:	4620      	mov	r0, r4
 801fda0:	f000 f9d0 	bl	8020144 <_free_r>
 801fda4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801fda6:	b111      	cbz	r1, 801fdae <_reclaim_reent+0x4a>
 801fda8:	4620      	mov	r0, r4
 801fdaa:	f000 f9cb 	bl	8020144 <_free_r>
 801fdae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801fdb0:	b111      	cbz	r1, 801fdb8 <_reclaim_reent+0x54>
 801fdb2:	4620      	mov	r0, r4
 801fdb4:	f000 f9c6 	bl	8020144 <_free_r>
 801fdb8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801fdba:	b111      	cbz	r1, 801fdc2 <_reclaim_reent+0x5e>
 801fdbc:	4620      	mov	r0, r4
 801fdbe:	f000 f9c1 	bl	8020144 <_free_r>
 801fdc2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801fdc4:	b111      	cbz	r1, 801fdcc <_reclaim_reent+0x68>
 801fdc6:	4620      	mov	r0, r4
 801fdc8:	f000 f9bc 	bl	8020144 <_free_r>
 801fdcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801fdce:	b111      	cbz	r1, 801fdd6 <_reclaim_reent+0x72>
 801fdd0:	4620      	mov	r0, r4
 801fdd2:	f000 f9b7 	bl	8020144 <_free_r>
 801fdd6:	69a3      	ldr	r3, [r4, #24]
 801fdd8:	b1e3      	cbz	r3, 801fe14 <_reclaim_reent+0xb0>
 801fdda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801fddc:	4620      	mov	r0, r4
 801fdde:	4798      	blx	r3
 801fde0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801fde2:	b1b9      	cbz	r1, 801fe14 <_reclaim_reent+0xb0>
 801fde4:	4620      	mov	r0, r4
 801fde6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801fdea:	f7ff bfad 	b.w	801fd48 <cleanup_glue>
 801fdee:	5949      	ldr	r1, [r1, r5]
 801fdf0:	b941      	cbnz	r1, 801fe04 <_reclaim_reent+0xa0>
 801fdf2:	3504      	adds	r5, #4
 801fdf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fdf6:	2d80      	cmp	r5, #128	; 0x80
 801fdf8:	68d9      	ldr	r1, [r3, #12]
 801fdfa:	d1f8      	bne.n	801fdee <_reclaim_reent+0x8a>
 801fdfc:	4620      	mov	r0, r4
 801fdfe:	f000 f9a1 	bl	8020144 <_free_r>
 801fe02:	e7ba      	b.n	801fd7a <_reclaim_reent+0x16>
 801fe04:	680e      	ldr	r6, [r1, #0]
 801fe06:	4620      	mov	r0, r4
 801fe08:	f000 f99c 	bl	8020144 <_free_r>
 801fe0c:	4631      	mov	r1, r6
 801fe0e:	e7ef      	b.n	801fdf0 <_reclaim_reent+0x8c>
 801fe10:	2500      	movs	r5, #0
 801fe12:	e7ef      	b.n	801fdf4 <_reclaim_reent+0x90>
 801fe14:	bd70      	pop	{r4, r5, r6, pc}
 801fe16:	bf00      	nop
 801fe18:	200000f4 	.word	0x200000f4

0801fe1c <_sbrk_r>:
 801fe1c:	b538      	push	{r3, r4, r5, lr}
 801fe1e:	4d06      	ldr	r5, [pc, #24]	; (801fe38 <_sbrk_r+0x1c>)
 801fe20:	2300      	movs	r3, #0
 801fe22:	4604      	mov	r4, r0
 801fe24:	4608      	mov	r0, r1
 801fe26:	602b      	str	r3, [r5, #0]
 801fe28:	f7e1 ffea 	bl	8001e00 <_sbrk>
 801fe2c:	1c43      	adds	r3, r0, #1
 801fe2e:	d102      	bne.n	801fe36 <_sbrk_r+0x1a>
 801fe30:	682b      	ldr	r3, [r5, #0]
 801fe32:	b103      	cbz	r3, 801fe36 <_sbrk_r+0x1a>
 801fe34:	6023      	str	r3, [r4, #0]
 801fe36:	bd38      	pop	{r3, r4, r5, pc}
 801fe38:	20013a38 	.word	0x20013a38

0801fe3c <__sread>:
 801fe3c:	b510      	push	{r4, lr}
 801fe3e:	460c      	mov	r4, r1
 801fe40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fe44:	f000 fcbc 	bl	80207c0 <_read_r>
 801fe48:	2800      	cmp	r0, #0
 801fe4a:	bfab      	itete	ge
 801fe4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801fe4e:	89a3      	ldrhlt	r3, [r4, #12]
 801fe50:	181b      	addge	r3, r3, r0
 801fe52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801fe56:	bfac      	ite	ge
 801fe58:	6563      	strge	r3, [r4, #84]	; 0x54
 801fe5a:	81a3      	strhlt	r3, [r4, #12]
 801fe5c:	bd10      	pop	{r4, pc}

0801fe5e <__swrite>:
 801fe5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fe62:	461f      	mov	r7, r3
 801fe64:	898b      	ldrh	r3, [r1, #12]
 801fe66:	05db      	lsls	r3, r3, #23
 801fe68:	4605      	mov	r5, r0
 801fe6a:	460c      	mov	r4, r1
 801fe6c:	4616      	mov	r6, r2
 801fe6e:	d505      	bpl.n	801fe7c <__swrite+0x1e>
 801fe70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fe74:	2302      	movs	r3, #2
 801fe76:	2200      	movs	r2, #0
 801fe78:	f000 f93e 	bl	80200f8 <_lseek_r>
 801fe7c:	89a3      	ldrh	r3, [r4, #12]
 801fe7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fe82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801fe86:	81a3      	strh	r3, [r4, #12]
 801fe88:	4632      	mov	r2, r6
 801fe8a:	463b      	mov	r3, r7
 801fe8c:	4628      	mov	r0, r5
 801fe8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801fe92:	f000 b817 	b.w	801fec4 <_write_r>

0801fe96 <__sseek>:
 801fe96:	b510      	push	{r4, lr}
 801fe98:	460c      	mov	r4, r1
 801fe9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fe9e:	f000 f92b 	bl	80200f8 <_lseek_r>
 801fea2:	1c43      	adds	r3, r0, #1
 801fea4:	89a3      	ldrh	r3, [r4, #12]
 801fea6:	bf15      	itete	ne
 801fea8:	6560      	strne	r0, [r4, #84]	; 0x54
 801feaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801feae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801feb2:	81a3      	strheq	r3, [r4, #12]
 801feb4:	bf18      	it	ne
 801feb6:	81a3      	strhne	r3, [r4, #12]
 801feb8:	bd10      	pop	{r4, pc}

0801feba <__sclose>:
 801feba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801febe:	f000 b831 	b.w	801ff24 <_close_r>
	...

0801fec4 <_write_r>:
 801fec4:	b538      	push	{r3, r4, r5, lr}
 801fec6:	4d07      	ldr	r5, [pc, #28]	; (801fee4 <_write_r+0x20>)
 801fec8:	4604      	mov	r4, r0
 801feca:	4608      	mov	r0, r1
 801fecc:	4611      	mov	r1, r2
 801fece:	2200      	movs	r2, #0
 801fed0:	602a      	str	r2, [r5, #0]
 801fed2:	461a      	mov	r2, r3
 801fed4:	f7e1 ff43 	bl	8001d5e <_write>
 801fed8:	1c43      	adds	r3, r0, #1
 801feda:	d102      	bne.n	801fee2 <_write_r+0x1e>
 801fedc:	682b      	ldr	r3, [r5, #0]
 801fede:	b103      	cbz	r3, 801fee2 <_write_r+0x1e>
 801fee0:	6023      	str	r3, [r4, #0]
 801fee2:	bd38      	pop	{r3, r4, r5, pc}
 801fee4:	20013a38 	.word	0x20013a38

0801fee8 <__assert_func>:
 801fee8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801feea:	4614      	mov	r4, r2
 801feec:	461a      	mov	r2, r3
 801feee:	4b09      	ldr	r3, [pc, #36]	; (801ff14 <__assert_func+0x2c>)
 801fef0:	681b      	ldr	r3, [r3, #0]
 801fef2:	4605      	mov	r5, r0
 801fef4:	68d8      	ldr	r0, [r3, #12]
 801fef6:	b14c      	cbz	r4, 801ff0c <__assert_func+0x24>
 801fef8:	4b07      	ldr	r3, [pc, #28]	; (801ff18 <__assert_func+0x30>)
 801fefa:	9100      	str	r1, [sp, #0]
 801fefc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ff00:	4906      	ldr	r1, [pc, #24]	; (801ff1c <__assert_func+0x34>)
 801ff02:	462b      	mov	r3, r5
 801ff04:	f000 f8e6 	bl	80200d4 <fiprintf>
 801ff08:	f000 fd2c 	bl	8020964 <abort>
 801ff0c:	4b04      	ldr	r3, [pc, #16]	; (801ff20 <__assert_func+0x38>)
 801ff0e:	461c      	mov	r4, r3
 801ff10:	e7f3      	b.n	801fefa <__assert_func+0x12>
 801ff12:	bf00      	nop
 801ff14:	200000f4 	.word	0x200000f4
 801ff18:	08024e7e 	.word	0x08024e7e
 801ff1c:	08024e8b 	.word	0x08024e8b
 801ff20:	08024eb9 	.word	0x08024eb9

0801ff24 <_close_r>:
 801ff24:	b538      	push	{r3, r4, r5, lr}
 801ff26:	4d06      	ldr	r5, [pc, #24]	; (801ff40 <_close_r+0x1c>)
 801ff28:	2300      	movs	r3, #0
 801ff2a:	4604      	mov	r4, r0
 801ff2c:	4608      	mov	r0, r1
 801ff2e:	602b      	str	r3, [r5, #0]
 801ff30:	f7e1 ff31 	bl	8001d96 <_close>
 801ff34:	1c43      	adds	r3, r0, #1
 801ff36:	d102      	bne.n	801ff3e <_close_r+0x1a>
 801ff38:	682b      	ldr	r3, [r5, #0]
 801ff3a:	b103      	cbz	r3, 801ff3e <_close_r+0x1a>
 801ff3c:	6023      	str	r3, [r4, #0]
 801ff3e:	bd38      	pop	{r3, r4, r5, pc}
 801ff40:	20013a38 	.word	0x20013a38

0801ff44 <__errno>:
 801ff44:	4b01      	ldr	r3, [pc, #4]	; (801ff4c <__errno+0x8>)
 801ff46:	6818      	ldr	r0, [r3, #0]
 801ff48:	4770      	bx	lr
 801ff4a:	bf00      	nop
 801ff4c:	200000f4 	.word	0x200000f4

0801ff50 <__sflush_r>:
 801ff50:	898a      	ldrh	r2, [r1, #12]
 801ff52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff56:	4605      	mov	r5, r0
 801ff58:	0710      	lsls	r0, r2, #28
 801ff5a:	460c      	mov	r4, r1
 801ff5c:	d458      	bmi.n	8020010 <__sflush_r+0xc0>
 801ff5e:	684b      	ldr	r3, [r1, #4]
 801ff60:	2b00      	cmp	r3, #0
 801ff62:	dc05      	bgt.n	801ff70 <__sflush_r+0x20>
 801ff64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ff66:	2b00      	cmp	r3, #0
 801ff68:	dc02      	bgt.n	801ff70 <__sflush_r+0x20>
 801ff6a:	2000      	movs	r0, #0
 801ff6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ff70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ff72:	2e00      	cmp	r6, #0
 801ff74:	d0f9      	beq.n	801ff6a <__sflush_r+0x1a>
 801ff76:	2300      	movs	r3, #0
 801ff78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ff7c:	682f      	ldr	r7, [r5, #0]
 801ff7e:	602b      	str	r3, [r5, #0]
 801ff80:	d032      	beq.n	801ffe8 <__sflush_r+0x98>
 801ff82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ff84:	89a3      	ldrh	r3, [r4, #12]
 801ff86:	075a      	lsls	r2, r3, #29
 801ff88:	d505      	bpl.n	801ff96 <__sflush_r+0x46>
 801ff8a:	6863      	ldr	r3, [r4, #4]
 801ff8c:	1ac0      	subs	r0, r0, r3
 801ff8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ff90:	b10b      	cbz	r3, 801ff96 <__sflush_r+0x46>
 801ff92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ff94:	1ac0      	subs	r0, r0, r3
 801ff96:	2300      	movs	r3, #0
 801ff98:	4602      	mov	r2, r0
 801ff9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ff9c:	6a21      	ldr	r1, [r4, #32]
 801ff9e:	4628      	mov	r0, r5
 801ffa0:	47b0      	blx	r6
 801ffa2:	1c43      	adds	r3, r0, #1
 801ffa4:	89a3      	ldrh	r3, [r4, #12]
 801ffa6:	d106      	bne.n	801ffb6 <__sflush_r+0x66>
 801ffa8:	6829      	ldr	r1, [r5, #0]
 801ffaa:	291d      	cmp	r1, #29
 801ffac:	d82c      	bhi.n	8020008 <__sflush_r+0xb8>
 801ffae:	4a2a      	ldr	r2, [pc, #168]	; (8020058 <__sflush_r+0x108>)
 801ffb0:	40ca      	lsrs	r2, r1
 801ffb2:	07d6      	lsls	r6, r2, #31
 801ffb4:	d528      	bpl.n	8020008 <__sflush_r+0xb8>
 801ffb6:	2200      	movs	r2, #0
 801ffb8:	6062      	str	r2, [r4, #4]
 801ffba:	04d9      	lsls	r1, r3, #19
 801ffbc:	6922      	ldr	r2, [r4, #16]
 801ffbe:	6022      	str	r2, [r4, #0]
 801ffc0:	d504      	bpl.n	801ffcc <__sflush_r+0x7c>
 801ffc2:	1c42      	adds	r2, r0, #1
 801ffc4:	d101      	bne.n	801ffca <__sflush_r+0x7a>
 801ffc6:	682b      	ldr	r3, [r5, #0]
 801ffc8:	b903      	cbnz	r3, 801ffcc <__sflush_r+0x7c>
 801ffca:	6560      	str	r0, [r4, #84]	; 0x54
 801ffcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ffce:	602f      	str	r7, [r5, #0]
 801ffd0:	2900      	cmp	r1, #0
 801ffd2:	d0ca      	beq.n	801ff6a <__sflush_r+0x1a>
 801ffd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ffd8:	4299      	cmp	r1, r3
 801ffda:	d002      	beq.n	801ffe2 <__sflush_r+0x92>
 801ffdc:	4628      	mov	r0, r5
 801ffde:	f000 f8b1 	bl	8020144 <_free_r>
 801ffe2:	2000      	movs	r0, #0
 801ffe4:	6360      	str	r0, [r4, #52]	; 0x34
 801ffe6:	e7c1      	b.n	801ff6c <__sflush_r+0x1c>
 801ffe8:	6a21      	ldr	r1, [r4, #32]
 801ffea:	2301      	movs	r3, #1
 801ffec:	4628      	mov	r0, r5
 801ffee:	47b0      	blx	r6
 801fff0:	1c41      	adds	r1, r0, #1
 801fff2:	d1c7      	bne.n	801ff84 <__sflush_r+0x34>
 801fff4:	682b      	ldr	r3, [r5, #0]
 801fff6:	2b00      	cmp	r3, #0
 801fff8:	d0c4      	beq.n	801ff84 <__sflush_r+0x34>
 801fffa:	2b1d      	cmp	r3, #29
 801fffc:	d001      	beq.n	8020002 <__sflush_r+0xb2>
 801fffe:	2b16      	cmp	r3, #22
 8020000:	d101      	bne.n	8020006 <__sflush_r+0xb6>
 8020002:	602f      	str	r7, [r5, #0]
 8020004:	e7b1      	b.n	801ff6a <__sflush_r+0x1a>
 8020006:	89a3      	ldrh	r3, [r4, #12]
 8020008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802000c:	81a3      	strh	r3, [r4, #12]
 802000e:	e7ad      	b.n	801ff6c <__sflush_r+0x1c>
 8020010:	690f      	ldr	r7, [r1, #16]
 8020012:	2f00      	cmp	r7, #0
 8020014:	d0a9      	beq.n	801ff6a <__sflush_r+0x1a>
 8020016:	0793      	lsls	r3, r2, #30
 8020018:	680e      	ldr	r6, [r1, #0]
 802001a:	bf08      	it	eq
 802001c:	694b      	ldreq	r3, [r1, #20]
 802001e:	600f      	str	r7, [r1, #0]
 8020020:	bf18      	it	ne
 8020022:	2300      	movne	r3, #0
 8020024:	eba6 0807 	sub.w	r8, r6, r7
 8020028:	608b      	str	r3, [r1, #8]
 802002a:	f1b8 0f00 	cmp.w	r8, #0
 802002e:	dd9c      	ble.n	801ff6a <__sflush_r+0x1a>
 8020030:	6a21      	ldr	r1, [r4, #32]
 8020032:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8020034:	4643      	mov	r3, r8
 8020036:	463a      	mov	r2, r7
 8020038:	4628      	mov	r0, r5
 802003a:	47b0      	blx	r6
 802003c:	2800      	cmp	r0, #0
 802003e:	dc06      	bgt.n	802004e <__sflush_r+0xfe>
 8020040:	89a3      	ldrh	r3, [r4, #12]
 8020042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020046:	81a3      	strh	r3, [r4, #12]
 8020048:	f04f 30ff 	mov.w	r0, #4294967295
 802004c:	e78e      	b.n	801ff6c <__sflush_r+0x1c>
 802004e:	4407      	add	r7, r0
 8020050:	eba8 0800 	sub.w	r8, r8, r0
 8020054:	e7e9      	b.n	802002a <__sflush_r+0xda>
 8020056:	bf00      	nop
 8020058:	20400001 	.word	0x20400001

0802005c <_fflush_r>:
 802005c:	b538      	push	{r3, r4, r5, lr}
 802005e:	690b      	ldr	r3, [r1, #16]
 8020060:	4605      	mov	r5, r0
 8020062:	460c      	mov	r4, r1
 8020064:	b913      	cbnz	r3, 802006c <_fflush_r+0x10>
 8020066:	2500      	movs	r5, #0
 8020068:	4628      	mov	r0, r5
 802006a:	bd38      	pop	{r3, r4, r5, pc}
 802006c:	b118      	cbz	r0, 8020076 <_fflush_r+0x1a>
 802006e:	6983      	ldr	r3, [r0, #24]
 8020070:	b90b      	cbnz	r3, 8020076 <_fflush_r+0x1a>
 8020072:	f7ff fccd 	bl	801fa10 <__sinit>
 8020076:	4b14      	ldr	r3, [pc, #80]	; (80200c8 <_fflush_r+0x6c>)
 8020078:	429c      	cmp	r4, r3
 802007a:	d11b      	bne.n	80200b4 <_fflush_r+0x58>
 802007c:	686c      	ldr	r4, [r5, #4]
 802007e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020082:	2b00      	cmp	r3, #0
 8020084:	d0ef      	beq.n	8020066 <_fflush_r+0xa>
 8020086:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8020088:	07d0      	lsls	r0, r2, #31
 802008a:	d404      	bmi.n	8020096 <_fflush_r+0x3a>
 802008c:	0599      	lsls	r1, r3, #22
 802008e:	d402      	bmi.n	8020096 <_fflush_r+0x3a>
 8020090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020092:	f7ff fd80 	bl	801fb96 <__retarget_lock_acquire_recursive>
 8020096:	4628      	mov	r0, r5
 8020098:	4621      	mov	r1, r4
 802009a:	f7ff ff59 	bl	801ff50 <__sflush_r>
 802009e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80200a0:	07da      	lsls	r2, r3, #31
 80200a2:	4605      	mov	r5, r0
 80200a4:	d4e0      	bmi.n	8020068 <_fflush_r+0xc>
 80200a6:	89a3      	ldrh	r3, [r4, #12]
 80200a8:	059b      	lsls	r3, r3, #22
 80200aa:	d4dd      	bmi.n	8020068 <_fflush_r+0xc>
 80200ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80200ae:	f7ff fd73 	bl	801fb98 <__retarget_lock_release_recursive>
 80200b2:	e7d9      	b.n	8020068 <_fflush_r+0xc>
 80200b4:	4b05      	ldr	r3, [pc, #20]	; (80200cc <_fflush_r+0x70>)
 80200b6:	429c      	cmp	r4, r3
 80200b8:	d101      	bne.n	80200be <_fflush_r+0x62>
 80200ba:	68ac      	ldr	r4, [r5, #8]
 80200bc:	e7df      	b.n	802007e <_fflush_r+0x22>
 80200be:	4b04      	ldr	r3, [pc, #16]	; (80200d0 <_fflush_r+0x74>)
 80200c0:	429c      	cmp	r4, r3
 80200c2:	bf08      	it	eq
 80200c4:	68ec      	ldreq	r4, [r5, #12]
 80200c6:	e7da      	b.n	802007e <_fflush_r+0x22>
 80200c8:	08024dc4 	.word	0x08024dc4
 80200cc:	08024de4 	.word	0x08024de4
 80200d0:	08024da4 	.word	0x08024da4

080200d4 <fiprintf>:
 80200d4:	b40e      	push	{r1, r2, r3}
 80200d6:	b503      	push	{r0, r1, lr}
 80200d8:	4601      	mov	r1, r0
 80200da:	ab03      	add	r3, sp, #12
 80200dc:	4805      	ldr	r0, [pc, #20]	; (80200f4 <fiprintf+0x20>)
 80200de:	f853 2b04 	ldr.w	r2, [r3], #4
 80200e2:	6800      	ldr	r0, [r0, #0]
 80200e4:	9301      	str	r3, [sp, #4]
 80200e6:	f000 f8a7 	bl	8020238 <_vfiprintf_r>
 80200ea:	b002      	add	sp, #8
 80200ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80200f0:	b003      	add	sp, #12
 80200f2:	4770      	bx	lr
 80200f4:	200000f4 	.word	0x200000f4

080200f8 <_lseek_r>:
 80200f8:	b538      	push	{r3, r4, r5, lr}
 80200fa:	4d07      	ldr	r5, [pc, #28]	; (8020118 <_lseek_r+0x20>)
 80200fc:	4604      	mov	r4, r0
 80200fe:	4608      	mov	r0, r1
 8020100:	4611      	mov	r1, r2
 8020102:	2200      	movs	r2, #0
 8020104:	602a      	str	r2, [r5, #0]
 8020106:	461a      	mov	r2, r3
 8020108:	f7e1 fe6c 	bl	8001de4 <_lseek>
 802010c:	1c43      	adds	r3, r0, #1
 802010e:	d102      	bne.n	8020116 <_lseek_r+0x1e>
 8020110:	682b      	ldr	r3, [r5, #0]
 8020112:	b103      	cbz	r3, 8020116 <_lseek_r+0x1e>
 8020114:	6023      	str	r3, [r4, #0]
 8020116:	bd38      	pop	{r3, r4, r5, pc}
 8020118:	20013a38 	.word	0x20013a38

0802011c <malloc>:
 802011c:	4b02      	ldr	r3, [pc, #8]	; (8020128 <malloc+0xc>)
 802011e:	4601      	mov	r1, r0
 8020120:	6818      	ldr	r0, [r3, #0]
 8020122:	f7ff bd5f 	b.w	801fbe4 <_malloc_r>
 8020126:	bf00      	nop
 8020128:	200000f4 	.word	0x200000f4

0802012c <__malloc_lock>:
 802012c:	4801      	ldr	r0, [pc, #4]	; (8020134 <__malloc_lock+0x8>)
 802012e:	f7ff bd32 	b.w	801fb96 <__retarget_lock_acquire_recursive>
 8020132:	bf00      	nop
 8020134:	20013a44 	.word	0x20013a44

08020138 <__malloc_unlock>:
 8020138:	4801      	ldr	r0, [pc, #4]	; (8020140 <__malloc_unlock+0x8>)
 802013a:	f7ff bd2d 	b.w	801fb98 <__retarget_lock_release_recursive>
 802013e:	bf00      	nop
 8020140:	20013a44 	.word	0x20013a44

08020144 <_free_r>:
 8020144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8020146:	2900      	cmp	r1, #0
 8020148:	d048      	beq.n	80201dc <_free_r+0x98>
 802014a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802014e:	9001      	str	r0, [sp, #4]
 8020150:	2b00      	cmp	r3, #0
 8020152:	f1a1 0404 	sub.w	r4, r1, #4
 8020156:	bfb8      	it	lt
 8020158:	18e4      	addlt	r4, r4, r3
 802015a:	f7ff ffe7 	bl	802012c <__malloc_lock>
 802015e:	4a20      	ldr	r2, [pc, #128]	; (80201e0 <_free_r+0x9c>)
 8020160:	9801      	ldr	r0, [sp, #4]
 8020162:	6813      	ldr	r3, [r2, #0]
 8020164:	4615      	mov	r5, r2
 8020166:	b933      	cbnz	r3, 8020176 <_free_r+0x32>
 8020168:	6063      	str	r3, [r4, #4]
 802016a:	6014      	str	r4, [r2, #0]
 802016c:	b003      	add	sp, #12
 802016e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020172:	f7ff bfe1 	b.w	8020138 <__malloc_unlock>
 8020176:	42a3      	cmp	r3, r4
 8020178:	d90b      	bls.n	8020192 <_free_r+0x4e>
 802017a:	6821      	ldr	r1, [r4, #0]
 802017c:	1862      	adds	r2, r4, r1
 802017e:	4293      	cmp	r3, r2
 8020180:	bf04      	itt	eq
 8020182:	681a      	ldreq	r2, [r3, #0]
 8020184:	685b      	ldreq	r3, [r3, #4]
 8020186:	6063      	str	r3, [r4, #4]
 8020188:	bf04      	itt	eq
 802018a:	1852      	addeq	r2, r2, r1
 802018c:	6022      	streq	r2, [r4, #0]
 802018e:	602c      	str	r4, [r5, #0]
 8020190:	e7ec      	b.n	802016c <_free_r+0x28>
 8020192:	461a      	mov	r2, r3
 8020194:	685b      	ldr	r3, [r3, #4]
 8020196:	b10b      	cbz	r3, 802019c <_free_r+0x58>
 8020198:	42a3      	cmp	r3, r4
 802019a:	d9fa      	bls.n	8020192 <_free_r+0x4e>
 802019c:	6811      	ldr	r1, [r2, #0]
 802019e:	1855      	adds	r5, r2, r1
 80201a0:	42a5      	cmp	r5, r4
 80201a2:	d10b      	bne.n	80201bc <_free_r+0x78>
 80201a4:	6824      	ldr	r4, [r4, #0]
 80201a6:	4421      	add	r1, r4
 80201a8:	1854      	adds	r4, r2, r1
 80201aa:	42a3      	cmp	r3, r4
 80201ac:	6011      	str	r1, [r2, #0]
 80201ae:	d1dd      	bne.n	802016c <_free_r+0x28>
 80201b0:	681c      	ldr	r4, [r3, #0]
 80201b2:	685b      	ldr	r3, [r3, #4]
 80201b4:	6053      	str	r3, [r2, #4]
 80201b6:	4421      	add	r1, r4
 80201b8:	6011      	str	r1, [r2, #0]
 80201ba:	e7d7      	b.n	802016c <_free_r+0x28>
 80201bc:	d902      	bls.n	80201c4 <_free_r+0x80>
 80201be:	230c      	movs	r3, #12
 80201c0:	6003      	str	r3, [r0, #0]
 80201c2:	e7d3      	b.n	802016c <_free_r+0x28>
 80201c4:	6825      	ldr	r5, [r4, #0]
 80201c6:	1961      	adds	r1, r4, r5
 80201c8:	428b      	cmp	r3, r1
 80201ca:	bf04      	itt	eq
 80201cc:	6819      	ldreq	r1, [r3, #0]
 80201ce:	685b      	ldreq	r3, [r3, #4]
 80201d0:	6063      	str	r3, [r4, #4]
 80201d2:	bf04      	itt	eq
 80201d4:	1949      	addeq	r1, r1, r5
 80201d6:	6021      	streq	r1, [r4, #0]
 80201d8:	6054      	str	r4, [r2, #4]
 80201da:	e7c7      	b.n	802016c <_free_r+0x28>
 80201dc:	b003      	add	sp, #12
 80201de:	bd30      	pop	{r4, r5, pc}
 80201e0:	2000b0f4 	.word	0x2000b0f4

080201e4 <__sfputc_r>:
 80201e4:	6893      	ldr	r3, [r2, #8]
 80201e6:	3b01      	subs	r3, #1
 80201e8:	2b00      	cmp	r3, #0
 80201ea:	b410      	push	{r4}
 80201ec:	6093      	str	r3, [r2, #8]
 80201ee:	da08      	bge.n	8020202 <__sfputc_r+0x1e>
 80201f0:	6994      	ldr	r4, [r2, #24]
 80201f2:	42a3      	cmp	r3, r4
 80201f4:	db01      	blt.n	80201fa <__sfputc_r+0x16>
 80201f6:	290a      	cmp	r1, #10
 80201f8:	d103      	bne.n	8020202 <__sfputc_r+0x1e>
 80201fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80201fe:	f000 baf1 	b.w	80207e4 <__swbuf_r>
 8020202:	6813      	ldr	r3, [r2, #0]
 8020204:	1c58      	adds	r0, r3, #1
 8020206:	6010      	str	r0, [r2, #0]
 8020208:	7019      	strb	r1, [r3, #0]
 802020a:	4608      	mov	r0, r1
 802020c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020210:	4770      	bx	lr

08020212 <__sfputs_r>:
 8020212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020214:	4606      	mov	r6, r0
 8020216:	460f      	mov	r7, r1
 8020218:	4614      	mov	r4, r2
 802021a:	18d5      	adds	r5, r2, r3
 802021c:	42ac      	cmp	r4, r5
 802021e:	d101      	bne.n	8020224 <__sfputs_r+0x12>
 8020220:	2000      	movs	r0, #0
 8020222:	e007      	b.n	8020234 <__sfputs_r+0x22>
 8020224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020228:	463a      	mov	r2, r7
 802022a:	4630      	mov	r0, r6
 802022c:	f7ff ffda 	bl	80201e4 <__sfputc_r>
 8020230:	1c43      	adds	r3, r0, #1
 8020232:	d1f3      	bne.n	802021c <__sfputs_r+0xa>
 8020234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020238 <_vfiprintf_r>:
 8020238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802023c:	460d      	mov	r5, r1
 802023e:	b09d      	sub	sp, #116	; 0x74
 8020240:	4614      	mov	r4, r2
 8020242:	4698      	mov	r8, r3
 8020244:	4606      	mov	r6, r0
 8020246:	b118      	cbz	r0, 8020250 <_vfiprintf_r+0x18>
 8020248:	6983      	ldr	r3, [r0, #24]
 802024a:	b90b      	cbnz	r3, 8020250 <_vfiprintf_r+0x18>
 802024c:	f7ff fbe0 	bl	801fa10 <__sinit>
 8020250:	4b89      	ldr	r3, [pc, #548]	; (8020478 <_vfiprintf_r+0x240>)
 8020252:	429d      	cmp	r5, r3
 8020254:	d11b      	bne.n	802028e <_vfiprintf_r+0x56>
 8020256:	6875      	ldr	r5, [r6, #4]
 8020258:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802025a:	07d9      	lsls	r1, r3, #31
 802025c:	d405      	bmi.n	802026a <_vfiprintf_r+0x32>
 802025e:	89ab      	ldrh	r3, [r5, #12]
 8020260:	059a      	lsls	r2, r3, #22
 8020262:	d402      	bmi.n	802026a <_vfiprintf_r+0x32>
 8020264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020266:	f7ff fc96 	bl	801fb96 <__retarget_lock_acquire_recursive>
 802026a:	89ab      	ldrh	r3, [r5, #12]
 802026c:	071b      	lsls	r3, r3, #28
 802026e:	d501      	bpl.n	8020274 <_vfiprintf_r+0x3c>
 8020270:	692b      	ldr	r3, [r5, #16]
 8020272:	b9eb      	cbnz	r3, 80202b0 <_vfiprintf_r+0x78>
 8020274:	4629      	mov	r1, r5
 8020276:	4630      	mov	r0, r6
 8020278:	f000 fb06 	bl	8020888 <__swsetup_r>
 802027c:	b1c0      	cbz	r0, 80202b0 <_vfiprintf_r+0x78>
 802027e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020280:	07dc      	lsls	r4, r3, #31
 8020282:	d50e      	bpl.n	80202a2 <_vfiprintf_r+0x6a>
 8020284:	f04f 30ff 	mov.w	r0, #4294967295
 8020288:	b01d      	add	sp, #116	; 0x74
 802028a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802028e:	4b7b      	ldr	r3, [pc, #492]	; (802047c <_vfiprintf_r+0x244>)
 8020290:	429d      	cmp	r5, r3
 8020292:	d101      	bne.n	8020298 <_vfiprintf_r+0x60>
 8020294:	68b5      	ldr	r5, [r6, #8]
 8020296:	e7df      	b.n	8020258 <_vfiprintf_r+0x20>
 8020298:	4b79      	ldr	r3, [pc, #484]	; (8020480 <_vfiprintf_r+0x248>)
 802029a:	429d      	cmp	r5, r3
 802029c:	bf08      	it	eq
 802029e:	68f5      	ldreq	r5, [r6, #12]
 80202a0:	e7da      	b.n	8020258 <_vfiprintf_r+0x20>
 80202a2:	89ab      	ldrh	r3, [r5, #12]
 80202a4:	0598      	lsls	r0, r3, #22
 80202a6:	d4ed      	bmi.n	8020284 <_vfiprintf_r+0x4c>
 80202a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80202aa:	f7ff fc75 	bl	801fb98 <__retarget_lock_release_recursive>
 80202ae:	e7e9      	b.n	8020284 <_vfiprintf_r+0x4c>
 80202b0:	2300      	movs	r3, #0
 80202b2:	9309      	str	r3, [sp, #36]	; 0x24
 80202b4:	2320      	movs	r3, #32
 80202b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80202ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80202be:	2330      	movs	r3, #48	; 0x30
 80202c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8020484 <_vfiprintf_r+0x24c>
 80202c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80202c8:	f04f 0901 	mov.w	r9, #1
 80202cc:	4623      	mov	r3, r4
 80202ce:	469a      	mov	sl, r3
 80202d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80202d4:	b10a      	cbz	r2, 80202da <_vfiprintf_r+0xa2>
 80202d6:	2a25      	cmp	r2, #37	; 0x25
 80202d8:	d1f9      	bne.n	80202ce <_vfiprintf_r+0x96>
 80202da:	ebba 0b04 	subs.w	fp, sl, r4
 80202de:	d00b      	beq.n	80202f8 <_vfiprintf_r+0xc0>
 80202e0:	465b      	mov	r3, fp
 80202e2:	4622      	mov	r2, r4
 80202e4:	4629      	mov	r1, r5
 80202e6:	4630      	mov	r0, r6
 80202e8:	f7ff ff93 	bl	8020212 <__sfputs_r>
 80202ec:	3001      	adds	r0, #1
 80202ee:	f000 80aa 	beq.w	8020446 <_vfiprintf_r+0x20e>
 80202f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80202f4:	445a      	add	r2, fp
 80202f6:	9209      	str	r2, [sp, #36]	; 0x24
 80202f8:	f89a 3000 	ldrb.w	r3, [sl]
 80202fc:	2b00      	cmp	r3, #0
 80202fe:	f000 80a2 	beq.w	8020446 <_vfiprintf_r+0x20e>
 8020302:	2300      	movs	r3, #0
 8020304:	f04f 32ff 	mov.w	r2, #4294967295
 8020308:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802030c:	f10a 0a01 	add.w	sl, sl, #1
 8020310:	9304      	str	r3, [sp, #16]
 8020312:	9307      	str	r3, [sp, #28]
 8020314:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8020318:	931a      	str	r3, [sp, #104]	; 0x68
 802031a:	4654      	mov	r4, sl
 802031c:	2205      	movs	r2, #5
 802031e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020322:	4858      	ldr	r0, [pc, #352]	; (8020484 <_vfiprintf_r+0x24c>)
 8020324:	f7df ff54 	bl	80001d0 <memchr>
 8020328:	9a04      	ldr	r2, [sp, #16]
 802032a:	b9d8      	cbnz	r0, 8020364 <_vfiprintf_r+0x12c>
 802032c:	06d1      	lsls	r1, r2, #27
 802032e:	bf44      	itt	mi
 8020330:	2320      	movmi	r3, #32
 8020332:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020336:	0713      	lsls	r3, r2, #28
 8020338:	bf44      	itt	mi
 802033a:	232b      	movmi	r3, #43	; 0x2b
 802033c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020340:	f89a 3000 	ldrb.w	r3, [sl]
 8020344:	2b2a      	cmp	r3, #42	; 0x2a
 8020346:	d015      	beq.n	8020374 <_vfiprintf_r+0x13c>
 8020348:	9a07      	ldr	r2, [sp, #28]
 802034a:	4654      	mov	r4, sl
 802034c:	2000      	movs	r0, #0
 802034e:	f04f 0c0a 	mov.w	ip, #10
 8020352:	4621      	mov	r1, r4
 8020354:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020358:	3b30      	subs	r3, #48	; 0x30
 802035a:	2b09      	cmp	r3, #9
 802035c:	d94e      	bls.n	80203fc <_vfiprintf_r+0x1c4>
 802035e:	b1b0      	cbz	r0, 802038e <_vfiprintf_r+0x156>
 8020360:	9207      	str	r2, [sp, #28]
 8020362:	e014      	b.n	802038e <_vfiprintf_r+0x156>
 8020364:	eba0 0308 	sub.w	r3, r0, r8
 8020368:	fa09 f303 	lsl.w	r3, r9, r3
 802036c:	4313      	orrs	r3, r2
 802036e:	9304      	str	r3, [sp, #16]
 8020370:	46a2      	mov	sl, r4
 8020372:	e7d2      	b.n	802031a <_vfiprintf_r+0xe2>
 8020374:	9b03      	ldr	r3, [sp, #12]
 8020376:	1d19      	adds	r1, r3, #4
 8020378:	681b      	ldr	r3, [r3, #0]
 802037a:	9103      	str	r1, [sp, #12]
 802037c:	2b00      	cmp	r3, #0
 802037e:	bfbb      	ittet	lt
 8020380:	425b      	neglt	r3, r3
 8020382:	f042 0202 	orrlt.w	r2, r2, #2
 8020386:	9307      	strge	r3, [sp, #28]
 8020388:	9307      	strlt	r3, [sp, #28]
 802038a:	bfb8      	it	lt
 802038c:	9204      	strlt	r2, [sp, #16]
 802038e:	7823      	ldrb	r3, [r4, #0]
 8020390:	2b2e      	cmp	r3, #46	; 0x2e
 8020392:	d10c      	bne.n	80203ae <_vfiprintf_r+0x176>
 8020394:	7863      	ldrb	r3, [r4, #1]
 8020396:	2b2a      	cmp	r3, #42	; 0x2a
 8020398:	d135      	bne.n	8020406 <_vfiprintf_r+0x1ce>
 802039a:	9b03      	ldr	r3, [sp, #12]
 802039c:	1d1a      	adds	r2, r3, #4
 802039e:	681b      	ldr	r3, [r3, #0]
 80203a0:	9203      	str	r2, [sp, #12]
 80203a2:	2b00      	cmp	r3, #0
 80203a4:	bfb8      	it	lt
 80203a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80203aa:	3402      	adds	r4, #2
 80203ac:	9305      	str	r3, [sp, #20]
 80203ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8020494 <_vfiprintf_r+0x25c>
 80203b2:	7821      	ldrb	r1, [r4, #0]
 80203b4:	2203      	movs	r2, #3
 80203b6:	4650      	mov	r0, sl
 80203b8:	f7df ff0a 	bl	80001d0 <memchr>
 80203bc:	b140      	cbz	r0, 80203d0 <_vfiprintf_r+0x198>
 80203be:	2340      	movs	r3, #64	; 0x40
 80203c0:	eba0 000a 	sub.w	r0, r0, sl
 80203c4:	fa03 f000 	lsl.w	r0, r3, r0
 80203c8:	9b04      	ldr	r3, [sp, #16]
 80203ca:	4303      	orrs	r3, r0
 80203cc:	3401      	adds	r4, #1
 80203ce:	9304      	str	r3, [sp, #16]
 80203d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80203d4:	482c      	ldr	r0, [pc, #176]	; (8020488 <_vfiprintf_r+0x250>)
 80203d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80203da:	2206      	movs	r2, #6
 80203dc:	f7df fef8 	bl	80001d0 <memchr>
 80203e0:	2800      	cmp	r0, #0
 80203e2:	d03f      	beq.n	8020464 <_vfiprintf_r+0x22c>
 80203e4:	4b29      	ldr	r3, [pc, #164]	; (802048c <_vfiprintf_r+0x254>)
 80203e6:	bb1b      	cbnz	r3, 8020430 <_vfiprintf_r+0x1f8>
 80203e8:	9b03      	ldr	r3, [sp, #12]
 80203ea:	3307      	adds	r3, #7
 80203ec:	f023 0307 	bic.w	r3, r3, #7
 80203f0:	3308      	adds	r3, #8
 80203f2:	9303      	str	r3, [sp, #12]
 80203f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80203f6:	443b      	add	r3, r7
 80203f8:	9309      	str	r3, [sp, #36]	; 0x24
 80203fa:	e767      	b.n	80202cc <_vfiprintf_r+0x94>
 80203fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8020400:	460c      	mov	r4, r1
 8020402:	2001      	movs	r0, #1
 8020404:	e7a5      	b.n	8020352 <_vfiprintf_r+0x11a>
 8020406:	2300      	movs	r3, #0
 8020408:	3401      	adds	r4, #1
 802040a:	9305      	str	r3, [sp, #20]
 802040c:	4619      	mov	r1, r3
 802040e:	f04f 0c0a 	mov.w	ip, #10
 8020412:	4620      	mov	r0, r4
 8020414:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020418:	3a30      	subs	r2, #48	; 0x30
 802041a:	2a09      	cmp	r2, #9
 802041c:	d903      	bls.n	8020426 <_vfiprintf_r+0x1ee>
 802041e:	2b00      	cmp	r3, #0
 8020420:	d0c5      	beq.n	80203ae <_vfiprintf_r+0x176>
 8020422:	9105      	str	r1, [sp, #20]
 8020424:	e7c3      	b.n	80203ae <_vfiprintf_r+0x176>
 8020426:	fb0c 2101 	mla	r1, ip, r1, r2
 802042a:	4604      	mov	r4, r0
 802042c:	2301      	movs	r3, #1
 802042e:	e7f0      	b.n	8020412 <_vfiprintf_r+0x1da>
 8020430:	ab03      	add	r3, sp, #12
 8020432:	9300      	str	r3, [sp, #0]
 8020434:	462a      	mov	r2, r5
 8020436:	4b16      	ldr	r3, [pc, #88]	; (8020490 <_vfiprintf_r+0x258>)
 8020438:	a904      	add	r1, sp, #16
 802043a:	4630      	mov	r0, r6
 802043c:	f3af 8000 	nop.w
 8020440:	4607      	mov	r7, r0
 8020442:	1c78      	adds	r0, r7, #1
 8020444:	d1d6      	bne.n	80203f4 <_vfiprintf_r+0x1bc>
 8020446:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020448:	07d9      	lsls	r1, r3, #31
 802044a:	d405      	bmi.n	8020458 <_vfiprintf_r+0x220>
 802044c:	89ab      	ldrh	r3, [r5, #12]
 802044e:	059a      	lsls	r2, r3, #22
 8020450:	d402      	bmi.n	8020458 <_vfiprintf_r+0x220>
 8020452:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020454:	f7ff fba0 	bl	801fb98 <__retarget_lock_release_recursive>
 8020458:	89ab      	ldrh	r3, [r5, #12]
 802045a:	065b      	lsls	r3, r3, #25
 802045c:	f53f af12 	bmi.w	8020284 <_vfiprintf_r+0x4c>
 8020460:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020462:	e711      	b.n	8020288 <_vfiprintf_r+0x50>
 8020464:	ab03      	add	r3, sp, #12
 8020466:	9300      	str	r3, [sp, #0]
 8020468:	462a      	mov	r2, r5
 802046a:	4b09      	ldr	r3, [pc, #36]	; (8020490 <_vfiprintf_r+0x258>)
 802046c:	a904      	add	r1, sp, #16
 802046e:	4630      	mov	r0, r6
 8020470:	f000 f880 	bl	8020574 <_printf_i>
 8020474:	e7e4      	b.n	8020440 <_vfiprintf_r+0x208>
 8020476:	bf00      	nop
 8020478:	08024dc4 	.word	0x08024dc4
 802047c:	08024de4 	.word	0x08024de4
 8020480:	08024da4 	.word	0x08024da4
 8020484:	08024eba 	.word	0x08024eba
 8020488:	08024ec4 	.word	0x08024ec4
 802048c:	00000000 	.word	0x00000000
 8020490:	08020213 	.word	0x08020213
 8020494:	08024ec0 	.word	0x08024ec0

08020498 <_printf_common>:
 8020498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802049c:	4616      	mov	r6, r2
 802049e:	4699      	mov	r9, r3
 80204a0:	688a      	ldr	r2, [r1, #8]
 80204a2:	690b      	ldr	r3, [r1, #16]
 80204a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80204a8:	4293      	cmp	r3, r2
 80204aa:	bfb8      	it	lt
 80204ac:	4613      	movlt	r3, r2
 80204ae:	6033      	str	r3, [r6, #0]
 80204b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80204b4:	4607      	mov	r7, r0
 80204b6:	460c      	mov	r4, r1
 80204b8:	b10a      	cbz	r2, 80204be <_printf_common+0x26>
 80204ba:	3301      	adds	r3, #1
 80204bc:	6033      	str	r3, [r6, #0]
 80204be:	6823      	ldr	r3, [r4, #0]
 80204c0:	0699      	lsls	r1, r3, #26
 80204c2:	bf42      	ittt	mi
 80204c4:	6833      	ldrmi	r3, [r6, #0]
 80204c6:	3302      	addmi	r3, #2
 80204c8:	6033      	strmi	r3, [r6, #0]
 80204ca:	6825      	ldr	r5, [r4, #0]
 80204cc:	f015 0506 	ands.w	r5, r5, #6
 80204d0:	d106      	bne.n	80204e0 <_printf_common+0x48>
 80204d2:	f104 0a19 	add.w	sl, r4, #25
 80204d6:	68e3      	ldr	r3, [r4, #12]
 80204d8:	6832      	ldr	r2, [r6, #0]
 80204da:	1a9b      	subs	r3, r3, r2
 80204dc:	42ab      	cmp	r3, r5
 80204de:	dc26      	bgt.n	802052e <_printf_common+0x96>
 80204e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80204e4:	1e13      	subs	r3, r2, #0
 80204e6:	6822      	ldr	r2, [r4, #0]
 80204e8:	bf18      	it	ne
 80204ea:	2301      	movne	r3, #1
 80204ec:	0692      	lsls	r2, r2, #26
 80204ee:	d42b      	bmi.n	8020548 <_printf_common+0xb0>
 80204f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80204f4:	4649      	mov	r1, r9
 80204f6:	4638      	mov	r0, r7
 80204f8:	47c0      	blx	r8
 80204fa:	3001      	adds	r0, #1
 80204fc:	d01e      	beq.n	802053c <_printf_common+0xa4>
 80204fe:	6823      	ldr	r3, [r4, #0]
 8020500:	68e5      	ldr	r5, [r4, #12]
 8020502:	6832      	ldr	r2, [r6, #0]
 8020504:	f003 0306 	and.w	r3, r3, #6
 8020508:	2b04      	cmp	r3, #4
 802050a:	bf08      	it	eq
 802050c:	1aad      	subeq	r5, r5, r2
 802050e:	68a3      	ldr	r3, [r4, #8]
 8020510:	6922      	ldr	r2, [r4, #16]
 8020512:	bf0c      	ite	eq
 8020514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020518:	2500      	movne	r5, #0
 802051a:	4293      	cmp	r3, r2
 802051c:	bfc4      	itt	gt
 802051e:	1a9b      	subgt	r3, r3, r2
 8020520:	18ed      	addgt	r5, r5, r3
 8020522:	2600      	movs	r6, #0
 8020524:	341a      	adds	r4, #26
 8020526:	42b5      	cmp	r5, r6
 8020528:	d11a      	bne.n	8020560 <_printf_common+0xc8>
 802052a:	2000      	movs	r0, #0
 802052c:	e008      	b.n	8020540 <_printf_common+0xa8>
 802052e:	2301      	movs	r3, #1
 8020530:	4652      	mov	r2, sl
 8020532:	4649      	mov	r1, r9
 8020534:	4638      	mov	r0, r7
 8020536:	47c0      	blx	r8
 8020538:	3001      	adds	r0, #1
 802053a:	d103      	bne.n	8020544 <_printf_common+0xac>
 802053c:	f04f 30ff 	mov.w	r0, #4294967295
 8020540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020544:	3501      	adds	r5, #1
 8020546:	e7c6      	b.n	80204d6 <_printf_common+0x3e>
 8020548:	18e1      	adds	r1, r4, r3
 802054a:	1c5a      	adds	r2, r3, #1
 802054c:	2030      	movs	r0, #48	; 0x30
 802054e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020552:	4422      	add	r2, r4
 8020554:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020558:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802055c:	3302      	adds	r3, #2
 802055e:	e7c7      	b.n	80204f0 <_printf_common+0x58>
 8020560:	2301      	movs	r3, #1
 8020562:	4622      	mov	r2, r4
 8020564:	4649      	mov	r1, r9
 8020566:	4638      	mov	r0, r7
 8020568:	47c0      	blx	r8
 802056a:	3001      	adds	r0, #1
 802056c:	d0e6      	beq.n	802053c <_printf_common+0xa4>
 802056e:	3601      	adds	r6, #1
 8020570:	e7d9      	b.n	8020526 <_printf_common+0x8e>
	...

08020574 <_printf_i>:
 8020574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020578:	460c      	mov	r4, r1
 802057a:	4691      	mov	r9, r2
 802057c:	7e27      	ldrb	r7, [r4, #24]
 802057e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8020580:	2f78      	cmp	r7, #120	; 0x78
 8020582:	4680      	mov	r8, r0
 8020584:	469a      	mov	sl, r3
 8020586:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802058a:	d807      	bhi.n	802059c <_printf_i+0x28>
 802058c:	2f62      	cmp	r7, #98	; 0x62
 802058e:	d80a      	bhi.n	80205a6 <_printf_i+0x32>
 8020590:	2f00      	cmp	r7, #0
 8020592:	f000 80d8 	beq.w	8020746 <_printf_i+0x1d2>
 8020596:	2f58      	cmp	r7, #88	; 0x58
 8020598:	f000 80a3 	beq.w	80206e2 <_printf_i+0x16e>
 802059c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80205a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80205a4:	e03a      	b.n	802061c <_printf_i+0xa8>
 80205a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80205aa:	2b15      	cmp	r3, #21
 80205ac:	d8f6      	bhi.n	802059c <_printf_i+0x28>
 80205ae:	a001      	add	r0, pc, #4	; (adr r0, 80205b4 <_printf_i+0x40>)
 80205b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80205b4:	0802060d 	.word	0x0802060d
 80205b8:	08020621 	.word	0x08020621
 80205bc:	0802059d 	.word	0x0802059d
 80205c0:	0802059d 	.word	0x0802059d
 80205c4:	0802059d 	.word	0x0802059d
 80205c8:	0802059d 	.word	0x0802059d
 80205cc:	08020621 	.word	0x08020621
 80205d0:	0802059d 	.word	0x0802059d
 80205d4:	0802059d 	.word	0x0802059d
 80205d8:	0802059d 	.word	0x0802059d
 80205dc:	0802059d 	.word	0x0802059d
 80205e0:	0802072d 	.word	0x0802072d
 80205e4:	08020651 	.word	0x08020651
 80205e8:	0802070f 	.word	0x0802070f
 80205ec:	0802059d 	.word	0x0802059d
 80205f0:	0802059d 	.word	0x0802059d
 80205f4:	0802074f 	.word	0x0802074f
 80205f8:	0802059d 	.word	0x0802059d
 80205fc:	08020651 	.word	0x08020651
 8020600:	0802059d 	.word	0x0802059d
 8020604:	0802059d 	.word	0x0802059d
 8020608:	08020717 	.word	0x08020717
 802060c:	680b      	ldr	r3, [r1, #0]
 802060e:	1d1a      	adds	r2, r3, #4
 8020610:	681b      	ldr	r3, [r3, #0]
 8020612:	600a      	str	r2, [r1, #0]
 8020614:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8020618:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802061c:	2301      	movs	r3, #1
 802061e:	e0a3      	b.n	8020768 <_printf_i+0x1f4>
 8020620:	6825      	ldr	r5, [r4, #0]
 8020622:	6808      	ldr	r0, [r1, #0]
 8020624:	062e      	lsls	r6, r5, #24
 8020626:	f100 0304 	add.w	r3, r0, #4
 802062a:	d50a      	bpl.n	8020642 <_printf_i+0xce>
 802062c:	6805      	ldr	r5, [r0, #0]
 802062e:	600b      	str	r3, [r1, #0]
 8020630:	2d00      	cmp	r5, #0
 8020632:	da03      	bge.n	802063c <_printf_i+0xc8>
 8020634:	232d      	movs	r3, #45	; 0x2d
 8020636:	426d      	negs	r5, r5
 8020638:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802063c:	485e      	ldr	r0, [pc, #376]	; (80207b8 <_printf_i+0x244>)
 802063e:	230a      	movs	r3, #10
 8020640:	e019      	b.n	8020676 <_printf_i+0x102>
 8020642:	f015 0f40 	tst.w	r5, #64	; 0x40
 8020646:	6805      	ldr	r5, [r0, #0]
 8020648:	600b      	str	r3, [r1, #0]
 802064a:	bf18      	it	ne
 802064c:	b22d      	sxthne	r5, r5
 802064e:	e7ef      	b.n	8020630 <_printf_i+0xbc>
 8020650:	680b      	ldr	r3, [r1, #0]
 8020652:	6825      	ldr	r5, [r4, #0]
 8020654:	1d18      	adds	r0, r3, #4
 8020656:	6008      	str	r0, [r1, #0]
 8020658:	0628      	lsls	r0, r5, #24
 802065a:	d501      	bpl.n	8020660 <_printf_i+0xec>
 802065c:	681d      	ldr	r5, [r3, #0]
 802065e:	e002      	b.n	8020666 <_printf_i+0xf2>
 8020660:	0669      	lsls	r1, r5, #25
 8020662:	d5fb      	bpl.n	802065c <_printf_i+0xe8>
 8020664:	881d      	ldrh	r5, [r3, #0]
 8020666:	4854      	ldr	r0, [pc, #336]	; (80207b8 <_printf_i+0x244>)
 8020668:	2f6f      	cmp	r7, #111	; 0x6f
 802066a:	bf0c      	ite	eq
 802066c:	2308      	moveq	r3, #8
 802066e:	230a      	movne	r3, #10
 8020670:	2100      	movs	r1, #0
 8020672:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020676:	6866      	ldr	r6, [r4, #4]
 8020678:	60a6      	str	r6, [r4, #8]
 802067a:	2e00      	cmp	r6, #0
 802067c:	bfa2      	ittt	ge
 802067e:	6821      	ldrge	r1, [r4, #0]
 8020680:	f021 0104 	bicge.w	r1, r1, #4
 8020684:	6021      	strge	r1, [r4, #0]
 8020686:	b90d      	cbnz	r5, 802068c <_printf_i+0x118>
 8020688:	2e00      	cmp	r6, #0
 802068a:	d04d      	beq.n	8020728 <_printf_i+0x1b4>
 802068c:	4616      	mov	r6, r2
 802068e:	fbb5 f1f3 	udiv	r1, r5, r3
 8020692:	fb03 5711 	mls	r7, r3, r1, r5
 8020696:	5dc7      	ldrb	r7, [r0, r7]
 8020698:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802069c:	462f      	mov	r7, r5
 802069e:	42bb      	cmp	r3, r7
 80206a0:	460d      	mov	r5, r1
 80206a2:	d9f4      	bls.n	802068e <_printf_i+0x11a>
 80206a4:	2b08      	cmp	r3, #8
 80206a6:	d10b      	bne.n	80206c0 <_printf_i+0x14c>
 80206a8:	6823      	ldr	r3, [r4, #0]
 80206aa:	07df      	lsls	r7, r3, #31
 80206ac:	d508      	bpl.n	80206c0 <_printf_i+0x14c>
 80206ae:	6923      	ldr	r3, [r4, #16]
 80206b0:	6861      	ldr	r1, [r4, #4]
 80206b2:	4299      	cmp	r1, r3
 80206b4:	bfde      	ittt	le
 80206b6:	2330      	movle	r3, #48	; 0x30
 80206b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80206bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80206c0:	1b92      	subs	r2, r2, r6
 80206c2:	6122      	str	r2, [r4, #16]
 80206c4:	f8cd a000 	str.w	sl, [sp]
 80206c8:	464b      	mov	r3, r9
 80206ca:	aa03      	add	r2, sp, #12
 80206cc:	4621      	mov	r1, r4
 80206ce:	4640      	mov	r0, r8
 80206d0:	f7ff fee2 	bl	8020498 <_printf_common>
 80206d4:	3001      	adds	r0, #1
 80206d6:	d14c      	bne.n	8020772 <_printf_i+0x1fe>
 80206d8:	f04f 30ff 	mov.w	r0, #4294967295
 80206dc:	b004      	add	sp, #16
 80206de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80206e2:	4835      	ldr	r0, [pc, #212]	; (80207b8 <_printf_i+0x244>)
 80206e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80206e8:	6823      	ldr	r3, [r4, #0]
 80206ea:	680e      	ldr	r6, [r1, #0]
 80206ec:	061f      	lsls	r7, r3, #24
 80206ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80206f2:	600e      	str	r6, [r1, #0]
 80206f4:	d514      	bpl.n	8020720 <_printf_i+0x1ac>
 80206f6:	07d9      	lsls	r1, r3, #31
 80206f8:	bf44      	itt	mi
 80206fa:	f043 0320 	orrmi.w	r3, r3, #32
 80206fe:	6023      	strmi	r3, [r4, #0]
 8020700:	b91d      	cbnz	r5, 802070a <_printf_i+0x196>
 8020702:	6823      	ldr	r3, [r4, #0]
 8020704:	f023 0320 	bic.w	r3, r3, #32
 8020708:	6023      	str	r3, [r4, #0]
 802070a:	2310      	movs	r3, #16
 802070c:	e7b0      	b.n	8020670 <_printf_i+0xfc>
 802070e:	6823      	ldr	r3, [r4, #0]
 8020710:	f043 0320 	orr.w	r3, r3, #32
 8020714:	6023      	str	r3, [r4, #0]
 8020716:	2378      	movs	r3, #120	; 0x78
 8020718:	4828      	ldr	r0, [pc, #160]	; (80207bc <_printf_i+0x248>)
 802071a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 802071e:	e7e3      	b.n	80206e8 <_printf_i+0x174>
 8020720:	065e      	lsls	r6, r3, #25
 8020722:	bf48      	it	mi
 8020724:	b2ad      	uxthmi	r5, r5
 8020726:	e7e6      	b.n	80206f6 <_printf_i+0x182>
 8020728:	4616      	mov	r6, r2
 802072a:	e7bb      	b.n	80206a4 <_printf_i+0x130>
 802072c:	680b      	ldr	r3, [r1, #0]
 802072e:	6826      	ldr	r6, [r4, #0]
 8020730:	6960      	ldr	r0, [r4, #20]
 8020732:	1d1d      	adds	r5, r3, #4
 8020734:	600d      	str	r5, [r1, #0]
 8020736:	0635      	lsls	r5, r6, #24
 8020738:	681b      	ldr	r3, [r3, #0]
 802073a:	d501      	bpl.n	8020740 <_printf_i+0x1cc>
 802073c:	6018      	str	r0, [r3, #0]
 802073e:	e002      	b.n	8020746 <_printf_i+0x1d2>
 8020740:	0671      	lsls	r1, r6, #25
 8020742:	d5fb      	bpl.n	802073c <_printf_i+0x1c8>
 8020744:	8018      	strh	r0, [r3, #0]
 8020746:	2300      	movs	r3, #0
 8020748:	6123      	str	r3, [r4, #16]
 802074a:	4616      	mov	r6, r2
 802074c:	e7ba      	b.n	80206c4 <_printf_i+0x150>
 802074e:	680b      	ldr	r3, [r1, #0]
 8020750:	1d1a      	adds	r2, r3, #4
 8020752:	600a      	str	r2, [r1, #0]
 8020754:	681e      	ldr	r6, [r3, #0]
 8020756:	6862      	ldr	r2, [r4, #4]
 8020758:	2100      	movs	r1, #0
 802075a:	4630      	mov	r0, r6
 802075c:	f7df fd38 	bl	80001d0 <memchr>
 8020760:	b108      	cbz	r0, 8020766 <_printf_i+0x1f2>
 8020762:	1b80      	subs	r0, r0, r6
 8020764:	6060      	str	r0, [r4, #4]
 8020766:	6863      	ldr	r3, [r4, #4]
 8020768:	6123      	str	r3, [r4, #16]
 802076a:	2300      	movs	r3, #0
 802076c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020770:	e7a8      	b.n	80206c4 <_printf_i+0x150>
 8020772:	6923      	ldr	r3, [r4, #16]
 8020774:	4632      	mov	r2, r6
 8020776:	4649      	mov	r1, r9
 8020778:	4640      	mov	r0, r8
 802077a:	47d0      	blx	sl
 802077c:	3001      	adds	r0, #1
 802077e:	d0ab      	beq.n	80206d8 <_printf_i+0x164>
 8020780:	6823      	ldr	r3, [r4, #0]
 8020782:	079b      	lsls	r3, r3, #30
 8020784:	d413      	bmi.n	80207ae <_printf_i+0x23a>
 8020786:	68e0      	ldr	r0, [r4, #12]
 8020788:	9b03      	ldr	r3, [sp, #12]
 802078a:	4298      	cmp	r0, r3
 802078c:	bfb8      	it	lt
 802078e:	4618      	movlt	r0, r3
 8020790:	e7a4      	b.n	80206dc <_printf_i+0x168>
 8020792:	2301      	movs	r3, #1
 8020794:	4632      	mov	r2, r6
 8020796:	4649      	mov	r1, r9
 8020798:	4640      	mov	r0, r8
 802079a:	47d0      	blx	sl
 802079c:	3001      	adds	r0, #1
 802079e:	d09b      	beq.n	80206d8 <_printf_i+0x164>
 80207a0:	3501      	adds	r5, #1
 80207a2:	68e3      	ldr	r3, [r4, #12]
 80207a4:	9903      	ldr	r1, [sp, #12]
 80207a6:	1a5b      	subs	r3, r3, r1
 80207a8:	42ab      	cmp	r3, r5
 80207aa:	dcf2      	bgt.n	8020792 <_printf_i+0x21e>
 80207ac:	e7eb      	b.n	8020786 <_printf_i+0x212>
 80207ae:	2500      	movs	r5, #0
 80207b0:	f104 0619 	add.w	r6, r4, #25
 80207b4:	e7f5      	b.n	80207a2 <_printf_i+0x22e>
 80207b6:	bf00      	nop
 80207b8:	08024ecb 	.word	0x08024ecb
 80207bc:	08024edc 	.word	0x08024edc

080207c0 <_read_r>:
 80207c0:	b538      	push	{r3, r4, r5, lr}
 80207c2:	4d07      	ldr	r5, [pc, #28]	; (80207e0 <_read_r+0x20>)
 80207c4:	4604      	mov	r4, r0
 80207c6:	4608      	mov	r0, r1
 80207c8:	4611      	mov	r1, r2
 80207ca:	2200      	movs	r2, #0
 80207cc:	602a      	str	r2, [r5, #0]
 80207ce:	461a      	mov	r2, r3
 80207d0:	f7e1 faa8 	bl	8001d24 <_read>
 80207d4:	1c43      	adds	r3, r0, #1
 80207d6:	d102      	bne.n	80207de <_read_r+0x1e>
 80207d8:	682b      	ldr	r3, [r5, #0]
 80207da:	b103      	cbz	r3, 80207de <_read_r+0x1e>
 80207dc:	6023      	str	r3, [r4, #0]
 80207de:	bd38      	pop	{r3, r4, r5, pc}
 80207e0:	20013a38 	.word	0x20013a38

080207e4 <__swbuf_r>:
 80207e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80207e6:	460e      	mov	r6, r1
 80207e8:	4614      	mov	r4, r2
 80207ea:	4605      	mov	r5, r0
 80207ec:	b118      	cbz	r0, 80207f6 <__swbuf_r+0x12>
 80207ee:	6983      	ldr	r3, [r0, #24]
 80207f0:	b90b      	cbnz	r3, 80207f6 <__swbuf_r+0x12>
 80207f2:	f7ff f90d 	bl	801fa10 <__sinit>
 80207f6:	4b21      	ldr	r3, [pc, #132]	; (802087c <__swbuf_r+0x98>)
 80207f8:	429c      	cmp	r4, r3
 80207fa:	d12b      	bne.n	8020854 <__swbuf_r+0x70>
 80207fc:	686c      	ldr	r4, [r5, #4]
 80207fe:	69a3      	ldr	r3, [r4, #24]
 8020800:	60a3      	str	r3, [r4, #8]
 8020802:	89a3      	ldrh	r3, [r4, #12]
 8020804:	071a      	lsls	r2, r3, #28
 8020806:	d52f      	bpl.n	8020868 <__swbuf_r+0x84>
 8020808:	6923      	ldr	r3, [r4, #16]
 802080a:	b36b      	cbz	r3, 8020868 <__swbuf_r+0x84>
 802080c:	6923      	ldr	r3, [r4, #16]
 802080e:	6820      	ldr	r0, [r4, #0]
 8020810:	1ac0      	subs	r0, r0, r3
 8020812:	6963      	ldr	r3, [r4, #20]
 8020814:	b2f6      	uxtb	r6, r6
 8020816:	4283      	cmp	r3, r0
 8020818:	4637      	mov	r7, r6
 802081a:	dc04      	bgt.n	8020826 <__swbuf_r+0x42>
 802081c:	4621      	mov	r1, r4
 802081e:	4628      	mov	r0, r5
 8020820:	f7ff fc1c 	bl	802005c <_fflush_r>
 8020824:	bb30      	cbnz	r0, 8020874 <__swbuf_r+0x90>
 8020826:	68a3      	ldr	r3, [r4, #8]
 8020828:	3b01      	subs	r3, #1
 802082a:	60a3      	str	r3, [r4, #8]
 802082c:	6823      	ldr	r3, [r4, #0]
 802082e:	1c5a      	adds	r2, r3, #1
 8020830:	6022      	str	r2, [r4, #0]
 8020832:	701e      	strb	r6, [r3, #0]
 8020834:	6963      	ldr	r3, [r4, #20]
 8020836:	3001      	adds	r0, #1
 8020838:	4283      	cmp	r3, r0
 802083a:	d004      	beq.n	8020846 <__swbuf_r+0x62>
 802083c:	89a3      	ldrh	r3, [r4, #12]
 802083e:	07db      	lsls	r3, r3, #31
 8020840:	d506      	bpl.n	8020850 <__swbuf_r+0x6c>
 8020842:	2e0a      	cmp	r6, #10
 8020844:	d104      	bne.n	8020850 <__swbuf_r+0x6c>
 8020846:	4621      	mov	r1, r4
 8020848:	4628      	mov	r0, r5
 802084a:	f7ff fc07 	bl	802005c <_fflush_r>
 802084e:	b988      	cbnz	r0, 8020874 <__swbuf_r+0x90>
 8020850:	4638      	mov	r0, r7
 8020852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020854:	4b0a      	ldr	r3, [pc, #40]	; (8020880 <__swbuf_r+0x9c>)
 8020856:	429c      	cmp	r4, r3
 8020858:	d101      	bne.n	802085e <__swbuf_r+0x7a>
 802085a:	68ac      	ldr	r4, [r5, #8]
 802085c:	e7cf      	b.n	80207fe <__swbuf_r+0x1a>
 802085e:	4b09      	ldr	r3, [pc, #36]	; (8020884 <__swbuf_r+0xa0>)
 8020860:	429c      	cmp	r4, r3
 8020862:	bf08      	it	eq
 8020864:	68ec      	ldreq	r4, [r5, #12]
 8020866:	e7ca      	b.n	80207fe <__swbuf_r+0x1a>
 8020868:	4621      	mov	r1, r4
 802086a:	4628      	mov	r0, r5
 802086c:	f000 f80c 	bl	8020888 <__swsetup_r>
 8020870:	2800      	cmp	r0, #0
 8020872:	d0cb      	beq.n	802080c <__swbuf_r+0x28>
 8020874:	f04f 37ff 	mov.w	r7, #4294967295
 8020878:	e7ea      	b.n	8020850 <__swbuf_r+0x6c>
 802087a:	bf00      	nop
 802087c:	08024dc4 	.word	0x08024dc4
 8020880:	08024de4 	.word	0x08024de4
 8020884:	08024da4 	.word	0x08024da4

08020888 <__swsetup_r>:
 8020888:	4b32      	ldr	r3, [pc, #200]	; (8020954 <__swsetup_r+0xcc>)
 802088a:	b570      	push	{r4, r5, r6, lr}
 802088c:	681d      	ldr	r5, [r3, #0]
 802088e:	4606      	mov	r6, r0
 8020890:	460c      	mov	r4, r1
 8020892:	b125      	cbz	r5, 802089e <__swsetup_r+0x16>
 8020894:	69ab      	ldr	r3, [r5, #24]
 8020896:	b913      	cbnz	r3, 802089e <__swsetup_r+0x16>
 8020898:	4628      	mov	r0, r5
 802089a:	f7ff f8b9 	bl	801fa10 <__sinit>
 802089e:	4b2e      	ldr	r3, [pc, #184]	; (8020958 <__swsetup_r+0xd0>)
 80208a0:	429c      	cmp	r4, r3
 80208a2:	d10f      	bne.n	80208c4 <__swsetup_r+0x3c>
 80208a4:	686c      	ldr	r4, [r5, #4]
 80208a6:	89a3      	ldrh	r3, [r4, #12]
 80208a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80208ac:	0719      	lsls	r1, r3, #28
 80208ae:	d42c      	bmi.n	802090a <__swsetup_r+0x82>
 80208b0:	06dd      	lsls	r5, r3, #27
 80208b2:	d411      	bmi.n	80208d8 <__swsetup_r+0x50>
 80208b4:	2309      	movs	r3, #9
 80208b6:	6033      	str	r3, [r6, #0]
 80208b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80208bc:	81a3      	strh	r3, [r4, #12]
 80208be:	f04f 30ff 	mov.w	r0, #4294967295
 80208c2:	e03e      	b.n	8020942 <__swsetup_r+0xba>
 80208c4:	4b25      	ldr	r3, [pc, #148]	; (802095c <__swsetup_r+0xd4>)
 80208c6:	429c      	cmp	r4, r3
 80208c8:	d101      	bne.n	80208ce <__swsetup_r+0x46>
 80208ca:	68ac      	ldr	r4, [r5, #8]
 80208cc:	e7eb      	b.n	80208a6 <__swsetup_r+0x1e>
 80208ce:	4b24      	ldr	r3, [pc, #144]	; (8020960 <__swsetup_r+0xd8>)
 80208d0:	429c      	cmp	r4, r3
 80208d2:	bf08      	it	eq
 80208d4:	68ec      	ldreq	r4, [r5, #12]
 80208d6:	e7e6      	b.n	80208a6 <__swsetup_r+0x1e>
 80208d8:	0758      	lsls	r0, r3, #29
 80208da:	d512      	bpl.n	8020902 <__swsetup_r+0x7a>
 80208dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80208de:	b141      	cbz	r1, 80208f2 <__swsetup_r+0x6a>
 80208e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80208e4:	4299      	cmp	r1, r3
 80208e6:	d002      	beq.n	80208ee <__swsetup_r+0x66>
 80208e8:	4630      	mov	r0, r6
 80208ea:	f7ff fc2b 	bl	8020144 <_free_r>
 80208ee:	2300      	movs	r3, #0
 80208f0:	6363      	str	r3, [r4, #52]	; 0x34
 80208f2:	89a3      	ldrh	r3, [r4, #12]
 80208f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80208f8:	81a3      	strh	r3, [r4, #12]
 80208fa:	2300      	movs	r3, #0
 80208fc:	6063      	str	r3, [r4, #4]
 80208fe:	6923      	ldr	r3, [r4, #16]
 8020900:	6023      	str	r3, [r4, #0]
 8020902:	89a3      	ldrh	r3, [r4, #12]
 8020904:	f043 0308 	orr.w	r3, r3, #8
 8020908:	81a3      	strh	r3, [r4, #12]
 802090a:	6923      	ldr	r3, [r4, #16]
 802090c:	b94b      	cbnz	r3, 8020922 <__swsetup_r+0x9a>
 802090e:	89a3      	ldrh	r3, [r4, #12]
 8020910:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8020914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020918:	d003      	beq.n	8020922 <__swsetup_r+0x9a>
 802091a:	4621      	mov	r1, r4
 802091c:	4630      	mov	r0, r6
 802091e:	f000 f84d 	bl	80209bc <__smakebuf_r>
 8020922:	89a0      	ldrh	r0, [r4, #12]
 8020924:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020928:	f010 0301 	ands.w	r3, r0, #1
 802092c:	d00a      	beq.n	8020944 <__swsetup_r+0xbc>
 802092e:	2300      	movs	r3, #0
 8020930:	60a3      	str	r3, [r4, #8]
 8020932:	6963      	ldr	r3, [r4, #20]
 8020934:	425b      	negs	r3, r3
 8020936:	61a3      	str	r3, [r4, #24]
 8020938:	6923      	ldr	r3, [r4, #16]
 802093a:	b943      	cbnz	r3, 802094e <__swsetup_r+0xc6>
 802093c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8020940:	d1ba      	bne.n	80208b8 <__swsetup_r+0x30>
 8020942:	bd70      	pop	{r4, r5, r6, pc}
 8020944:	0781      	lsls	r1, r0, #30
 8020946:	bf58      	it	pl
 8020948:	6963      	ldrpl	r3, [r4, #20]
 802094a:	60a3      	str	r3, [r4, #8]
 802094c:	e7f4      	b.n	8020938 <__swsetup_r+0xb0>
 802094e:	2000      	movs	r0, #0
 8020950:	e7f7      	b.n	8020942 <__swsetup_r+0xba>
 8020952:	bf00      	nop
 8020954:	200000f4 	.word	0x200000f4
 8020958:	08024dc4 	.word	0x08024dc4
 802095c:	08024de4 	.word	0x08024de4
 8020960:	08024da4 	.word	0x08024da4

08020964 <abort>:
 8020964:	b508      	push	{r3, lr}
 8020966:	2006      	movs	r0, #6
 8020968:	f000 f890 	bl	8020a8c <raise>
 802096c:	2001      	movs	r0, #1
 802096e:	f7e1 f9cf 	bl	8001d10 <_exit>

08020972 <__swhatbuf_r>:
 8020972:	b570      	push	{r4, r5, r6, lr}
 8020974:	460e      	mov	r6, r1
 8020976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802097a:	2900      	cmp	r1, #0
 802097c:	b096      	sub	sp, #88	; 0x58
 802097e:	4614      	mov	r4, r2
 8020980:	461d      	mov	r5, r3
 8020982:	da07      	bge.n	8020994 <__swhatbuf_r+0x22>
 8020984:	2300      	movs	r3, #0
 8020986:	602b      	str	r3, [r5, #0]
 8020988:	89b3      	ldrh	r3, [r6, #12]
 802098a:	061a      	lsls	r2, r3, #24
 802098c:	d410      	bmi.n	80209b0 <__swhatbuf_r+0x3e>
 802098e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020992:	e00e      	b.n	80209b2 <__swhatbuf_r+0x40>
 8020994:	466a      	mov	r2, sp
 8020996:	f000 f895 	bl	8020ac4 <_fstat_r>
 802099a:	2800      	cmp	r0, #0
 802099c:	dbf2      	blt.n	8020984 <__swhatbuf_r+0x12>
 802099e:	9a01      	ldr	r2, [sp, #4]
 80209a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80209a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80209a8:	425a      	negs	r2, r3
 80209aa:	415a      	adcs	r2, r3
 80209ac:	602a      	str	r2, [r5, #0]
 80209ae:	e7ee      	b.n	802098e <__swhatbuf_r+0x1c>
 80209b0:	2340      	movs	r3, #64	; 0x40
 80209b2:	2000      	movs	r0, #0
 80209b4:	6023      	str	r3, [r4, #0]
 80209b6:	b016      	add	sp, #88	; 0x58
 80209b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080209bc <__smakebuf_r>:
 80209bc:	898b      	ldrh	r3, [r1, #12]
 80209be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80209c0:	079d      	lsls	r5, r3, #30
 80209c2:	4606      	mov	r6, r0
 80209c4:	460c      	mov	r4, r1
 80209c6:	d507      	bpl.n	80209d8 <__smakebuf_r+0x1c>
 80209c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80209cc:	6023      	str	r3, [r4, #0]
 80209ce:	6123      	str	r3, [r4, #16]
 80209d0:	2301      	movs	r3, #1
 80209d2:	6163      	str	r3, [r4, #20]
 80209d4:	b002      	add	sp, #8
 80209d6:	bd70      	pop	{r4, r5, r6, pc}
 80209d8:	ab01      	add	r3, sp, #4
 80209da:	466a      	mov	r2, sp
 80209dc:	f7ff ffc9 	bl	8020972 <__swhatbuf_r>
 80209e0:	9900      	ldr	r1, [sp, #0]
 80209e2:	4605      	mov	r5, r0
 80209e4:	4630      	mov	r0, r6
 80209e6:	f7ff f8fd 	bl	801fbe4 <_malloc_r>
 80209ea:	b948      	cbnz	r0, 8020a00 <__smakebuf_r+0x44>
 80209ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80209f0:	059a      	lsls	r2, r3, #22
 80209f2:	d4ef      	bmi.n	80209d4 <__smakebuf_r+0x18>
 80209f4:	f023 0303 	bic.w	r3, r3, #3
 80209f8:	f043 0302 	orr.w	r3, r3, #2
 80209fc:	81a3      	strh	r3, [r4, #12]
 80209fe:	e7e3      	b.n	80209c8 <__smakebuf_r+0xc>
 8020a00:	4b0d      	ldr	r3, [pc, #52]	; (8020a38 <__smakebuf_r+0x7c>)
 8020a02:	62b3      	str	r3, [r6, #40]	; 0x28
 8020a04:	89a3      	ldrh	r3, [r4, #12]
 8020a06:	6020      	str	r0, [r4, #0]
 8020a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020a0c:	81a3      	strh	r3, [r4, #12]
 8020a0e:	9b00      	ldr	r3, [sp, #0]
 8020a10:	6163      	str	r3, [r4, #20]
 8020a12:	9b01      	ldr	r3, [sp, #4]
 8020a14:	6120      	str	r0, [r4, #16]
 8020a16:	b15b      	cbz	r3, 8020a30 <__smakebuf_r+0x74>
 8020a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020a1c:	4630      	mov	r0, r6
 8020a1e:	f000 f863 	bl	8020ae8 <_isatty_r>
 8020a22:	b128      	cbz	r0, 8020a30 <__smakebuf_r+0x74>
 8020a24:	89a3      	ldrh	r3, [r4, #12]
 8020a26:	f023 0303 	bic.w	r3, r3, #3
 8020a2a:	f043 0301 	orr.w	r3, r3, #1
 8020a2e:	81a3      	strh	r3, [r4, #12]
 8020a30:	89a0      	ldrh	r0, [r4, #12]
 8020a32:	4305      	orrs	r5, r0
 8020a34:	81a5      	strh	r5, [r4, #12]
 8020a36:	e7cd      	b.n	80209d4 <__smakebuf_r+0x18>
 8020a38:	0801f9a9 	.word	0x0801f9a9

08020a3c <_raise_r>:
 8020a3c:	291f      	cmp	r1, #31
 8020a3e:	b538      	push	{r3, r4, r5, lr}
 8020a40:	4604      	mov	r4, r0
 8020a42:	460d      	mov	r5, r1
 8020a44:	d904      	bls.n	8020a50 <_raise_r+0x14>
 8020a46:	2316      	movs	r3, #22
 8020a48:	6003      	str	r3, [r0, #0]
 8020a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8020a4e:	bd38      	pop	{r3, r4, r5, pc}
 8020a50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8020a52:	b112      	cbz	r2, 8020a5a <_raise_r+0x1e>
 8020a54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020a58:	b94b      	cbnz	r3, 8020a6e <_raise_r+0x32>
 8020a5a:	4620      	mov	r0, r4
 8020a5c:	f000 f830 	bl	8020ac0 <_getpid_r>
 8020a60:	462a      	mov	r2, r5
 8020a62:	4601      	mov	r1, r0
 8020a64:	4620      	mov	r0, r4
 8020a66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020a6a:	f000 b817 	b.w	8020a9c <_kill_r>
 8020a6e:	2b01      	cmp	r3, #1
 8020a70:	d00a      	beq.n	8020a88 <_raise_r+0x4c>
 8020a72:	1c59      	adds	r1, r3, #1
 8020a74:	d103      	bne.n	8020a7e <_raise_r+0x42>
 8020a76:	2316      	movs	r3, #22
 8020a78:	6003      	str	r3, [r0, #0]
 8020a7a:	2001      	movs	r0, #1
 8020a7c:	e7e7      	b.n	8020a4e <_raise_r+0x12>
 8020a7e:	2400      	movs	r4, #0
 8020a80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8020a84:	4628      	mov	r0, r5
 8020a86:	4798      	blx	r3
 8020a88:	2000      	movs	r0, #0
 8020a8a:	e7e0      	b.n	8020a4e <_raise_r+0x12>

08020a8c <raise>:
 8020a8c:	4b02      	ldr	r3, [pc, #8]	; (8020a98 <raise+0xc>)
 8020a8e:	4601      	mov	r1, r0
 8020a90:	6818      	ldr	r0, [r3, #0]
 8020a92:	f7ff bfd3 	b.w	8020a3c <_raise_r>
 8020a96:	bf00      	nop
 8020a98:	200000f4 	.word	0x200000f4

08020a9c <_kill_r>:
 8020a9c:	b538      	push	{r3, r4, r5, lr}
 8020a9e:	4d07      	ldr	r5, [pc, #28]	; (8020abc <_kill_r+0x20>)
 8020aa0:	2300      	movs	r3, #0
 8020aa2:	4604      	mov	r4, r0
 8020aa4:	4608      	mov	r0, r1
 8020aa6:	4611      	mov	r1, r2
 8020aa8:	602b      	str	r3, [r5, #0]
 8020aaa:	f7e1 f91f 	bl	8001cec <_kill>
 8020aae:	1c43      	adds	r3, r0, #1
 8020ab0:	d102      	bne.n	8020ab8 <_kill_r+0x1c>
 8020ab2:	682b      	ldr	r3, [r5, #0]
 8020ab4:	b103      	cbz	r3, 8020ab8 <_kill_r+0x1c>
 8020ab6:	6023      	str	r3, [r4, #0]
 8020ab8:	bd38      	pop	{r3, r4, r5, pc}
 8020aba:	bf00      	nop
 8020abc:	20013a38 	.word	0x20013a38

08020ac0 <_getpid_r>:
 8020ac0:	f7e1 b90c 	b.w	8001cdc <_getpid>

08020ac4 <_fstat_r>:
 8020ac4:	b538      	push	{r3, r4, r5, lr}
 8020ac6:	4d07      	ldr	r5, [pc, #28]	; (8020ae4 <_fstat_r+0x20>)
 8020ac8:	2300      	movs	r3, #0
 8020aca:	4604      	mov	r4, r0
 8020acc:	4608      	mov	r0, r1
 8020ace:	4611      	mov	r1, r2
 8020ad0:	602b      	str	r3, [r5, #0]
 8020ad2:	f7e1 f96c 	bl	8001dae <_fstat>
 8020ad6:	1c43      	adds	r3, r0, #1
 8020ad8:	d102      	bne.n	8020ae0 <_fstat_r+0x1c>
 8020ada:	682b      	ldr	r3, [r5, #0]
 8020adc:	b103      	cbz	r3, 8020ae0 <_fstat_r+0x1c>
 8020ade:	6023      	str	r3, [r4, #0]
 8020ae0:	bd38      	pop	{r3, r4, r5, pc}
 8020ae2:	bf00      	nop
 8020ae4:	20013a38 	.word	0x20013a38

08020ae8 <_isatty_r>:
 8020ae8:	b538      	push	{r3, r4, r5, lr}
 8020aea:	4d06      	ldr	r5, [pc, #24]	; (8020b04 <_isatty_r+0x1c>)
 8020aec:	2300      	movs	r3, #0
 8020aee:	4604      	mov	r4, r0
 8020af0:	4608      	mov	r0, r1
 8020af2:	602b      	str	r3, [r5, #0]
 8020af4:	f7e1 f96b 	bl	8001dce <_isatty>
 8020af8:	1c43      	adds	r3, r0, #1
 8020afa:	d102      	bne.n	8020b02 <_isatty_r+0x1a>
 8020afc:	682b      	ldr	r3, [r5, #0]
 8020afe:	b103      	cbz	r3, 8020b02 <_isatty_r+0x1a>
 8020b00:	6023      	str	r3, [r4, #0]
 8020b02:	bd38      	pop	{r3, r4, r5, pc}
 8020b04:	20013a38 	.word	0x20013a38

08020b08 <log>:
 8020b08:	b538      	push	{r3, r4, r5, lr}
 8020b0a:	ed2d 8b02 	vpush	{d8}
 8020b0e:	ec55 4b10 	vmov	r4, r5, d0
 8020b12:	f000 f841 	bl	8020b98 <__ieee754_log>
 8020b16:	4b1e      	ldr	r3, [pc, #120]	; (8020b90 <log+0x88>)
 8020b18:	eeb0 8a40 	vmov.f32	s16, s0
 8020b1c:	eef0 8a60 	vmov.f32	s17, s1
 8020b20:	f993 3000 	ldrsb.w	r3, [r3]
 8020b24:	3301      	adds	r3, #1
 8020b26:	d01a      	beq.n	8020b5e <log+0x56>
 8020b28:	4622      	mov	r2, r4
 8020b2a:	462b      	mov	r3, r5
 8020b2c:	4620      	mov	r0, r4
 8020b2e:	4629      	mov	r1, r5
 8020b30:	f7df fff4 	bl	8000b1c <__aeabi_dcmpun>
 8020b34:	b998      	cbnz	r0, 8020b5e <log+0x56>
 8020b36:	2200      	movs	r2, #0
 8020b38:	2300      	movs	r3, #0
 8020b3a:	4620      	mov	r0, r4
 8020b3c:	4629      	mov	r1, r5
 8020b3e:	f7df ffe3 	bl	8000b08 <__aeabi_dcmpgt>
 8020b42:	b960      	cbnz	r0, 8020b5e <log+0x56>
 8020b44:	2200      	movs	r2, #0
 8020b46:	2300      	movs	r3, #0
 8020b48:	4620      	mov	r0, r4
 8020b4a:	4629      	mov	r1, r5
 8020b4c:	f7df ffb4 	bl	8000ab8 <__aeabi_dcmpeq>
 8020b50:	b160      	cbz	r0, 8020b6c <log+0x64>
 8020b52:	f7ff f9f7 	bl	801ff44 <__errno>
 8020b56:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 8020b88 <log+0x80>
 8020b5a:	2322      	movs	r3, #34	; 0x22
 8020b5c:	6003      	str	r3, [r0, #0]
 8020b5e:	eeb0 0a48 	vmov.f32	s0, s16
 8020b62:	eef0 0a68 	vmov.f32	s1, s17
 8020b66:	ecbd 8b02 	vpop	{d8}
 8020b6a:	bd38      	pop	{r3, r4, r5, pc}
 8020b6c:	f7ff f9ea 	bl	801ff44 <__errno>
 8020b70:	ecbd 8b02 	vpop	{d8}
 8020b74:	2321      	movs	r3, #33	; 0x21
 8020b76:	6003      	str	r3, [r0, #0]
 8020b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020b7c:	4805      	ldr	r0, [pc, #20]	; (8020b94 <log+0x8c>)
 8020b7e:	f000 b9c7 	b.w	8020f10 <nan>
 8020b82:	bf00      	nop
 8020b84:	f3af 8000 	nop.w
 8020b88:	00000000 	.word	0x00000000
 8020b8c:	fff00000 	.word	0xfff00000
 8020b90:	20000158 	.word	0x20000158
 8020b94:	08024eb9 	.word	0x08024eb9

08020b98 <__ieee754_log>:
 8020b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020b9c:	ec51 0b10 	vmov	r0, r1, d0
 8020ba0:	ed2d 8b04 	vpush	{d8-d9}
 8020ba4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8020ba8:	b083      	sub	sp, #12
 8020baa:	460d      	mov	r5, r1
 8020bac:	da29      	bge.n	8020c02 <__ieee754_log+0x6a>
 8020bae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8020bb2:	4303      	orrs	r3, r0
 8020bb4:	ee10 2a10 	vmov	r2, s0
 8020bb8:	d10c      	bne.n	8020bd4 <__ieee754_log+0x3c>
 8020bba:	49cf      	ldr	r1, [pc, #828]	; (8020ef8 <__ieee754_log+0x360>)
 8020bbc:	2200      	movs	r2, #0
 8020bbe:	2300      	movs	r3, #0
 8020bc0:	2000      	movs	r0, #0
 8020bc2:	f7df fe3b 	bl	800083c <__aeabi_ddiv>
 8020bc6:	ec41 0b10 	vmov	d0, r0, r1
 8020bca:	b003      	add	sp, #12
 8020bcc:	ecbd 8b04 	vpop	{d8-d9}
 8020bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020bd4:	2900      	cmp	r1, #0
 8020bd6:	da05      	bge.n	8020be4 <__ieee754_log+0x4c>
 8020bd8:	460b      	mov	r3, r1
 8020bda:	f7df fb4d 	bl	8000278 <__aeabi_dsub>
 8020bde:	2200      	movs	r2, #0
 8020be0:	2300      	movs	r3, #0
 8020be2:	e7ee      	b.n	8020bc2 <__ieee754_log+0x2a>
 8020be4:	4bc5      	ldr	r3, [pc, #788]	; (8020efc <__ieee754_log+0x364>)
 8020be6:	2200      	movs	r2, #0
 8020be8:	f7df fcfe 	bl	80005e8 <__aeabi_dmul>
 8020bec:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8020bf0:	460d      	mov	r5, r1
 8020bf2:	4ac3      	ldr	r2, [pc, #780]	; (8020f00 <__ieee754_log+0x368>)
 8020bf4:	4295      	cmp	r5, r2
 8020bf6:	dd06      	ble.n	8020c06 <__ieee754_log+0x6e>
 8020bf8:	4602      	mov	r2, r0
 8020bfa:	460b      	mov	r3, r1
 8020bfc:	f7df fb3e 	bl	800027c <__adddf3>
 8020c00:	e7e1      	b.n	8020bc6 <__ieee754_log+0x2e>
 8020c02:	2300      	movs	r3, #0
 8020c04:	e7f5      	b.n	8020bf2 <__ieee754_log+0x5a>
 8020c06:	152c      	asrs	r4, r5, #20
 8020c08:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8020c0c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8020c10:	441c      	add	r4, r3
 8020c12:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8020c16:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8020c1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8020c1e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8020c22:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8020c26:	ea42 0105 	orr.w	r1, r2, r5
 8020c2a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8020c2e:	2200      	movs	r2, #0
 8020c30:	4bb4      	ldr	r3, [pc, #720]	; (8020f04 <__ieee754_log+0x36c>)
 8020c32:	f7df fb21 	bl	8000278 <__aeabi_dsub>
 8020c36:	1cab      	adds	r3, r5, #2
 8020c38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8020c3c:	2b02      	cmp	r3, #2
 8020c3e:	4682      	mov	sl, r0
 8020c40:	468b      	mov	fp, r1
 8020c42:	f04f 0200 	mov.w	r2, #0
 8020c46:	dc53      	bgt.n	8020cf0 <__ieee754_log+0x158>
 8020c48:	2300      	movs	r3, #0
 8020c4a:	f7df ff35 	bl	8000ab8 <__aeabi_dcmpeq>
 8020c4e:	b1d0      	cbz	r0, 8020c86 <__ieee754_log+0xee>
 8020c50:	2c00      	cmp	r4, #0
 8020c52:	f000 8122 	beq.w	8020e9a <__ieee754_log+0x302>
 8020c56:	4620      	mov	r0, r4
 8020c58:	f7df fc5c 	bl	8000514 <__aeabi_i2d>
 8020c5c:	a390      	add	r3, pc, #576	; (adr r3, 8020ea0 <__ieee754_log+0x308>)
 8020c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020c62:	4606      	mov	r6, r0
 8020c64:	460f      	mov	r7, r1
 8020c66:	f7df fcbf 	bl	80005e8 <__aeabi_dmul>
 8020c6a:	a38f      	add	r3, pc, #572	; (adr r3, 8020ea8 <__ieee754_log+0x310>)
 8020c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020c70:	4604      	mov	r4, r0
 8020c72:	460d      	mov	r5, r1
 8020c74:	4630      	mov	r0, r6
 8020c76:	4639      	mov	r1, r7
 8020c78:	f7df fcb6 	bl	80005e8 <__aeabi_dmul>
 8020c7c:	4602      	mov	r2, r0
 8020c7e:	460b      	mov	r3, r1
 8020c80:	4620      	mov	r0, r4
 8020c82:	4629      	mov	r1, r5
 8020c84:	e7ba      	b.n	8020bfc <__ieee754_log+0x64>
 8020c86:	a38a      	add	r3, pc, #552	; (adr r3, 8020eb0 <__ieee754_log+0x318>)
 8020c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020c8c:	4650      	mov	r0, sl
 8020c8e:	4659      	mov	r1, fp
 8020c90:	f7df fcaa 	bl	80005e8 <__aeabi_dmul>
 8020c94:	4602      	mov	r2, r0
 8020c96:	460b      	mov	r3, r1
 8020c98:	2000      	movs	r0, #0
 8020c9a:	499b      	ldr	r1, [pc, #620]	; (8020f08 <__ieee754_log+0x370>)
 8020c9c:	f7df faec 	bl	8000278 <__aeabi_dsub>
 8020ca0:	4652      	mov	r2, sl
 8020ca2:	4606      	mov	r6, r0
 8020ca4:	460f      	mov	r7, r1
 8020ca6:	465b      	mov	r3, fp
 8020ca8:	4650      	mov	r0, sl
 8020caa:	4659      	mov	r1, fp
 8020cac:	f7df fc9c 	bl	80005e8 <__aeabi_dmul>
 8020cb0:	4602      	mov	r2, r0
 8020cb2:	460b      	mov	r3, r1
 8020cb4:	4630      	mov	r0, r6
 8020cb6:	4639      	mov	r1, r7
 8020cb8:	f7df fc96 	bl	80005e8 <__aeabi_dmul>
 8020cbc:	4606      	mov	r6, r0
 8020cbe:	460f      	mov	r7, r1
 8020cc0:	b914      	cbnz	r4, 8020cc8 <__ieee754_log+0x130>
 8020cc2:	4632      	mov	r2, r6
 8020cc4:	463b      	mov	r3, r7
 8020cc6:	e0a2      	b.n	8020e0e <__ieee754_log+0x276>
 8020cc8:	4620      	mov	r0, r4
 8020cca:	f7df fc23 	bl	8000514 <__aeabi_i2d>
 8020cce:	a374      	add	r3, pc, #464	; (adr r3, 8020ea0 <__ieee754_log+0x308>)
 8020cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020cd4:	4680      	mov	r8, r0
 8020cd6:	4689      	mov	r9, r1
 8020cd8:	f7df fc86 	bl	80005e8 <__aeabi_dmul>
 8020cdc:	a372      	add	r3, pc, #456	; (adr r3, 8020ea8 <__ieee754_log+0x310>)
 8020cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020ce2:	4604      	mov	r4, r0
 8020ce4:	460d      	mov	r5, r1
 8020ce6:	4640      	mov	r0, r8
 8020ce8:	4649      	mov	r1, r9
 8020cea:	f7df fc7d 	bl	80005e8 <__aeabi_dmul>
 8020cee:	e0a7      	b.n	8020e40 <__ieee754_log+0x2a8>
 8020cf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8020cf4:	f7df fac2 	bl	800027c <__adddf3>
 8020cf8:	4602      	mov	r2, r0
 8020cfa:	460b      	mov	r3, r1
 8020cfc:	4650      	mov	r0, sl
 8020cfe:	4659      	mov	r1, fp
 8020d00:	f7df fd9c 	bl	800083c <__aeabi_ddiv>
 8020d04:	ec41 0b18 	vmov	d8, r0, r1
 8020d08:	4620      	mov	r0, r4
 8020d0a:	f7df fc03 	bl	8000514 <__aeabi_i2d>
 8020d0e:	ec53 2b18 	vmov	r2, r3, d8
 8020d12:	ec41 0b19 	vmov	d9, r0, r1
 8020d16:	ec51 0b18 	vmov	r0, r1, d8
 8020d1a:	f7df fc65 	bl	80005e8 <__aeabi_dmul>
 8020d1e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8020d22:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8020d26:	9301      	str	r3, [sp, #4]
 8020d28:	4602      	mov	r2, r0
 8020d2a:	460b      	mov	r3, r1
 8020d2c:	4680      	mov	r8, r0
 8020d2e:	4689      	mov	r9, r1
 8020d30:	f7df fc5a 	bl	80005e8 <__aeabi_dmul>
 8020d34:	a360      	add	r3, pc, #384	; (adr r3, 8020eb8 <__ieee754_log+0x320>)
 8020d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d3a:	4606      	mov	r6, r0
 8020d3c:	460f      	mov	r7, r1
 8020d3e:	f7df fc53 	bl	80005e8 <__aeabi_dmul>
 8020d42:	a35f      	add	r3, pc, #380	; (adr r3, 8020ec0 <__ieee754_log+0x328>)
 8020d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d48:	f7df fa98 	bl	800027c <__adddf3>
 8020d4c:	4632      	mov	r2, r6
 8020d4e:	463b      	mov	r3, r7
 8020d50:	f7df fc4a 	bl	80005e8 <__aeabi_dmul>
 8020d54:	a35c      	add	r3, pc, #368	; (adr r3, 8020ec8 <__ieee754_log+0x330>)
 8020d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d5a:	f7df fa8f 	bl	800027c <__adddf3>
 8020d5e:	4632      	mov	r2, r6
 8020d60:	463b      	mov	r3, r7
 8020d62:	f7df fc41 	bl	80005e8 <__aeabi_dmul>
 8020d66:	a35a      	add	r3, pc, #360	; (adr r3, 8020ed0 <__ieee754_log+0x338>)
 8020d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d6c:	f7df fa86 	bl	800027c <__adddf3>
 8020d70:	4642      	mov	r2, r8
 8020d72:	464b      	mov	r3, r9
 8020d74:	f7df fc38 	bl	80005e8 <__aeabi_dmul>
 8020d78:	a357      	add	r3, pc, #348	; (adr r3, 8020ed8 <__ieee754_log+0x340>)
 8020d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d7e:	4680      	mov	r8, r0
 8020d80:	4689      	mov	r9, r1
 8020d82:	4630      	mov	r0, r6
 8020d84:	4639      	mov	r1, r7
 8020d86:	f7df fc2f 	bl	80005e8 <__aeabi_dmul>
 8020d8a:	a355      	add	r3, pc, #340	; (adr r3, 8020ee0 <__ieee754_log+0x348>)
 8020d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d90:	f7df fa74 	bl	800027c <__adddf3>
 8020d94:	4632      	mov	r2, r6
 8020d96:	463b      	mov	r3, r7
 8020d98:	f7df fc26 	bl	80005e8 <__aeabi_dmul>
 8020d9c:	a352      	add	r3, pc, #328	; (adr r3, 8020ee8 <__ieee754_log+0x350>)
 8020d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020da2:	f7df fa6b 	bl	800027c <__adddf3>
 8020da6:	4632      	mov	r2, r6
 8020da8:	463b      	mov	r3, r7
 8020daa:	f7df fc1d 	bl	80005e8 <__aeabi_dmul>
 8020dae:	460b      	mov	r3, r1
 8020db0:	4602      	mov	r2, r0
 8020db2:	4649      	mov	r1, r9
 8020db4:	4640      	mov	r0, r8
 8020db6:	f7df fa61 	bl	800027c <__adddf3>
 8020dba:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8020dbe:	9b01      	ldr	r3, [sp, #4]
 8020dc0:	3551      	adds	r5, #81	; 0x51
 8020dc2:	431d      	orrs	r5, r3
 8020dc4:	2d00      	cmp	r5, #0
 8020dc6:	4680      	mov	r8, r0
 8020dc8:	4689      	mov	r9, r1
 8020dca:	dd48      	ble.n	8020e5e <__ieee754_log+0x2c6>
 8020dcc:	4b4e      	ldr	r3, [pc, #312]	; (8020f08 <__ieee754_log+0x370>)
 8020dce:	2200      	movs	r2, #0
 8020dd0:	4650      	mov	r0, sl
 8020dd2:	4659      	mov	r1, fp
 8020dd4:	f7df fc08 	bl	80005e8 <__aeabi_dmul>
 8020dd8:	4652      	mov	r2, sl
 8020dda:	465b      	mov	r3, fp
 8020ddc:	f7df fc04 	bl	80005e8 <__aeabi_dmul>
 8020de0:	4602      	mov	r2, r0
 8020de2:	460b      	mov	r3, r1
 8020de4:	4606      	mov	r6, r0
 8020de6:	460f      	mov	r7, r1
 8020de8:	4640      	mov	r0, r8
 8020dea:	4649      	mov	r1, r9
 8020dec:	f7df fa46 	bl	800027c <__adddf3>
 8020df0:	ec53 2b18 	vmov	r2, r3, d8
 8020df4:	f7df fbf8 	bl	80005e8 <__aeabi_dmul>
 8020df8:	4680      	mov	r8, r0
 8020dfa:	4689      	mov	r9, r1
 8020dfc:	b964      	cbnz	r4, 8020e18 <__ieee754_log+0x280>
 8020dfe:	4602      	mov	r2, r0
 8020e00:	460b      	mov	r3, r1
 8020e02:	4630      	mov	r0, r6
 8020e04:	4639      	mov	r1, r7
 8020e06:	f7df fa37 	bl	8000278 <__aeabi_dsub>
 8020e0a:	4602      	mov	r2, r0
 8020e0c:	460b      	mov	r3, r1
 8020e0e:	4650      	mov	r0, sl
 8020e10:	4659      	mov	r1, fp
 8020e12:	f7df fa31 	bl	8000278 <__aeabi_dsub>
 8020e16:	e6d6      	b.n	8020bc6 <__ieee754_log+0x2e>
 8020e18:	a321      	add	r3, pc, #132	; (adr r3, 8020ea0 <__ieee754_log+0x308>)
 8020e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e1e:	ec51 0b19 	vmov	r0, r1, d9
 8020e22:	f7df fbe1 	bl	80005e8 <__aeabi_dmul>
 8020e26:	a320      	add	r3, pc, #128	; (adr r3, 8020ea8 <__ieee754_log+0x310>)
 8020e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e2c:	4604      	mov	r4, r0
 8020e2e:	460d      	mov	r5, r1
 8020e30:	ec51 0b19 	vmov	r0, r1, d9
 8020e34:	f7df fbd8 	bl	80005e8 <__aeabi_dmul>
 8020e38:	4642      	mov	r2, r8
 8020e3a:	464b      	mov	r3, r9
 8020e3c:	f7df fa1e 	bl	800027c <__adddf3>
 8020e40:	4602      	mov	r2, r0
 8020e42:	460b      	mov	r3, r1
 8020e44:	4630      	mov	r0, r6
 8020e46:	4639      	mov	r1, r7
 8020e48:	f7df fa16 	bl	8000278 <__aeabi_dsub>
 8020e4c:	4652      	mov	r2, sl
 8020e4e:	465b      	mov	r3, fp
 8020e50:	f7df fa12 	bl	8000278 <__aeabi_dsub>
 8020e54:	4602      	mov	r2, r0
 8020e56:	460b      	mov	r3, r1
 8020e58:	4620      	mov	r0, r4
 8020e5a:	4629      	mov	r1, r5
 8020e5c:	e7d9      	b.n	8020e12 <__ieee754_log+0x27a>
 8020e5e:	4602      	mov	r2, r0
 8020e60:	460b      	mov	r3, r1
 8020e62:	4650      	mov	r0, sl
 8020e64:	4659      	mov	r1, fp
 8020e66:	f7df fa07 	bl	8000278 <__aeabi_dsub>
 8020e6a:	ec53 2b18 	vmov	r2, r3, d8
 8020e6e:	f7df fbbb 	bl	80005e8 <__aeabi_dmul>
 8020e72:	4606      	mov	r6, r0
 8020e74:	460f      	mov	r7, r1
 8020e76:	2c00      	cmp	r4, #0
 8020e78:	f43f af23 	beq.w	8020cc2 <__ieee754_log+0x12a>
 8020e7c:	a308      	add	r3, pc, #32	; (adr r3, 8020ea0 <__ieee754_log+0x308>)
 8020e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e82:	ec51 0b19 	vmov	r0, r1, d9
 8020e86:	f7df fbaf 	bl	80005e8 <__aeabi_dmul>
 8020e8a:	a307      	add	r3, pc, #28	; (adr r3, 8020ea8 <__ieee754_log+0x310>)
 8020e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e90:	4604      	mov	r4, r0
 8020e92:	460d      	mov	r5, r1
 8020e94:	ec51 0b19 	vmov	r0, r1, d9
 8020e98:	e727      	b.n	8020cea <__ieee754_log+0x152>
 8020e9a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8020ef0 <__ieee754_log+0x358>
 8020e9e:	e694      	b.n	8020bca <__ieee754_log+0x32>
 8020ea0:	fee00000 	.word	0xfee00000
 8020ea4:	3fe62e42 	.word	0x3fe62e42
 8020ea8:	35793c76 	.word	0x35793c76
 8020eac:	3dea39ef 	.word	0x3dea39ef
 8020eb0:	55555555 	.word	0x55555555
 8020eb4:	3fd55555 	.word	0x3fd55555
 8020eb8:	df3e5244 	.word	0xdf3e5244
 8020ebc:	3fc2f112 	.word	0x3fc2f112
 8020ec0:	96cb03de 	.word	0x96cb03de
 8020ec4:	3fc74664 	.word	0x3fc74664
 8020ec8:	94229359 	.word	0x94229359
 8020ecc:	3fd24924 	.word	0x3fd24924
 8020ed0:	55555593 	.word	0x55555593
 8020ed4:	3fe55555 	.word	0x3fe55555
 8020ed8:	d078c69f 	.word	0xd078c69f
 8020edc:	3fc39a09 	.word	0x3fc39a09
 8020ee0:	1d8e78af 	.word	0x1d8e78af
 8020ee4:	3fcc71c5 	.word	0x3fcc71c5
 8020ee8:	9997fa04 	.word	0x9997fa04
 8020eec:	3fd99999 	.word	0x3fd99999
	...
 8020ef8:	c3500000 	.word	0xc3500000
 8020efc:	43500000 	.word	0x43500000
 8020f00:	7fefffff 	.word	0x7fefffff
 8020f04:	3ff00000 	.word	0x3ff00000
 8020f08:	3fe00000 	.word	0x3fe00000
 8020f0c:	00000000 	.word	0x00000000

08020f10 <nan>:
 8020f10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8020f18 <nan+0x8>
 8020f14:	4770      	bx	lr
 8020f16:	bf00      	nop
 8020f18:	00000000 	.word	0x00000000
 8020f1c:	7ff80000 	.word	0x7ff80000

08020f20 <_init>:
 8020f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f22:	bf00      	nop
 8020f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f26:	bc08      	pop	{r3}
 8020f28:	469e      	mov	lr, r3
 8020f2a:	4770      	bx	lr

08020f2c <_fini>:
 8020f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f2e:	bf00      	nop
 8020f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f32:	bc08      	pop	{r3}
 8020f34:	469e      	mov	lr, r3
 8020f36:	4770      	bx	lr
