TimeQuest Timing Analyzer report for my_first_fpga_top
Fri Oct 10 22:11:55 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Fast 1200mV 0C Model Metastability Report
 45. Multicorner Timing Analysis Summary
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Board Trace Model Assignments
 49. Input Transition Times
 50. Signal Integrity Metrics (Slow 1200mv 0c Model)
 51. Signal Integrity Metrics (Slow 1200mv 85c Model)
 52. Signal Integrity Metrics (Fast 1200mv 0c Model)
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; my_first_fpga_top                                  ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; my_first_fpga_top.sdc ; OK     ; Fri Oct 10 22:11:54 2014 ;
+-----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; osc_clk ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; osc_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { osc_clk }                                           ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 298.15 MHz ; 298.15 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 96.646 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.408 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.891  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 49.711 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 96.646 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.272      ;
; 96.778 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.140      ;
; 96.780 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.138      ;
; 96.855 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.063      ;
; 96.870 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.048      ;
; 96.889 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.029      ;
; 96.910 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.008      ;
; 96.912 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.006      ;
; 96.957 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.961      ;
; 96.987 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.931      ;
; 96.991 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.927      ;
; 96.998 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.920      ;
; 97.002 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.916      ;
; 97.017 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.901      ;
; 97.021 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.897      ;
; 97.042 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.876      ;
; 97.044 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.874      ;
; 97.084 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.834      ;
; 97.089 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.829      ;
; 97.118 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.119 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.799      ;
; 97.123 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.795      ;
; 97.130 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.788      ;
; 97.130 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.788      ;
; 97.134 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.784      ;
; 97.149 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.769      ;
; 97.149 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.769      ;
; 97.153 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.765      ;
; 97.174 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.744      ;
; 97.176 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.742      ;
; 97.216 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.702      ;
; 97.220 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.698      ;
; 97.221 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.697      ;
; 97.250 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.668      ;
; 97.250 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.668      ;
; 97.251 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.667      ;
; 97.255 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.663      ;
; 97.262 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.656      ;
; 97.262 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.656      ;
; 97.265 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.653      ;
; 97.266 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.652      ;
; 97.281 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.637      ;
; 97.281 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.637      ;
; 97.284 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.634      ;
; 97.285 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.633      ;
; 97.306 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.612      ;
; 97.308 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.610      ;
; 97.348 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.570      ;
; 97.352 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.566      ;
; 97.352 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.566      ;
; 97.353 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.565      ;
; 97.382 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.536      ;
; 97.382 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.536      ;
; 97.382 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.536      ;
; 97.383 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.535      ;
; 97.387 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.531      ;
; 97.394 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.524      ;
; 97.394 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.524      ;
; 97.397 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.521      ;
; 97.398 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.520      ;
; 97.398 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.520      ;
; 97.413 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.505      ;
; 97.413 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.505      ;
; 97.416 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.502      ;
; 97.417 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.501      ;
; 97.417 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.501      ;
; 97.438 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.480      ;
; 97.440 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.478      ;
; 97.480 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.438      ;
; 97.484 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.434      ;
; 97.484 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.434      ;
; 97.485 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.433      ;
; 97.485 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.433      ;
; 97.514 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.404      ;
; 97.514 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.404      ;
; 97.514 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.404      ;
; 97.515 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.403      ;
; 97.515 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.403      ;
; 97.519 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.399      ;
; 97.526 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.392      ;
; 97.526 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.392      ;
; 97.529 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.389      ;
; 97.530 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.388      ;
; 97.530 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.388      ;
; 97.531 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.387      ;
; 97.545 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.373      ;
; 97.545 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.373      ;
; 97.548 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.370      ;
; 97.549 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.369      ;
; 97.549 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.369      ;
; 97.550 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.368      ;
; 97.570 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.348      ;
; 97.572 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.346      ;
; 97.612 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.306      ;
; 97.616 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.302      ;
; 97.616 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.302      ;
; 97.617 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.301      ;
; 97.617 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.301      ;
; 97.618 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.300      ;
; 97.646 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.272      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.408 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.633 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.653 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.659 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.857 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.123      ;
; 0.951 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.952 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.952 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.952 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.952 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.953 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.953 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.953 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.220      ;
; 0.955 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.221      ;
; 0.963 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
; 0.964 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.965 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.231      ;
; 0.966 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.966 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.966 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.966 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.966 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.967 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.233      ;
; 0.967 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.233      ;
; 0.968 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.969 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.972 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.977 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.990 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.995 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.261      ;
; 1.072 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.338      ;
; 1.073 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.073 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.073 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.073 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.074 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.340      ;
; 1.074 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.340      ;
; 1.074 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.340      ;
; 1.075 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.341      ;
; 1.076 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.342      ;
; 1.077 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.343      ;
; 1.078 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.344      ;
; 1.078 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.344      ;
; 1.078 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.344      ;
; 1.078 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.344      ;
; 1.079 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.079 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.079 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.080 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.089 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.355      ;
; 1.090 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.091 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.357      ;
; 1.092 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.092 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.092 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.092 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.092 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.093 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.359      ;
; 1.093 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.359      ;
; 1.094 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'osc_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.712 ; 49.932       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.880 ; 50.068       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.881 ; 50.069       ; 0.188          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 5.827 ; 5.748 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 5.827 ; 5.748 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 4.084 ; 4.048 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.097 ; 4.060 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 4.832 ; 4.757 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 3.485 ; 3.448 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 5.160 ; 5.083 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.485 ; 3.448 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 3.497 ; 3.460 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 4.203 ; 4.129 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 332.23 MHz ; 332.23 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 96.990 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.365 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.887  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 49.712 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 96.990 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.937      ;
; 97.106 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.821      ;
; 97.135 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.792      ;
; 97.195 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.732      ;
; 97.218 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.709      ;
; 97.222 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.705      ;
; 97.247 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.680      ;
; 97.251 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.676      ;
; 97.293 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.634      ;
; 97.311 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.616      ;
; 97.314 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.613      ;
; 97.329 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.598      ;
; 97.334 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.593      ;
; 97.338 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.589      ;
; 97.358 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.569      ;
; 97.363 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.564      ;
; 97.367 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.560      ;
; 97.404 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.523      ;
; 97.409 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.518      ;
; 97.426 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.501      ;
; 97.427 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.500      ;
; 97.430 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.497      ;
; 97.445 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.482      ;
; 97.445 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.482      ;
; 97.450 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.477      ;
; 97.454 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.473      ;
; 97.474 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.453      ;
; 97.474 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.453      ;
; 97.479 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.448      ;
; 97.483 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.444      ;
; 97.520 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.407      ;
; 97.524 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.403      ;
; 97.525 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.402      ;
; 97.542 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.385      ;
; 97.542 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.385      ;
; 97.543 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.384      ;
; 97.546 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.381      ;
; 97.561 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.366      ;
; 97.561 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.366      ;
; 97.565 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.362      ;
; 97.566 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.361      ;
; 97.570 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.357      ;
; 97.590 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.337      ;
; 97.590 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.337      ;
; 97.594 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.333      ;
; 97.595 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.332      ;
; 97.599 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.328      ;
; 97.636 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.291      ;
; 97.640 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.287      ;
; 97.641 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.286      ;
; 97.641 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.286      ;
; 97.658 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.269      ;
; 97.658 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.269      ;
; 97.658 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.269      ;
; 97.659 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.268      ;
; 97.662 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.265      ;
; 97.677 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.250      ;
; 97.677 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.250      ;
; 97.681 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.246      ;
; 97.682 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.245      ;
; 97.682 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.245      ;
; 97.686 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.241      ;
; 97.706 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.221      ;
; 97.706 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.221      ;
; 97.710 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.217      ;
; 97.711 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.216      ;
; 97.711 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.216      ;
; 97.715 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.212      ;
; 97.752 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.175      ;
; 97.756 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.171      ;
; 97.757 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.170      ;
; 97.757 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.170      ;
; 97.757 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.170      ;
; 97.774 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.153      ;
; 97.774 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.153      ;
; 97.774 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.153      ;
; 97.775 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.152      ;
; 97.775 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.152      ;
; 97.778 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.149      ;
; 97.793 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.134      ;
; 97.793 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.134      ;
; 97.797 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.130      ;
; 97.798 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.129      ;
; 97.798 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.129      ;
; 97.799 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.128      ;
; 97.802 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.125      ;
; 97.822 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.105      ;
; 97.822 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.105      ;
; 97.826 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.101      ;
; 97.827 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.100      ;
; 97.827 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.100      ;
; 97.828 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.099      ;
; 97.831 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.096      ;
; 97.868 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.059      ;
; 97.872 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.055      ;
; 97.873 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.054      ;
; 97.873 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.054      ;
; 97.873 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.054      ;
; 97.874 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.053      ;
; 97.890 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.037      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.365 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.578 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.599 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.603 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.776 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.865 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.865 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.107      ;
; 0.865 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.865 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.866 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.867 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.868 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.111      ;
; 0.870 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.870 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.872 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.872 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.879 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.122      ;
; 0.881 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.883 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.883 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.883 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.125      ;
; 0.884 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.892 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.895 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.906 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.964 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.207      ;
; 0.964 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.207      ;
; 0.964 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.207      ;
; 0.964 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.206      ;
; 0.965 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.207      ;
; 0.966 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.208      ;
; 0.969 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.212      ;
; 0.969 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.211      ;
; 0.969 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.212      ;
; 0.971 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.213      ;
; 0.975 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.217      ;
; 0.976 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.218      ;
; 0.977 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.978 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.221      ;
; 0.980 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.223      ;
; 0.980 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.222      ;
; 0.980 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.223      ;
; 0.980 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.222      ;
; 0.982 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.224      ;
; 0.982 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.225      ;
; 0.982 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.225      ;
; 0.982 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.224      ;
; 0.983 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.983 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.983 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.226      ;
; 0.989 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.991 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.993 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.236      ;
; 0.993 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.235      ;
; 0.994 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.994 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.994 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.994 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.237      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.712 ; 49.930       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.713 ; 49.931       ; 0.218          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.880 ; 50.066       ; 0.186          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 49.970 ; 49.970       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 49.971 ; 49.971       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 49.973 ; 49.973       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.973 ; 49.973       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.026 ; 50.026       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.026 ; 50.026       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 50.028 ; 50.028       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 5.409 ; 5.227 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 5.409 ; 5.227 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.749 ; 3.705 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 3.760 ; 3.717 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 4.457 ; 4.335 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 3.199 ; 3.156 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 4.795 ; 4.620 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 3.199 ; 3.156 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 3.210 ; 3.167 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 3.879 ; 3.761 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 98.366 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.189 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.574  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 49.780 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 98.366 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.579      ;
; 98.399 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.546      ;
; 98.434 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.511      ;
; 98.442 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.503      ;
; 98.446 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.499      ;
; 98.451 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.494      ;
; 98.467 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.478      ;
; 98.490 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.455      ;
; 98.502 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.443      ;
; 98.505 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.440      ;
; 98.509 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.436      ;
; 98.510 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.435      ;
; 98.514 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.431      ;
; 98.519 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.426      ;
; 98.520 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.425      ;
; 98.535 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.410      ;
; 98.558 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.387      ;
; 98.559 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.386      ;
; 98.570 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.375      ;
; 98.573 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.372      ;
; 98.574 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.371      ;
; 98.577 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.368      ;
; 98.578 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.367      ;
; 98.578 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.367      ;
; 98.582 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.363      ;
; 98.587 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.358      ;
; 98.588 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.357      ;
; 98.588 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.357      ;
; 98.603 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.342      ;
; 98.626 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.319      ;
; 98.626 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.319      ;
; 98.627 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.318      ;
; 98.638 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.307      ;
; 98.641 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.304      ;
; 98.642 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.303      ;
; 98.645 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.300      ;
; 98.646 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.299      ;
; 98.646 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.299      ;
; 98.646 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.299      ;
; 98.650 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.295      ;
; 98.650 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.295      ;
; 98.655 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.290      ;
; 98.655 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.290      ;
; 98.656 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.289      ;
; 98.656 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.289      ;
; 98.671 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.274      ;
; 98.694 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.251      ;
; 98.694 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.251      ;
; 98.694 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.251      ;
; 98.695 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.250      ;
; 98.706 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.239      ;
; 98.709 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.236      ;
; 98.710 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.235      ;
; 98.713 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.232      ;
; 98.713 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.232      ;
; 98.714 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.231      ;
; 98.714 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.231      ;
; 98.714 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.231      ;
; 98.717 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.228      ;
; 98.718 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.227      ;
; 98.718 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.227      ;
; 98.723 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.222      ;
; 98.723 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.222      ;
; 98.723 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.222      ;
; 98.724 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.221      ;
; 98.724 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.221      ;
; 98.739 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.206      ;
; 98.762 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.183      ;
; 98.762 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.183      ;
; 98.762 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.183      ;
; 98.762 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.183      ;
; 98.763 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.182      ;
; 98.775 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 1.171      ;
; 98.777 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.168      ;
; 98.778 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.167      ;
; 98.781 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.164      ;
; 98.781 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.164      ;
; 98.782 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.163      ;
; 98.782 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.163      ;
; 98.782 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.163      ;
; 98.782 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.163      ;
; 98.785 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.160      ;
; 98.786 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.159      ;
; 98.786 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.159      ;
; 98.786 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.159      ;
; 98.791 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.154      ;
; 98.791 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.154      ;
; 98.791 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.154      ;
; 98.792 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.153      ;
; 98.792 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.153      ;
; 98.792 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.153      ;
; 98.808 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 1.138      ;
; 98.830 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.115      ;
; 98.830 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.115      ;
; 98.830 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.115      ;
; 98.830 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.115      ;
; 98.830 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.115      ;
; 98.831 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.114      ;
; 98.843 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 1.103      ;
; 98.845 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.100      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.189 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.287 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.288 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.295 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.300 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.378 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.503      ;
; 0.437 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.438 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.439 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.564      ;
; 0.439 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.564      ;
; 0.447 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.448 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.460 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.500 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.500 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.501 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.502 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.627      ;
; 0.502 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.627      ;
; 0.503 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.503 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.503 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.504 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.504 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.630      ;
; 0.513 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'osc_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; osc_clk ; Rise       ; osc_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; osc_clk~input|o                                             ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; osc_clk ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; osc_clk ; Rise       ; osc_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 2.952 ; 3.107 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.952 ; 3.107 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 2.095 ; 2.142 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 2.104 ; 2.149 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 2.445 ; 2.525 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 1.782 ; 1.826 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.607 ; 2.755 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 1.782 ; 1.826 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 1.790 ; 1.833 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 2.117 ; 2.194 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 96.646 ; 0.189 ; N/A      ; N/A     ; 9.574               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 96.646 ; 0.189 ; N/A      ; N/A     ; 49.711              ;
;  osc_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 5.827 ; 5.748 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 5.827 ; 5.748 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 4.084 ; 4.048 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 4.097 ; 4.060 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 4.832 ; 4.757 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; osc_clk    ; 1.782 ; 1.826 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]   ; osc_clk    ; 2.607 ; 2.755 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]   ; osc_clk    ; 1.782 ; 1.826 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[2]   ; osc_clk    ; 1.790 ; 1.833 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; osc_clk    ; 2.117 ; 2.194 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; osc_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 325      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 325      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Oct 10 22:11:53 2014
Info: Command: quartus_sta my_first_fpga -c my_first_fpga_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'my_first_fpga_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst3|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: inst3|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 96.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.646               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 osc_clk 
    Info (332119):    49.711               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst3|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: inst3|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info (332146): Worst-case setup slack is 96.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.990               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.365               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 osc_clk 
    Info (332119):    49.712               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst3|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: inst3|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info (332146): Worst-case setup slack is 98.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.366               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 osc_clk 
    Info (332119):    49.780               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Fri Oct 10 22:11:55 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


