#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5633ef55cf50 .scope module, "tb_M_KCA" "tb_M_KCA" 2 3;
 .timescale -9 -12;
v0x5633ef5850d0_0 .var "Clock", 0 0;
v0x5633ef585190_0 .var "Multiplicador", 7 0;
v0x5633ef585250_0 .var "Multiplicando", 7 0;
v0x5633ef5852f0_0 .net "Producto", 16 0, v0x5633ef583f60_0;  1 drivers
v0x5633ef585400_0 .net "Ready", 0 0, v0x5633ef57d8e0_0;  1 drivers
v0x5633ef585540_0 .var "Reset", 0 0;
v0x5633ef585630_0 .var "Start", 0 0;
E_0x5633ef538530 .event negedge, v0x5633ef55a020_0;
S_0x5633ef55d650 .scope module, "DUT" "Multiplicador_KCA" 2 15, 3 4 0, S_0x5633ef55cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x5633ef584530_0 .net "Add_regs", 0 0, v0x5633ef55c700_0;  1 drivers
v0x5633ef5845f0_0 .net "Clock", 0 0, v0x5633ef5850d0_0;  1 drivers
v0x5633ef5846b0_0 .net "Decr_P", 0 0, v0x5633ef55d440_0;  1 drivers
v0x5633ef5847a0_0 .net "Load_regs", 0 0, v0x5633ef55d0f0_0;  1 drivers
v0x5633ef584890_0 .net "Multiplicador", 7 0, v0x5633ef585190_0;  1 drivers
v0x5633ef5849d0_0 .net "Multiplicando", 7 0, v0x5633ef585250_0;  1 drivers
v0x5633ef584ac0_0 .net "Producto", 16 0, v0x5633ef583f60_0;  alias, 1 drivers
v0x5633ef584b80_0 .net "Q0", 0 0, v0x5633ef584040_0;  1 drivers
v0x5633ef584c70_0 .net "Ready", 0 0, v0x5633ef57d8e0_0;  alias, 1 drivers
v0x5633ef584da0_0 .net "Reset", 0 0, v0x5633ef585540_0;  1 drivers
v0x5633ef584e40_0 .net "Shift_regs", 0 0, v0x5633ef57da60_0;  1 drivers
v0x5633ef584ee0_0 .net "Start", 0 0, v0x5633ef585630_0;  1 drivers
v0x5633ef584f80_0 .net "Zero", 0 0, v0x5633ef584270_0;  1 drivers
S_0x5633ef541420 .scope module, "TheController" "Controller" 3 22, 4 4 0, S_0x5633ef55d650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_regs"
    .port_info 7 /OUTPUT 1 "Shift_regs"
    .port_info 8 /OUTPUT 1 "Add_regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x5633ef534890 .param/l "ADD" 0 4 15, C4<011>;
P_0x5633ef5348d0 .param/l "DECR" 0 4 15, C4<101>;
P_0x5633ef534910 .param/l "LOAD_DATA" 0 4 15, C4<001>;
P_0x5633ef534950 .param/l "Q0_ONE" 0 4 15, C4<010>;
P_0x5633ef534990 .param/l "READY" 0 4 15, C4<111>;
P_0x5633ef5349d0 .param/l "SHIFT" 0 4 15, C4<100>;
P_0x5633ef534a10 .param/l "SLEEP" 0 4 15, C4<000>;
P_0x5633ef534a50 .param/l "ZERO" 0 4 15, C4<110>;
v0x5633ef55c700_0 .var "Add_regs", 0 0;
v0x5633ef55a020_0 .net "Clock", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
v0x5633ef556760_0 .var "Current_State", 2 0;
v0x5633ef55d440_0 .var "Decr_P", 0 0;
v0x5633ef55d0f0_0 .var "Load_regs", 0 0;
v0x5633ef55b030_0 .var "Next_State", 2 0;
v0x5633ef55ace0_0 .net "Q0", 0 0, v0x5633ef584040_0;  alias, 1 drivers
v0x5633ef57d8e0_0 .var "Ready", 0 0;
v0x5633ef57d9a0_0 .net "Reset", 0 0, v0x5633ef585540_0;  alias, 1 drivers
v0x5633ef57da60_0 .var "Shift_regs", 0 0;
v0x5633ef57db20_0 .net "Start", 0 0, v0x5633ef585630_0;  alias, 1 drivers
v0x5633ef57dbe0_0 .net "Zero", 0 0, v0x5633ef584270_0;  alias, 1 drivers
E_0x5633ef538740 .event edge, v0x5633ef556760_0;
E_0x5633ef538b20 .event edge, v0x5633ef556760_0, v0x5633ef57db20_0, v0x5633ef55ace0_0, v0x5633ef57dbe0_0;
E_0x5633ef55ffe0 .event posedge, v0x5633ef55a020_0;
S_0x5633ef57dde0 .scope module, "TheDatapath" "Datapath" 3 36, 5 3 0, S_0x5633ef55d650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x5633ef57df80 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x5633ef5835a0_0 .net "Add_regs", 0 0, v0x5633ef55c700_0;  alias, 1 drivers
v0x5633ef583690_0 .net "Contador", 3 0, v0x5633ef581280_0;  1 drivers
v0x5633ef583760_0 .var "Control", 3 0;
v0x5633ef583830_0 .net "Decr_P", 0 0, v0x5633ef55d440_0;  alias, 1 drivers
v0x5633ef583900_0 .net "Load_regs", 0 0, v0x5633ef55d0f0_0;  alias, 1 drivers
v0x5633ef5839a0_0 .net "Multiplicador", 7 0, v0x5633ef585190_0;  alias, 1 drivers
v0x5633ef583a70_0 .net "Multiplicando", 7 0, v0x5633ef585250_0;  alias, 1 drivers
v0x5633ef583b40_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x5633ef57eeb0_0;  1 drivers
v0x5633ef583c30_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x5633ef5800a0_0;  1 drivers
v0x5633ef583d60_0 .net "OUT_REGQ", 7 0, v0x5633ef582580_0;  1 drivers
v0x5633ef583e50_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x5633ef583330_0;  1 drivers
v0x5633ef583f60_0 .var "Producto", 16 0;
v0x5633ef584040_0 .var "Q_Cero", 0 0;
v0x5633ef5840e0_0 .net "Shift_regs", 0 0, v0x5633ef57da60_0;  alias, 1 drivers
v0x5633ef584180_0 .net "Suma_MSB", 0 0, v0x5633ef583240_0;  1 drivers
v0x5633ef584270_0 .var "Zero", 0 0;
v0x5633ef584310_0 .net "clk", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
o0x7fbc09840558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5633ef5843b0_0 .net "rst", 0 0, o0x7fbc09840558;  0 drivers
E_0x5633ef560530 .event edge, v0x5633ef581280_0;
E_0x5633ef57e140 .event edge, v0x5633ef57eb50_0;
E_0x5633ef57e1a0 .event edge, v0x5633ef55c700_0, v0x5633ef57da60_0, v0x5633ef55d440_0, v0x5633ef55d0f0_0;
L_0x5633ef585720 .part v0x5633ef57eeb0_0, 0, 1;
S_0x5633ef57e210 .scope module, "REGISTRO_A" "RegistroUniversal" 5 33, 6 3 0, S_0x5633ef57dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5633ef57e400 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5633ef57e440 .param/l "Add_regs" 0 6 14, C4<1000>;
P_0x5633ef57e480 .param/l "Decr_P" 0 6 15, C4<0010>;
P_0x5633ef57e4c0 .param/l "Load_regs" 0 6 15, C4<0001>;
P_0x5633ef57e500 .param/l "Memoria" 0 6 13, C4<0000>;
P_0x5633ef57e540 .param/l "Shift_regs" 0 6 14, C4<0100>;
v0x5633ef57eb50_0 .net "Control", 3 0, v0x5633ef583760_0;  1 drivers
L_0x7fbc097f7060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5633ef57ec50_0 .net "EntradaParalela", 7 0, L_0x7fbc097f7060;  1 drivers
v0x5633ef57ed30_0 .net "InHaciaDerecha", 0 0, v0x5633ef583240_0;  alias, 1 drivers
v0x5633ef57edd0_0 .net "ResultadoSuma", 7 0, v0x5633ef583330_0;  alias, 1 drivers
v0x5633ef57eeb0_0 .var "Salida", 7 0;
v0x5633ef57efe0_0 .net "clk", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
v0x5633ef57f080_0 .var "next_state", 7 0;
v0x5633ef57f140_0 .net "rst", 0 0, o0x7fbc09840558;  alias, 0 drivers
v0x5633ef57f200_0 .var "state", 7 0;
E_0x5633ef57e870 .event edge, v0x5633ef57f200_0;
S_0x5633ef57e8d0 .scope generate, "genblk1" "genblk1" 6 23, 6 23 0, S_0x5633ef57e210;
 .timescale -9 -12;
E_0x5633ef57eac0/0 .event edge, v0x5633ef57eb50_0, v0x5633ef57f200_0, v0x5633ef57edd0_0, v0x5633ef57ed30_0;
E_0x5633ef57eac0/1 .event edge, v0x5633ef57ec50_0;
E_0x5633ef57eac0 .event/or E_0x5633ef57eac0/0, E_0x5633ef57eac0/1;
S_0x5633ef57f400 .scope module, "REGISTRO_B" "RegistroUniversal" 5 53, 6 3 0, S_0x5633ef57dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5633ef57f5a0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5633ef57f5e0 .param/l "Add_regs" 0 6 14, C4<1000>;
P_0x5633ef57f620 .param/l "Decr_P" 0 6 15, C4<0010>;
P_0x5633ef57f660 .param/l "Load_regs" 0 6 15, C4<0001>;
P_0x5633ef57f6a0 .param/l "Memoria" 0 6 13, C4<0000>;
P_0x5633ef57f6e0 .param/l "Shift_regs" 0 6 14, C4<0100>;
L_0x7fbc097f70a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5633ef57fd40_0 .net "Control", 3 0, L_0x7fbc097f70a8;  1 drivers
v0x5633ef57fe40_0 .net "EntradaParalela", 7 0, v0x5633ef585250_0;  alias, 1 drivers
L_0x7fbc097f70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5633ef57ff20_0 .net "InHaciaDerecha", 0 0, L_0x7fbc097f70f0;  1 drivers
L_0x7fbc097f71c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5633ef57ffc0_0 .net "ResultadoSuma", 7 0, L_0x7fbc097f71c8;  1 drivers
v0x5633ef5800a0_0 .var "Salida", 7 0;
v0x5633ef5801d0_0 .net "clk", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
v0x5633ef5802c0_0 .var "next_state", 7 0;
v0x5633ef5803a0_0 .net "rst", 0 0, o0x7fbc09840558;  alias, 0 drivers
v0x5633ef580440_0 .var "state", 7 0;
E_0x5633ef57fa60 .event edge, v0x5633ef580440_0;
S_0x5633ef57fac0 .scope generate, "genblk1" "genblk1" 6 23, 6 23 0, S_0x5633ef57f400;
 .timescale -9 -12;
E_0x5633ef57fcb0/0 .event edge, v0x5633ef57fd40_0, v0x5633ef580440_0, v0x5633ef57ffc0_0, v0x5633ef57ff20_0;
E_0x5633ef57fcb0/1 .event edge, v0x5633ef57fe40_0;
E_0x5633ef57fcb0 .event/or E_0x5633ef57fcb0/0, E_0x5633ef57fcb0/1;
S_0x5633ef580620 .scope module, "REGISTRO_P" "RegistroUniversal" 5 63, 6 3 0, S_0x5633ef57dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x5633ef5807a0 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x5633ef5807e0 .param/l "Add_regs" 0 6 14, C4<1000>;
P_0x5633ef580820 .param/l "Decr_P" 0 6 15, C4<0010>;
P_0x5633ef580860 .param/l "Load_regs" 0 6 15, C4<0001>;
P_0x5633ef5808a0 .param/l "Memoria" 0 6 13, C4<0000>;
P_0x5633ef5808e0 .param/l "Shift_regs" 0 6 14, C4<0100>;
v0x5633ef580f30_0 .net "Control", 3 0, v0x5633ef583760_0;  alias, 1 drivers
L_0x7fbc097f7180 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5633ef581010_0 .net "EntradaParalela", 3 0, L_0x7fbc097f7180;  1 drivers
L_0x7fbc097f7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5633ef5810d0_0 .net "InHaciaDerecha", 0 0, L_0x7fbc097f7138;  1 drivers
L_0x7fbc097f7210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5633ef5811a0_0 .net "ResultadoSuma", 3 0, L_0x7fbc097f7210;  1 drivers
v0x5633ef581280_0 .var "Salida", 3 0;
v0x5633ef5813b0_0 .net "clk", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
v0x5633ef581450_0 .var "next_state", 3 0;
v0x5633ef581530_0 .net "rst", 0 0, o0x7fbc09840558;  alias, 0 drivers
v0x5633ef581620_0 .var "state", 3 0;
E_0x5633ef580c60 .event edge, v0x5633ef581620_0;
S_0x5633ef580cc0 .scope generate, "genblk2" "genblk2" 6 23, 6 23 0, S_0x5633ef580620;
 .timescale -9 -12;
E_0x5633ef580eb0 .event edge, v0x5633ef57eb50_0, v0x5633ef581620_0, v0x5633ef581010_0;
S_0x5633ef581820 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 43, 6 3 0, S_0x5633ef57dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5633ef5819a0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5633ef5819e0 .param/l "Add_regs" 0 6 14, C4<1000>;
P_0x5633ef581a20 .param/l "Decr_P" 0 6 15, C4<0010>;
P_0x5633ef581a60 .param/l "Load_regs" 0 6 15, C4<0001>;
P_0x5633ef581aa0 .param/l "Memoria" 0 6 13, C4<0000>;
P_0x5633ef581ae0 .param/l "Shift_regs" 0 6 14, C4<0100>;
v0x5633ef5821f0_0 .net "Control", 3 0, v0x5633ef583760_0;  alias, 1 drivers
v0x5633ef582320_0 .net "EntradaParalela", 7 0, v0x5633ef585190_0;  alias, 1 drivers
v0x5633ef582400_0 .net "InHaciaDerecha", 0 0, L_0x5633ef585720;  1 drivers
v0x5633ef5824a0_0 .net "ResultadoSuma", 7 0, v0x5633ef582580_0;  alias, 1 drivers
v0x5633ef582580_0 .var "Salida", 7 0;
v0x5633ef582690_0 .net "clk", 0 0, v0x5633ef5850d0_0;  alias, 1 drivers
v0x5633ef582730_0 .var "next_state", 7 0;
v0x5633ef5827f0_0 .net "rst", 0 0, o0x7fbc09840558;  alias, 0 drivers
v0x5633ef582890_0 .var "state", 7 0;
E_0x5633ef581f10 .event edge, v0x5633ef582890_0;
S_0x5633ef581f70 .scope generate, "genblk1" "genblk1" 6 23, 6 23 0, S_0x5633ef581820;
 .timescale -9 -12;
E_0x5633ef582160/0 .event edge, v0x5633ef57eb50_0, v0x5633ef582890_0, v0x5633ef5824a0_0, v0x5633ef582400_0;
E_0x5633ef582160/1 .event edge, v0x5633ef582320_0;
E_0x5633ef582160 .event/or E_0x5633ef582160/0, E_0x5633ef582160/1;
S_0x5633ef582b20 .scope module, "SUMA" "Sumador" 5 31, 7 3 0, S_0x5633ef57dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x5633ef582ca0 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x5633ef582f00_0 .net "Control", 3 0, v0x5633ef583760_0;  alias, 1 drivers
v0x5633ef582fe0_0 .net "a", 7 0, v0x5633ef57eeb0_0;  alias, 1 drivers
v0x5633ef5830a0_0 .net "b", 7 0, v0x5633ef5800a0_0;  alias, 1 drivers
L_0x7fbc097f7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5633ef5831a0_0 .net "cin", 0 0, L_0x7fbc097f7018;  1 drivers
v0x5633ef583240_0 .var "cout", 0 0;
v0x5633ef583330_0 .var "sum", 7 0;
v0x5633ef583400_0 .var "sumita", 8 0;
E_0x5633ef582e70 .event edge, v0x5633ef57eeb0_0, v0x5633ef5800a0_0, v0x5633ef57eb50_0, v0x5633ef583400_0;
    .scope S_0x5633ef541420;
T_0 ;
    %wait E_0x5633ef55ffe0;
    %load/vec4 v0x5633ef57d9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5633ef556760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5633ef55b030_0;
    %assign/vec4 v0x5633ef556760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5633ef541420;
T_1 ;
    %wait E_0x5633ef538b20;
    %load/vec4 v0x5633ef556760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5633ef57db20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5633ef55ace0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5633ef57dbe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5633ef55b030_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5633ef541420;
T_2 ;
    %wait E_0x5633ef538740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef55d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef57da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef55c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef55d440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef57d8e0_0, 0, 1;
    %load/vec4 v0x5633ef556760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef55d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef57d8e0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef55c700_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef57da60_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef55d440_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef57d8e0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5633ef582b20;
T_3 ;
    %wait E_0x5633ef582e70;
    %load/vec4 v0x5633ef582fe0_0;
    %pad/u 9;
    %load/vec4 v0x5633ef5830a0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x5633ef583400_0, 0, 9;
    %load/vec4 v0x5633ef582f00_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5633ef583400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5633ef583330_0, 0, 8;
    %load/vec4 v0x5633ef583400_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5633ef583240_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x5633ef582f00_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5633ef583330_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef583240_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5633ef57e8d0;
T_4 ;
    %wait E_0x5633ef57eac0;
    %load/vec4 v0x5633ef57eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x5633ef57f200_0;
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5633ef57f200_0;
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5633ef57edd0_0;
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5633ef57ed30_0;
    %load/vec4 v0x5633ef57f200_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5633ef57f200_0;
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5633ef57ec50_0;
    %store/vec4 v0x5633ef57f080_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5633ef57e210;
T_5 ;
    %wait E_0x5633ef55ffe0;
    %load/vec4 v0x5633ef57f140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5633ef57f200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5633ef57f080_0;
    %assign/vec4 v0x5633ef57f200_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5633ef57e210;
T_6 ;
    %wait E_0x5633ef57e870;
    %load/vec4 v0x5633ef57f200_0;
    %store/vec4 v0x5633ef57eeb0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5633ef581f70;
T_7 ;
    %wait E_0x5633ef582160;
    %load/vec4 v0x5633ef5821f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x5633ef582890_0;
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5633ef582890_0;
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5633ef5824a0_0;
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5633ef582400_0;
    %load/vec4 v0x5633ef582890_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5633ef582890_0;
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5633ef582320_0;
    %store/vec4 v0x5633ef582730_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5633ef581820;
T_8 ;
    %wait E_0x5633ef55ffe0;
    %load/vec4 v0x5633ef5827f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5633ef582890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5633ef582730_0;
    %assign/vec4 v0x5633ef582890_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5633ef581820;
T_9 ;
    %wait E_0x5633ef581f10;
    %load/vec4 v0x5633ef582890_0;
    %store/vec4 v0x5633ef582580_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5633ef57fac0;
T_10 ;
    %wait E_0x5633ef57fcb0;
    %load/vec4 v0x5633ef57fd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x5633ef580440_0;
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x5633ef580440_0;
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x5633ef57ffc0_0;
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5633ef57ff20_0;
    %load/vec4 v0x5633ef580440_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5633ef580440_0;
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x5633ef57fe40_0;
    %store/vec4 v0x5633ef5802c0_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5633ef57f400;
T_11 ;
    %wait E_0x5633ef55ffe0;
    %load/vec4 v0x5633ef5803a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5633ef580440_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5633ef5802c0_0;
    %assign/vec4 v0x5633ef580440_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5633ef57f400;
T_12 ;
    %wait E_0x5633ef57fa60;
    %load/vec4 v0x5633ef580440_0;
    %store/vec4 v0x5633ef5800a0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5633ef580cc0;
T_13 ;
    %wait E_0x5633ef580eb0;
    %load/vec4 v0x5633ef580f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x5633ef581620_0;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x5633ef581620_0;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x5633ef581620_0;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x5633ef581620_0;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x5633ef581620_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x5633ef581010_0;
    %store/vec4 v0x5633ef581450_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5633ef580620;
T_14 ;
    %wait E_0x5633ef55ffe0;
    %load/vec4 v0x5633ef581530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5633ef581620_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5633ef581450_0;
    %assign/vec4 v0x5633ef581620_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5633ef580620;
T_15 ;
    %wait E_0x5633ef580c60;
    %load/vec4 v0x5633ef581620_0;
    %store/vec4 v0x5633ef581280_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5633ef57dde0;
T_16 ;
    %wait E_0x5633ef57e1a0;
    %load/vec4 v0x5633ef5835a0_0;
    %load/vec4 v0x5633ef5840e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5633ef583830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5633ef583900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5633ef583760_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5633ef57dde0;
T_17 ;
    %wait E_0x5633ef57e140;
    %load/vec4 v0x5633ef583760_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %delay 100, 0;
    %load/vec4 v0x5633ef584180_0;
    %load/vec4 v0x5633ef583b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5633ef583d60_0;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v0x5633ef583f60_0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5633ef57dde0;
T_18 ;
    %wait E_0x5633ef560530;
    %load/vec4 v0x5633ef583d60_0;
    %parti/s 1, 0, 2;
    %cassign/vec4 v0x5633ef584040_0;
    %load/vec4 v0x5633ef583690_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef584270_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef584270_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5633ef55cf50;
T_19 ;
    %vpi_call 2 23 "$dumpfile", "M_KCA.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5633ef55cf50 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5633ef55cf50;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef5850d0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5633ef55cf50;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x5633ef5850d0_0;
    %inv;
    %store/vec4 v0x5633ef5850d0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5633ef55cf50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef585540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef585630_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x5633ef585190_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x5633ef585250_0, 0, 8;
    %wait E_0x5633ef538530;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef585540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633ef585630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633ef585630_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_M_KCA.v";
    "M_KCA.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
