<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/imx/include/arm/freescale/imx/imx_gpcreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_e3e94276600aa907aa9c29a63500025b.html">imx</a></li><li class="navelem"><a class="el" href="dir_8566e591148ffc479850c13ab96c8aad.html">include</a></li><li class="navelem"><a class="el" href="dir_135144984739bd29919770562600d480.html">arm</a></li><li class="navelem"><a class="el" href="dir_8885f0ce1dfd283bccee943a053014b4.html">freescale</a></li><li class="navelem"><a class="el" href="dir_b8d6ee342c406c6eab29c3ffe68691b6.html">imx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">imx_gpcreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017 embedded brains GmbH.  All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  embedded brains GmbH</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Dornierstr. 4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  82178 Puchheim</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  Germany</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  &lt;info@embedded-brains.de&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef IMX_GPCREG_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define IMX_GPCREG_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="include_2bsp_2utility_8h.html">bsp/utility.h</a>&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structimx__gpc.html">   20</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    uint32_t lpcr_a7_bsc;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    uint32_t lpcr_a7_ad;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    uint32_t lpcr_m4;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    uint32_t reserved_0c[2];</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    uint32_t slpcr;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    uint32_t reserved_18[2];</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    uint32_t mlpcr;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    uint32_t pgc_ack_sel_a7;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    uint32_t pgc_ack_sel_m4;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    uint32_t misc;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    uint32_t imr1_core0_a7;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    uint32_t imr2_core0_a7;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    uint32_t imr3_core0_a7;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    uint32_t imr4_core0_a7;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    uint32_t imr1_core1_a7;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    uint32_t imr2_core1_a7;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    uint32_t imr3_core1_a7;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    uint32_t imr4_core1_a7;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    uint32_t imr1_m4;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    uint32_t imr2_m4;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    uint32_t imr3_m4;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    uint32_t imr4_m4;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    uint32_t reserved_60[4];</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    uint32_t isr1_a7;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    uint32_t isr2_a7;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    uint32_t isr3_a7;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    uint32_t isr4_a7;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    uint32_t isr1_m4;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    uint32_t isr2_m4;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    uint32_t isr3_m4;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    uint32_t isr4_m4;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    uint32_t reserved_90[8];</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    uint32_t slt0_cfg;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    uint32_t slt1_cfg;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    uint32_t slt2_cfg;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    uint32_t slt3_cfg;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    uint32_t slt4_cfg;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    uint32_t slt5_cfg;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    uint32_t slt6_cfg;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint32_t slt7_cfg;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint32_t slt8_cfg;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint32_t slt9_cfg;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint32_t reserved_d8[5];</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint32_t pgc_cpu_mapping;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define IMX_GPC_CPU_PGC_SCU_A7 BSP_BIT32(2)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define IMX_GPC_CPU_PGC_CORE1_A7 BSP_BIT32(1)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define IMX_GPC_CPU_PGC_CORE0_A7 BSP_BIT32(0)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define IMX_GPC_PU_PGC_USB_HSIC_PHY BSP_BIT32(4)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define IMX_GPC_PU_PGC_USB_OTG2_PHY BSP_BIT32(3)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define IMX_GPC_PU_PGC_USB_OTG1_PHY BSP_BIT32(2)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define IMX_GPC_PU_PGC_PCIE_PHY BSP_BIT32(1)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define IMX_GPC_PU_PGC_MIPI_PHY BSP_BIT32(0)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint32_t cpu_pgc_sw_pup_req;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t reserved_f4;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    uint32_t pu_pgc_sw_pup_req;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32_t cpu_pgc_sw_pdn_req;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    uint32_t reserved_100;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    uint32_t pu_pgc_sw_pdn_req;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    uint32_t reserved_108[10];</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    uint32_t cpu_pgc_pup_status1;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    uint32_t a7_mix_pgc_pup_status0;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    uint32_t a7_mix_pgc_pup_status1;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    uint32_t a7_mix_pgc_pup_status2;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    uint32_t m4_mix_pgc_pup_status0;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    uint32_t m4_mix_pgc_pup_status1;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    uint32_t m4_mix_pgc_pup_status2;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    uint32_t a7_pu_pgc_pup_status0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    uint32_t a7_pu_pgc_pup_status1;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    uint32_t a7_pu_pgc_pup_status2;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    uint32_t m4_pu_pgc_pup_status0;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint32_t m4_pu_pgc_pup_status1;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    uint32_t m4_pu_pgc_pup_status2;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    uint32_t reserved_164[3];</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint32_t cpu_pgc_pdn_status1;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    uint32_t reserved_174[6];</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    uint32_t a7_pu_pgc_pdn_status0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint32_t a7_pu_pgc_pdn_status1;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    uint32_t a7_pu_pgc_pdn_status2;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32_t m4_pu_pgc_pdn_status0;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint32_t m4_pu_pgc_pdn_status1;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    uint32_t m4_pu_pgc_pdn_status2;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    uint32_t reserved_1a4[3];</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint32_t a7_mix_pdn_flg;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    uint32_t a7_pu_pdn_flg;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint32_t m4_mix_pdn_flg;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint32_t m4_pu_pdn_flg;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_MEMPWR_TCD1_TDR_TRM(val) BSP_FLD32(val, 24, 29)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_MEMPWR_TCD1_TDR_TRM_GET(reg) BSP_FLD32GET(reg, 24, 29)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_MEMPWR_TCD1_TDR_TRM_SET(reg, val) BSP_FLD32SET(reg, val, 24, 29)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RETN_TCD1_TDR(val) BSP_FLD32(val, 16, 21)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RETN_TCD1_TDR_GET(reg) BSP_FLD32GET(reg, 16, 21)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RETN_TCD1_TDR_SET(reg, val) BSP_FLD32SET(reg, val, 16, 21)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_DFTRAM_TCD1(val) BSP_FLD32(val, 8, 13)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_DFTRAM_TCD1_GET(reg) BSP_FLD32GET(reg, 8, 13)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_DFTRAM_TCD1_SET(reg, val) BSP_FLD32SET(reg, val, 8, 13)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RSTDIS(val) BSP_FLD32(val, 1, 6)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RSTDIS_GET(reg) BSP_FLD32GET(reg, 1, 6)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_L2RSTDIS_SET(reg, val) BSP_FLD32SET(reg, val, 1, 6)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define IMX_GPC_PGC_CTRL_PCR BSP_BIT32(0)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    uint32_t reserved_1c0[400];</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    uint32_t pgc_a7core0_ctrl;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    uint32_t pgc_a7core0_pupscr;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    uint32_t pgc_a7core0_pdnscr;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint32_t pgc_a7core0_sr;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    uint32_t reserved_810[12];</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    uint32_t pgc_a7core1_ctrl;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint32_t pgc_a7core1_pupscr;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint32_t pgc_a7core1_pdnscr;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint32_t pgc_a7core1_sr;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    uint32_t reserved_850[12];</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    uint32_t pgc_a7scu_ctrl;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint32_t pgc_a7scu_pupscr;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    uint32_t pgc_a7scu_pdnscr;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    uint32_t pgc_a7scu_sr;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    uint32_t pgc_scu_auxsw;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    uint32_t reserved_894[11];</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    uint32_t pgc_mix_ctrl;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    uint32_t pgc_mix_pupscr;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    uint32_t pgc_mix_pdnscr;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    uint32_t pgc_mix_sr;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    uint32_t reserved_8d0[12];</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    uint32_t pgc_mipi_ctrl;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    uint32_t pgc_mipi_pupscr;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    uint32_t pgc_mipi_pdnscr;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint32_t pgc_mipi_sr;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    uint32_t reserved_910[12];</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    uint32_t pgc_pcie_ctrl;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    uint32_t pgc_pcie_pupscr;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    uint32_t pgc_pcie_pdnscr;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    uint32_t pgc_pcie_sr;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    uint32_t reserved_950[176];</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    uint32_t pgc_mipi_auxsw;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    uint32_t reserved_c14[15];</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    uint32_t pgc_pcie_auxsw;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    uint32_t reserved_c54[43];</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    uint32_t pgc_hsic_ctrl;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    uint32_t pgc_hsic_pupscr;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    uint32_t pgc_hsic_pdnscr;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    uint32_t pgc_hsic_sr;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;} <a class="code" href="structimx__gpc.html">imx_gpc</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* IMX_GPCREG_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structimx__gpc_html"><div class="ttname"><a href="structimx__gpc.html">imx_gpc</a></div><div class="ttdef"><b>Definition:</b> imx_gpcreg.h:20</div></div>
<div class="ttc" id="include_2bsp_2utility_8h_html"><div class="ttname"><a href="include_2bsp_2utility_8h.html">utility.h</a></div><div class="ttdoc">Utility macros.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
