Fitter report for de0Board
Thu Mar  2 19:08:55 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component|altsyncram_2rr3:auto_generated|ALTSYNCRAM
 27. |de0Board|rom10x32:instMemI|altsyncram:altsyncram_component|altsyncram_pqs3:auto_generated|ALTSYNCRAM
 28. |de0Board|cDisp14x6:dispI|charROM:romI|altsyncram:altsyncram_component|altsyncram_m9t3:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Fitter Summary                                                                          ;
+------------------------------------+----------------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar  2 19:08:55 2023              ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                      ; de0Board                                           ;
; Top-level Entity Name              ; de0Board                                           ;
; Family                             ; Cyclone IV E                                       ;
; Device                             ; EP4CE22F17C6                                       ;
; Timing Models                      ; Final                                              ;
; Total logic elements               ; 3,025 / 22,320 ( 14 % )                            ;
;     Total combinational functions  ; 2,878 / 22,320 ( 13 % )                            ;
;     Dedicated logic registers      ; 1,526 / 22,320 ( 7 % )                             ;
; Total registers                    ; 1526                                               ;
; Total pins                         ; 33 / 154 ( 21 % )                                  ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 46,176 / 608,256 ( 8 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                    ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                     ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processor 3            ;   2.7%      ;
;     Processor 4            ;   2.6%      ;
;     Processor 5            ;   2.5%      ;
;     Processor 6            ;   2.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; Location     ;                ;              ; adcSAddr     ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; adcSClk      ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; adcSData     ; PIN_A9        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[0]  ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[10] ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[11] ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[12] ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[1]  ; PIN_N5        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[2]  ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[3]  ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[4]  ; PIN_P8        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[5]  ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[6]  ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[7]  ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[8]  ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; dramAddr[9]  ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; dramBa[0]    ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; dramBa[1]    ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; dramCasN     ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; dramCke      ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; dramClk      ; PIN_R4        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[0]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[10]   ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[11]   ; PIN_R3        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[12]   ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[13]   ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[14]   ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[15]   ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[1]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[2]    ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[3]    ; PIN_K5        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[4]    ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[5]    ; PIN_J2        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[6]    ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[7]    ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[8]    ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; dramDq[9]    ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; dramDqm[0]   ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; dramDqm[1]   ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; dramRasN     ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; dramWeN      ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; epcsAsd      ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; epcsDClk     ; PIN_H1        ; QSF Assignment ;
; Location     ;                ;              ; epcsData     ; PIN_H2        ; QSF Assignment ;
; Location     ;                ;              ; gSensorInt   ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; gpio0In[0]   ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0In[1]   ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[0]     ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[10]    ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[11]    ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[12]    ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[13]    ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[14]    ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[15]    ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[16]    ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[17]    ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[18]    ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[19]    ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[1]     ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[20]    ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[21]    ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[22]    ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[23]    ; PIN_E9        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[24]    ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[25]    ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[26]    ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[27]    ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[28]    ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[29]    ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[2]     ; PIN_A2        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[30]    ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[31]    ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[32]    ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[33]    ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; gpio0[3]     ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[4]     ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[5]     ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[6]     ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[7]     ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[8]     ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; gpio0[9]     ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; gpio1In[0]   ; PIN_T9        ; QSF Assignment ;
; Location     ;                ;              ; gpio1In[1]   ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; gpio1[10]    ; PIN_P11       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[11]    ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[12]    ; PIN_N12       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[13]    ; PIN_P9        ; QSF Assignment ;
; Location     ;                ;              ; gpio1[14]    ; PIN_N9        ; QSF Assignment ;
; Location     ;                ;              ; gpio1[15]    ; PIN_N11       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[18]    ; PIN_R16       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[21]    ; PIN_P16       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[22]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[23]    ; PIN_N16       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[32]    ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[33]    ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[6]     ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[7]     ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[8]     ; PIN_T10       ; QSF Assignment ;
; Location     ;                ;              ; gpio1[9]     ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; gpio2In[0]   ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; gpio2In[1]   ; PIN_E16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2In[2]   ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[0]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[10]    ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[11]    ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[12]    ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[1]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[2]     ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[3]     ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[4]     ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[5]     ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[6]     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[7]     ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[8]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; gpio2[9]     ; PIN_F16       ; QSF Assignment ;
; Location     ;                ;              ; i2cSClk      ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; i2cSDat      ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; switch[0]    ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; switch[1]    ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; switch[2]    ; PIN_B9        ; QSF Assignment ;
; Location     ;                ;              ; switch[3]    ; PIN_M15       ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; adcSAddr     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; adcSClk      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; adcSData     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramAddr[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramBa[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramBa[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramCasN     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramCke      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramClk      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDq[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDqm[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramDqm[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramRasN     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; dramWeN      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; epcsAsd      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; epcsDClk     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; epcsData     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gSensorInt   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0In[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0In[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio0[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1In[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1In[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio1[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2In[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2In[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2In[2]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; gpio2[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; i2cSClk      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; i2cSDat      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; switch[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; switch[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; switch[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; de0Board       ;              ; switch[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4611 ) ; 0.00 % ( 0 / 4611 )        ; 0.00 % ( 0 / 4611 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4611 ) ; 0.00 % ( 0 / 4611 )        ; 0.00 % ( 0 / 4611 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4608 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 3 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /homeL/0junge/Mikrorechner/DemonCore/FPGA/qOutput/de0Board.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,025 / 22,320 ( 14 % )   ;
;     -- Combinational with no register       ; 1499                      ;
;     -- Register only                        ; 147                       ;
;     -- Combinational with a register        ; 1379                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2029                      ;
;     -- 3 input functions                    ; 685                       ;
;     -- <=2 input functions                  ; 164                       ;
;     -- Register only                        ; 147                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2540                      ;
;     -- arithmetic mode                      ; 338                       ;
;                                             ;                           ;
; Total registers*                            ; 1,526 / 23,018 ( 7 % )    ;
;     -- Dedicated logic registers            ; 1,526 / 22,320 ( 7 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 257 / 1,395 ( 18 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 33 / 154 ( 21 % )         ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 8 / 66 ( 12 % )           ;
; Total block memory bits                     ; 46,176 / 608,256 ( 8 % )  ;
; Total block memory implementation bits      ; 73,728 / 608,256 ( 12 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7.3% / 7.0% / 7.6%        ;
; Peak interconnect usage (total/H/V)         ; 48.0% / 45.0% / 52.4%     ;
; Maximum fan-out                             ; 1504                      ;
; Highest non-global fan-out                  ; 256                       ;
; Total fan-out                               ; 16824                     ;
; Average fan-out                             ; 3.66                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 3025 / 22320 ( 14 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1499                  ; 0                              ;
;     -- Register only                        ; 147                   ; 0                              ;
;     -- Combinational with a register        ; 1379                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2029                  ; 0                              ;
;     -- 3 input functions                    ; 685                   ; 0                              ;
;     -- <=2 input functions                  ; 164                   ; 0                              ;
;     -- Register only                        ; 147                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2540                  ; 0                              ;
;     -- arithmetic mode                      ; 338                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1526                  ; 0                              ;
;     -- Dedicated logic registers            ; 1526 / 22320 ( 7 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 257 / 1395 ( 18 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 33                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 46176                 ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 8 / 66 ( 12 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 115                   ; 1                              ;
;     -- Registered Input Connections         ; 107                   ; 0                              ;
;     -- Output Connections                   ; 1                     ; 115                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 16825                 ; 119                            ;
;     -- Registered Connections               ; 8164                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 116                            ;
;     -- hard_block:auto_generated_inst       ; 116                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 15                    ; 1                              ;
;     -- Output Ports                         ; 18                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; butBk[1] ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butBk[2] ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butRd[1] ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butRd[2] ; P15   ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[1] ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[2] ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[3] ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[4] ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[5] ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[6] ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[7] ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; butWh[8] ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clk50    ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; key[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; key[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; adcCsN    ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bgLed     ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dramCsN   ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; epcsCsN   ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gSensorCs ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]    ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]    ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]    ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3]    ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[4]    ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[5]    ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[6]    ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[7]    ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_ceN     ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_clk     ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_dNc     ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_din     ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_rstN    ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO ; epcsCsN          ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                 ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG                     ; -                 ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                 ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE          ; Use as regular IO ; butWh[7]         ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO ; key[0]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                 ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                 ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                 ; -                ; Dedicated Programming Pin ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO ; led[0]           ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5          ; Use as regular IO ; adcCsN           ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 14 ( 43 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ;
; 3        ; 2 / 25 ( 8 % )   ; 3.3V          ; --           ;
; 4        ; 7 / 20 ( 35 % )  ; 3.3V          ; --           ;
; 5        ; 11 / 18 ( 61 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 3.3V          ; --           ;
; 7        ; 5 / 24 ( 21 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; adcCsN                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; led[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; led[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; led[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; led[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; led[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; led[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; epcsCsN                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; key[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; led[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; s_ceN                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; gSensorCs                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; key[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; butWh[7]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; butWh[8]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; butBk[2]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; led[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; butWh[6]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; butWh[3]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; butRd[1]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; butBk[1]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; butWh[5]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; butWh[4]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; butWh[1]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; dramCsN                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; butWh[2]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; butRd[2]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk50                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; s_clk                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; bgLed                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; s_din                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; s_dNc                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; s_rstN                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------+
; SDC pin name                  ; pllI|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                ;
; Compensate clock              ; clock0                                                                ;
; Compensated input/output pins ; --                                                                    ;
; Switchover type               ; --                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                              ;
; Input frequency 1             ; --                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                              ;
; Nominal VCO frequency         ; 600.0 MHz                                                             ;
; VCO post scale K counter      ; 2                                                                     ;
; VCO frequency control         ; Auto                                                                  ;
; VCO phase shift step          ; 208 ps                                                                ;
; VCO multiply                  ; --                                                                    ;
; VCO divide                    ; --                                                                    ;
; Freq min lock                 ; 25.0 MHz                                                              ;
; Freq max lock                 ; 54.18 MHz                                                             ;
; M VCO Tap                     ; 0                                                                     ;
; M Initial                     ; 1                                                                     ;
; M value                       ; 12                                                                    ;
; N value                       ; 1                                                                     ;
; Charge pump current           ; setting 1                                                             ;
; Loop filter resistance        ; setting 27                                                            ;
; Loop filter capacitance       ; setting 0                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                    ;
; Bandwidth type                ; Medium                                                                ;
; Real time reconfigurable      ; Off                                                                   ;
; Scan chain MIF file           ; --                                                                    ;
; Preserve PLL counter order    ; Off                                                                   ;
; PLL location                  ; PLL_4                                                                 ;
; Inclk0 signal                 ; clk50                                                                 ;
; Inclk1 signal                 ; --                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                         ;
; Inclk1 signal type            ; --                                                                    ;
+-------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-----------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 25  ; 2.0 MHz          ; 0 (0 ps)        ; 0.15 (208 ps)    ; 50/50      ; C0      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; pllI|altpll_component|auto_generated|pll1|clk[0] ;
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 25  ; 2.0 MHz          ; 180 (250000 ps) ; 0.15 (208 ps)    ; 50/50      ; C1      ; 300           ; 150/150 Even ; --            ; 151     ; 0       ; pllI|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; led[0]    ; Missing drive strength ;
; led[1]    ; Missing drive strength ;
; led[2]    ; Missing drive strength ;
; led[3]    ; Missing drive strength ;
; led[4]    ; Missing drive strength ;
; led[5]    ; Missing drive strength ;
; led[6]    ; Missing drive strength ;
; led[7]    ; Missing drive strength ;
; dramCsN   ; Missing drive strength ;
; epcsCsN   ; Missing drive strength ;
; gSensorCs ; Missing drive strength ;
; adcCsN    ; Missing drive strength ;
; s_ceN     ; Missing drive strength ;
; s_rstN    ; Missing drive strength ;
; s_dNc     ; Missing drive strength ;
; s_din     ; Missing drive strength ;
; s_clk     ; Missing drive strength ;
; bgLed     ; Missing drive strength ;
+-----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                        ; Entity Name          ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |de0Board                                              ; 3025 (147)  ; 1526 (47)                 ; 0 (0)         ; 46176       ; 8    ; 0            ; 0       ; 0         ; 33   ; 0            ; 1499 (100)   ; 147 (2)           ; 1379 (44)        ; |de0Board                                                                                                                                  ; de0Board             ; work         ;
;    |cDisp14x6:dispI|                                   ; 167 (167)   ; 60 (60)                   ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (106)    ; 14 (14)           ; 47 (47)          ; |de0Board|cDisp14x6:dispI                                                                                                                  ; cDisp14x6            ; work         ;
;       |charROM:romI|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|cDisp14x6:dispI|charROM:romI                                                                                                     ; charROM              ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|cDisp14x6:dispI|charROM:romI|altsyncram:altsyncram_component                                                                     ; altsyncram           ; work         ;
;             |altsyncram_m9t3:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|cDisp14x6:dispI|charROM:romI|altsyncram:altsyncram_component|altsyncram_m9t3:auto_generated                                      ; altsyncram_m9t3      ; work         ;
;    |pipeline:procI|                                    ; 2712 (32)   ; 1419 (32)                 ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1293 (0)     ; 131 (2)           ; 1288 (30)        ; |de0Board|pipeline:procI                                                                                                                   ; pipeline             ; work         ;
;       |pipe_decoder:pipe_decoder_inst|                 ; 127 (127)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 12 (12)           ; 68 (68)          ; |de0Board|pipeline:procI|pipe_decoder:pipe_decoder_inst                                                                                    ; pipe_decoder         ; work         ;
;       |pipe_execute:pipe_execute_inst|                 ; 1041 (633)  ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 917 (523)    ; 37 (37)           ; 87 (73)          ; |de0Board|pipeline:procI|pipe_execute:pipe_execute_inst                                                                                    ; pipe_execute         ; work         ;
;          |alu:alu_inst|                                ; 408 (408)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 394 (394)    ; 0 (0)             ; 14 (14)          ; |de0Board|pipeline:procI|pipe_execute:pipe_execute_inst|alu:alu_inst                                                                       ; alu                  ; work         ;
;       |pipe_fetch:pipe_fetch_inst|                     ; 42 (32)     ; 38 (32)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 10 (9)            ; 28 (23)          ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst                                                                                        ; pipe_fetch           ; work         ;
;          |altshift_taps:f_out_pc_rtl_0|                ; 10 (0)      ; 6 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 5 (0)            ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0                                                           ; altshift_taps        ; work         ;
;             |shift_taps_ckm:auto_generated|            ; 10 (3)      ; 6 (3)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 5 (1)            ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated                             ; shift_taps_ckm       ; work         ;
;                |altsyncram_t861:altsyncram4|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4 ; altsyncram_t861      ; work         ;
;                |cntr_6pf:cntr1|                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf             ; work         ;
;                |cntr_p8h:cntr5|                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0Board|pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h             ; work         ;
;       |pipe_memory:pipe_memory_inst|                   ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 34 (34)          ; |de0Board|pipeline:procI|pipe_memory:pipe_memory_inst                                                                                      ; pipe_memory          ; work         ;
;       |pipe_register_select:pipe_register_select_inst| ; 1440 (1440) ; 1110 (1110)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 325 (325)    ; 32 (32)           ; 1083 (1083)      ; |de0Board|pipeline:procI|pipe_register_select:pipe_register_select_inst                                                                    ; pipe_register_select ; work         ;
;       |pipe_write_back:pipe_write_back_inst|           ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 5 (5)            ; |de0Board|pipeline:procI|pipe_write_back:pipe_write_back_inst                                                                              ; pipe_write_back      ; work         ;
;    |pllClk:pllI|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|pllClk:pllI                                                                                                                      ; pllClk               ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|pllClk:pllI|altpll:altpll_component                                                                                              ; altpll               ; work         ;
;          |pllClk_altpll:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated                                                                 ; pllClk_altpll        ; work         ;
;    |ram10x32:dataMemI|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|ram10x32:dataMemI                                                                                                                ; ram10x32             ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component                                                                                ; altsyncram           ; work         ;
;          |altsyncram_2rr3:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component|altsyncram_2rr3:auto_generated                                                 ; altsyncram_2rr3      ; work         ;
;    |rom10x32:instMemI|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|rom10x32:instMemI                                                                                                                ; rom10x32             ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|rom10x32:instMemI|altsyncram:altsyncram_component                                                                                ; altsyncram           ; work         ;
;          |altsyncram_pqs3:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0Board|rom10x32:instMemI|altsyncram:altsyncram_component|altsyncram_pqs3:auto_generated                                                 ; altsyncram_pqs3      ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; key[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dramCsN   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; epcsCsN   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gSensorCs ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adcCsN    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; butWh[8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butWh[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butBk[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butBk[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butRd[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; butRd[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; s_ceN     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_rstN    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_dNc     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_din     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bgLed     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk50     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; key[1]              ;                   ;         ;
; butWh[8]            ;                   ;         ;
; butWh[7]            ;                   ;         ;
; butWh[6]            ;                   ;         ;
; butWh[5]            ;                   ;         ;
; butWh[4]            ;                   ;         ;
; butWh[3]            ;                   ;         ;
; butWh[2]            ;                   ;         ;
; butWh[1]            ;                   ;         ;
; butBk[2]            ;                   ;         ;
; butBk[1]            ;                   ;         ;
; butRd[2]            ;                   ;         ;
; butRd[1]            ;                   ;         ;
; clk50               ;                   ;         ;
; key[0]              ;                   ;         ;
;      - rstN~feeder  ; 0                 ; 0       ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; cDisp14x6:dispI|charBit[11]~13                                                                                                           ; LCCOMB_X37_Y16_N30 ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; cDisp14x6:dispI|charReg[24]~15                                                                                                           ; LCCOMB_X37_Y15_N18 ; 49      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; cDisp14x6:dispI|charReg[24]~16                                                                                                           ; LCCOMB_X37_Y16_N0  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cDisp14x6:dispI|charReg[47]~13                                                                                                           ; LCCOMB_X37_Y16_N18 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; char[1]~2                                                                                                                                ; LCCOMB_X29_Y17_N4  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                                                    ; PIN_R8             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; cmd.dispClear~4                                                                                                                          ; LCCOMB_X30_Y17_N26 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dispP~0                                                                                                                                  ; LCCOMB_X30_Y17_N8  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|Mux19~2                                                                                    ; LCCOMB_X19_Y17_N18 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|Mux21~0                                                                                    ; LCCOMB_X18_Y15_N4  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_out_immediate[17]~12                                                                     ; LCCOMB_X18_Y15_N22 ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_out_main_func[2]~1                                                                       ; LCCOMB_X20_Y17_N20 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_out_register_read                                                                        ; FF_X20_Y17_N25     ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_reg_addr_1[0]~3                                                                          ; LCCOMB_X20_Y17_N30 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_reg_addr_2[0]~1                                                                          ; LCCOMB_X19_Y17_N10 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_decoder:pipe_decoder_inst|d_reg_addr_dest[3]~1                                                                       ; LCCOMB_X19_Y17_N22 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|Mux101~0                                                                                   ; LCCOMB_X16_Y11_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_computed_pc[6]~33                                                                    ; LCCOMB_X24_Y13_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_result[14]~50                                                                        ; LCCOMB_X24_Y14_N16 ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_result[2]~38                                                                         ; LCCOMB_X24_Y14_N18 ; 27      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_write_pc_enable                                                                      ; FF_X24_Y13_N31     ; 33      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_write_reg_enable~1                                                                   ; LCCOMB_X24_Y13_N20 ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_execute:pipe_execute_inst|e_out_write_reg_enable~2                                                                   ; LCCOMB_X24_Y9_N6   ; 30      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_comb_bita0~0 ; LCCOMB_X23_Y8_N16  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|dffe6                               ; FF_X23_Y8_N17      ; 1       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_fetch:pipe_fetch_inst|f_out_instruction[1]                                                                           ; FF_X19_Y15_N3      ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_fetch:pipe_fetch_inst|f_out_instruction[3]                                                                           ; FF_X21_Y17_N31     ; 31      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_memory:pipe_memory_inst|m_out_memory_not_write_enable                                                                ; FF_X20_Y16_N27     ; 4       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~30                                                                ; LCCOMB_X23_Y23_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~32                                                                ; LCCOMB_X21_Y22_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~33                                                                ; LCCOMB_X23_Y23_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~35                                                                ; LCCOMB_X23_Y23_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~38                                                                ; LCCOMB_X25_Y22_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~41                                                                ; LCCOMB_X25_Y22_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~42                                                                ; LCCOMB_X25_Y22_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~44                                                                ; LCCOMB_X23_Y23_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~45                                                                ; LCCOMB_X25_Y22_N14 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~46                                                                ; LCCOMB_X23_Y23_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~47                                                                ; LCCOMB_X23_Y23_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~50                                                                ; LCCOMB_X25_Y22_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~51                                                                ; LCCOMB_X25_Y22_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~52                                                                ; LCCOMB_X23_Y23_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~53                                                                ; LCCOMB_X23_Y23_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~54                                                                ; LCCOMB_X23_Y23_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~55                                                                ; LCCOMB_X23_Y23_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~56                                                                ; LCCOMB_X25_Y25_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~57                                                                ; LCCOMB_X25_Y22_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~58                                                                ; LCCOMB_X25_Y25_N6  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~59                                                                ; LCCOMB_X25_Y22_N6  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~60                                                                ; LCCOMB_X25_Y25_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~61                                                                ; LCCOMB_X25_Y25_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~62                                                                ; LCCOMB_X25_Y25_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~63                                                                ; LCCOMB_X25_Y25_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~64                                                                ; LCCOMB_X25_Y25_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~65                                                                ; LCCOMB_X25_Y25_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~66                                                                ; LCCOMB_X25_Y25_N28 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~67                                                                ; LCCOMB_X25_Y25_N14 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~68                                                                ; LCCOMB_X25_Y25_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|Decoder0~69                                                                ; LCCOMB_X25_Y25_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|r_out_exec_func[1]                                                         ; FF_X18_Y17_N17     ; 78      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pipeline:procI|pipe_register_select:pipe_register_select_inst|r_out_exec_func[2]                                                         ; FF_X16_Y11_N1      ; 44      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[0]                                                        ; PLL_4              ; 49      ; Clock                     ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[1]                                                        ; PLL_4              ; 66      ; Clock                     ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; rstN                                                                                                                                     ; FF_X52_Y14_N25     ; 1504    ; Async. clear              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; rstN                                                                                                                                     ; FF_X52_Y14_N25     ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; slowClk                                                                                                                                  ; FF_X1_Y16_N5       ; 1420    ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4          ; 49      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4          ; 66      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; rstN                                                                              ; FF_X52_Y14_N25 ; 1504    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; slowClk                                                                           ; FF_X1_Y16_N5   ; 1420    ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                        ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; cDisp14x6:dispI|charROM:romI|altsyncram:altsyncram_component|altsyncram_m9t3:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; Single Clock ; 128          ; 40           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120  ; 128                         ; 40                          ; --                          ; --                          ; 5120                ; 2    ; ./cDisplay/rom/char5x8.mif ; M9K_X33_Y13_N0, M9K_X33_Y16_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 1    ; None                       ; M9K_X22_Y8_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ram10x32:dataMemI|altsyncram:altsyncram_component|altsyncram_2rr3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; ./memory/ram10x32.mif      ; M9K_X22_Y15_N0, M9K_X22_Y13_N0, M9K_X22_Y14_N0, M9K_X22_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rom10x32:instMemI|altsyncram:altsyncram_component|altsyncram_pqs3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; ./memory/rom10x32.mif      ; M9K_X22_Y17_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component|altsyncram_2rr3:auto_generated|ALTSYNCRAM                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000011111111) (377) (255) (FF)   ;(00000000000000001010111111111110) (127776) (45054) (AFFE)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0Board|rom10x32:instMemI|altsyncram:altsyncram_component|altsyncram_pqs3:auto_generated|ALTSYNCRAM                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000001100110111) (1467) (823) (337)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000011000110000001100010011) (30601423) (6488851) (630313)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;8;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000110010001100000011) (621403) (205571) (32303)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000001010110111) (1267) (695) (2B7)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;16;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000010100101000001010010011) (24501223) (5407379) (528293)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000101010001010000011) (521203) (172675) (2A283)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;24;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0Board|cDisp14x6:dispI|charROM:romI|altsyncram:altsyncram_component|altsyncram_m9t3:auto_generated|ALTSYNCRAM                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000010111110000000000000000) (27600000) (6225920) (5F0000)   ;(0000000000000111000000000000011100000000) (700003400) (117442304) (7000700)   ;(0001010001111111000101000111111100010100) (1262626480) (2132049684) (7F147F14)   ;(0010010000101010011111110010101000010010) (942657726) (712976914) (2A7F2A12)   ;(0010001100010011000010000110010001100010) (966735308) (-1828166558) (-6-12-15-7-9-11-9-14)   ;(0011011001001001010101010010001001010000) (-1022262528) (1230316112) (49552250)   ;(0000000000000000000001110000000000000000) (1600000) (458752) (70000)   ;
;8;(0000000000011100001000100100000100000000) (-884526896) (472006912) (1C224100)    ;(0000000001000001001000100001110000000000) (-2037067648) (1092754432) (41221C00)   ;(0000101000000100000111110000010000001010) (407602012) (69141514) (41F040A)   ;(0000100000001000001111100000100000001000) (-317922826) (-2009200632) (-7-7-12-1-15-7-15-8)   ;(0000000001010000001100000000000000000000) (-133483648) (1345323008) (50300000)   ;(0000100000001000000010000000100000001000) (-333322826) (-2012739576) (-7-7-15-7-15-7-15-8)   ;(0000000001100000011000000000000000000000) (1882516352) (1616904192) (60600000)   ;(0010000000010000000010000000010000000010) (666675168) (-1878522878) (-6-15-15-7-15-11-15-14)   ;
;16;(0011111001010001010010010100010100111110) (-1360568006) (-783727298) (-2-14-11-6-11-10-12-2)    ;(0000000001000010011111110100000000000000) (-1909843648) (1115635712) (427F4000)   ;(0100001001100001010100010100100101000110) (1976760858) (1632717126) (61514946)   ;(0010000101000001010001010100101100110001) (-2026238187) (1095060273) (41454B31)   ;(0001100000010100000100100111111100010000) (-1890489876) (336756496) (14127F10)   ;(0010011101000101010001010100010100111001) (-1626241177) (1162167609) (45454539)   ;(0011110001001010010010010100100100110000) (-925239188) (1246316848) (4A494930)   ;(0000001101110001000010010000010100000011) (-340248541) (1896416515) (71090503)   ;
;24;(0011011001001001010010010100100100110110) (-1025239182) (1229539638) (49494936)    ;(0000011001001001010010010010100100011110) (-1025259212) (1229531422) (4949291E)   ;(0000000000110110001101100000000000000000) (-1974534592) (909508608) (36360000)   ;(0000000001010110001101100000000000000000) (467916352) (1446379520) (56360000)   ;(0000100000010100001000100100000100000000) (1075113544) (-1809694464) (-6-11-13-13-11-1500)   ;(0001010000010100000101000001010000010100) (-1889955272) (336860180) (14141414)   ;(0000000001000001001000100001010000001000) (-2037071638) (1092752392) (41221408)   ;(0000001000000001010100010000100100000110) (-1211122428) (-2125395706) (-7-14-10-14-15-6-15-10)   ;
;32;(0011001001001001011110010100000100111110) (1948397290) (-914800322) (-3-6-8-6-11-14-12-2)    ;(0111111000010001000100010001000101111110) (2104210576) (286331262) (1111117E)   ;(0111111101001001010010010100100100110110) (1934401280) (-917944010) (-3-6-11-6-11-6-12-10)   ;(0011111001000001010000010100000100100010) (932397256) (-1052688094) (-3-14-11-14-11-14-13-14)   ;(0111111101000001010000010100000100111110) (932397290) (-1052688066) (-3-14-11-14-11-14-12-2)   ;(0111111101001001010010010100100101000001) (1934401315) (-917943999) (-3-6-11-6-11-6-11-15)   ;(0111111100001001000010010000100100000001) (-233122433) (-1995896575) (-7-6-15-6-15-6-15-15)   ;(0011111001000001010000010100100101111010) (932401386) (-1052685958) (-3-14-11-14-11-6-8-6)   ;
;40;(0111111100001000000010000000100001111111) (-333322657) (-2012739457) (-7-7-15-7-15-7-8-1)    ;(0000000001000001011111110100000100000000) (-2009843248) (1098858752) (417F4100)   ;(0010000001000000010000010011111100000001) (832394215) (-1069465855) (-3-15-11-14-120-15-15)   ;(0111111100001000000101000010001001000001) (-330305733) (-2011946431) (-7-7-14-11-13-13-11-15)   ;(0111111101000000010000000100000001000000) (832196892) (-1069531072) (-3-15-11-15-11-15-120)   ;(0111111100000010000011000000001001111111) (-1132325657) (-2113142145) (-7-13-15-3-15-13-8-1)   ;(0111111100000100000010000001000001111111) (-933316657) (-2079846273) (-7-11-15-7-14-15-8-1)   ;(0011111001000001010000010100000100111110) (932397290) (-1052688066) (-3-14-11-14-11-14-12-2)   ;
;48;(0111111100001001000010010000100100000110) (-233122428) (-1995896570) (-7-6-15-6-15-6-15-10)    ;(0011111001000001010100010010000101011110) (936377350) (-1051647650) (-3-14-10-14-13-14-10-2)   ;(0111111100001001000110010010100101000110) (-229102328) (-1994839738) (-7-6-14-6-13-6-11-10)   ;(0010011001001001010010010100100100110010) (1934401276) (-917944014) (-3-6-11-6-11-6-12-14)   ;(0000000100000001011111110000000100000001) (-1197726433) (-2122383103) (-7-14-80-15-14-15-15)   ;(0011111101000000010000000100000000111111) (-2127443571) (1077952575) (4040403F)   ;(0001111100100000010000000010000000011111) (-1610274093) (-1606410209) (-5-15-11-15-13-15-14-1)   ;(0011111101000000001110000100000000111111) (-2131443571) (1077428287) (4038403F)   ;
;56;(0110001100010100000010000001010001100011) (-1892955153) (336073827) (14081463)    ;(0000011100001000011100000000100000000111) (-301322827) (-2005923833) (-7-7-8-15-15-7-15-9)   ;(0110000101010001010010010100010101000011) (-1360567979) (-783727293) (-2-14-11-6-11-10-11-13)   ;(0000000001111111010000010100000100000000) (1277789456) (2134982912) (7F414100)   ;(0000001000000100000010000001000000100000) (-933316796) (-2079846368) (-7-11-15-7-14-15-140)   ;(0000000001000001010000010111111100000000) (-2027206248) (1094811392) (41417F00)   ;(0000010000000010000000010000001000000100) (-1135125830) (-2113863164) (-7-13-15-14-15-13-15-12)   ;(0100000001000000010000000100000001000000) (832196892) (-1069531072) (-3-15-11-15-11-15-120)   ;
;64;(0000000000000001000000100000010000000000) (100402000) (16909312) (1020400)    ;(0010000001010100010101000101010001111000) (-1057758314) (-732670856) (-2-11-10-11-10-11-8-8)   ;(0111111101001000010001000100010000111000) (1833198882) (-935050184) (-3-7-11-11-11-11-12-8)   ;(0011100001000100010001000100010000100000) (1233198852) (-1002159072) (-3-11-11-11-11-11-140)   ;(0011100001000100010001000100100001111111) (1233200991) (-1002157953) (-3-11-11-11-11-7-8-1)   ;(0011100001010100010101000101010000011000) (-1057758454) (-732670952) (-2-11-10-11-10-11-14-8)   ;(0000100001111110000010010000000100000010) (-175577376) (-32964350) (-1-15-6-15-14-15-14)   ;(0000100001010100010101000101010000111100) (-1057758408) (-732670916) (-2-11-10-11-10-11-12-4)   ;
;72;(0111111100001000000001000000010001111000) (-334324666) (-2013002632) (-7-7-15-11-15-11-8-8)    ;(0000000001001000011111010100000000000000) (-1110243648) (1216167936) (487D4000)   ;(0010000001000000010001000011110100000000) (833193192) (-1069269760) (-3-15-11-11-12-300)   ;(0111111100010000001010000100010000000000) (676714944) (-1876409344) (-6-15-13-7-11-1200)   ;(0000000001000001011111110100000000000000) (-2009843648) (1098858496) (417F4000)   ;(0111110000000100011110000000010001111000) (-899324666) (-2072509320) (-7-11-8-7-15-11-8-8)   ;(0111110000001000000001000000010001111000) (-334324666) (-2013002632) (-7-7-15-11-15-11-8-8)   ;(0011100001000100010001000100010000111000) (1233198882) (-1002159048) (-3-11-11-11-11-11-12-8)   ;
;80;(0111110000010100000101000001010000001000) (1069685174) (-1810623480) (-6-11-14-11-14-11-15-8)    ;(0000100000010100000101000001100001111100) (1069687340) (-1810622340) (-6-11-14-11-14-7-8-4)   ;(0111110000001000000001000000010000001000) (-334324826) (-2013002744) (-7-7-15-11-15-11-15-8)   ;(0100100001010100010101000101010000100000) (277568392) (1414812704) (54545420)   ;(0000010000111111010001000100000000100000) (2090745908) (-1086046176) (-40-11-11-11-15-140)   ;(0011110001000000010000000010000001111100) (-2127463474) (1077944444) (4040207C)   ;(0001110000100000010000000010000000011100) (-1610274096) (-1606410212) (-5-15-11-15-13-15-14-4)   ;(0011110001000000001100000100000000111100) (-2133443574) (1076903996) (4030403C)   ;
;88;(0100010000101000000100000010100001000100) (709056808) (672147524) (28102844)    ;(0000110001010000010100000101000000111100) (-123433574) (1347440700) (5050503C)   ;(0100010001100100010101000100110001000100) (-2017404840) (1683246148) (64544C44)   ;(0000000000001000001101100100000100000000) (1015440400) (137773312) (8364100)   ;(0000000000000000011111110000000000000000) (37600000) (8323072) (7F0000)   ;(0000000001000001001101100000100000000000) (-2032079648) (1094060032) (41360800)   ;(0001000000001000000010000001000000001000) (-333316826) (-2012737528) (-7-7-15-7-14-15-15-8)   ;(0000000001010100001010100101010000101010) (264968404) (1412060202) (542A542A)   ;
;96;(0000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;
;104;(0000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;
;112;(0000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;
;120;(0000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 5,570 / 71,559 ( 8 % ) ;
; C16 interconnects     ; 49 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 3,642 / 46,848 ( 8 % ) ;
; Direct links          ; 440 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 1,453 / 24,624 ( 6 % ) ;
; R24 interconnects     ; 78 / 2,496 ( 3 % )     ;
; R4 interconnects      ; 4,444 / 62,424 ( 7 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.77) ; Number of LABs  (Total = 257) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 20                            ;
; 2                                           ; 18                            ;
; 3                                           ; 7                             ;
; 4                                           ; 6                             ;
; 5                                           ; 4                             ;
; 6                                           ; 1                             ;
; 7                                           ; 4                             ;
; 8                                           ; 2                             ;
; 9                                           ; 4                             ;
; 10                                          ; 7                             ;
; 11                                          ; 9                             ;
; 12                                          ; 13                            ;
; 13                                          ; 9                             ;
; 14                                          ; 18                            ;
; 15                                          ; 36                            ;
; 16                                          ; 99                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.37) ; Number of LABs  (Total = 257) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 211                           ;
; 1 Clock                            ; 214                           ;
; 1 Clock enable                     ; 59                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 17                            ;
; 2 Clock enables                    ; 103                           ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.09) ; Number of LABs  (Total = 257) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 5                             ;
; 2                                            ; 23                            ;
; 3                                            ; 6                             ;
; 4                                            ; 12                            ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 7                             ;
; 13                                           ; 10                            ;
; 14                                           ; 9                             ;
; 15                                           ; 7                             ;
; 16                                           ; 22                            ;
; 17                                           ; 10                            ;
; 18                                           ; 6                             ;
; 19                                           ; 11                            ;
; 20                                           ; 14                            ;
; 21                                           ; 13                            ;
; 22                                           ; 12                            ;
; 23                                           ; 3                             ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 3                             ;
; 27                                           ; 0                             ;
; 28                                           ; 4                             ;
; 29                                           ; 3                             ;
; 30                                           ; 11                            ;
; 31                                           ; 6                             ;
; 32                                           ; 28                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.21) ; Number of LABs  (Total = 257) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 3                             ;
; 1                                                ; 24                            ;
; 2                                                ; 19                            ;
; 3                                                ; 12                            ;
; 4                                                ; 12                            ;
; 5                                                ; 9                             ;
; 6                                                ; 13                            ;
; 7                                                ; 16                            ;
; 8                                                ; 9                             ;
; 9                                                ; 13                            ;
; 10                                               ; 19                            ;
; 11                                               ; 12                            ;
; 12                                               ; 8                             ;
; 13                                               ; 7                             ;
; 14                                               ; 5                             ;
; 15                                               ; 7                             ;
; 16                                               ; 24                            ;
; 17                                               ; 5                             ;
; 18                                               ; 7                             ;
; 19                                               ; 3                             ;
; 20                                               ; 0                             ;
; 21                                               ; 2                             ;
; 22                                               ; 7                             ;
; 23                                               ; 6                             ;
; 24                                               ; 7                             ;
; 25                                               ; 3                             ;
; 26                                               ; 1                             ;
; 27                                               ; 1                             ;
; 28                                               ; 1                             ;
; 29                                               ; 1                             ;
; 30                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.56) ; Number of LABs  (Total = 257) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 12                            ;
; 4                                            ; 3                             ;
; 5                                            ; 4                             ;
; 6                                            ; 1                             ;
; 7                                            ; 11                            ;
; 8                                            ; 0                             ;
; 9                                            ; 8                             ;
; 10                                           ; 4                             ;
; 11                                           ; 6                             ;
; 12                                           ; 7                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 4                             ;
; 16                                           ; 16                            ;
; 17                                           ; 6                             ;
; 18                                           ; 11                            ;
; 19                                           ; 8                             ;
; 20                                           ; 6                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 7                             ;
; 24                                           ; 6                             ;
; 25                                           ; 8                             ;
; 26                                           ; 5                             ;
; 27                                           ; 9                             ;
; 28                                           ; 5                             ;
; 29                                           ; 7                             ;
; 30                                           ; 10                            ;
; 31                                           ; 7                             ;
; 32                                           ; 14                            ;
; 33                                           ; 13                            ;
; 34                                           ; 13                            ;
; 35                                           ; 7                             ;
; 36                                           ; 9                             ;
; 37                                           ; 6                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 33        ; 33        ; 0            ; 0            ; 33        ; 33        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 15           ; 0            ; 0            ; 15           ; 1            ; 0            ; 0            ; 0            ; 33        ; 33        ; 33        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 33           ; 0         ; 0         ; 33           ; 33           ; 0         ; 0         ; 33           ; 33           ; 33           ; 33           ; 33           ; 33           ; 33           ; 33           ; 33           ; 32           ; 18           ; 33           ; 33           ; 18           ; 32           ; 33           ; 33           ; 33           ; 0         ; 0         ; 0         ; 33           ; 33           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; key[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; dramCsN            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; epcsCsN            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gSensorCs          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; adcCsN             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[8]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[7]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[6]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[5]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[4]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butWh[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butBk[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butBk[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butRd[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; butRd[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; s_ceN              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; s_rstN             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; s_dNc              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; s_din              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; s_clk              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bgLed              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clk50              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; slowClk         ; slowClk              ; 3.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                ;
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register       ; Destination Register                                                                                                                                             ; Delay Added in ns ;
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pipeline:procI|pc[20] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11~porta_datain_reg0 ; 0.195             ;
; pipeline:procI|pc[1]  ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30~porta_datain_reg0 ; 0.185             ;
; pipeline:procI|pc[31] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[30] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[29] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[28] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[27] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[25] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[24] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[23] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[26] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[22] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9~porta_datain_reg0  ; 0.185             ;
; pipeline:procI|pc[17] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14~porta_datain_reg0 ; 0.185             ;
; pipeline:procI|pc[18] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13~porta_datain_reg0 ; 0.185             ;
; pipeline:procI|pc[21] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10~porta_datain_reg0 ; 0.185             ;
; pipeline:procI|pc[19] ; pipeline:procI|pipe_fetch:pipe_fetch_inst|altshift_taps:f_out_pc_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12~porta_datain_reg0 ; 0.185             ;
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 16 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "de0Board"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[0] port File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 180 degrees (250000 ps) for pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[1] port File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'de0Board.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pllI|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {pllI|altpll_component|auto_generated|pll1|clk[0]} {pllI|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pllI|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name {pllI|altpll_component|auto_generated|pll1|clk[1]} {pllI|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clk50
    Info (332111):  500.000 pllI|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  500.000 pllI|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 2000.000      slowClk
Info (176353): Automatically promoted node pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node slowClk  File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 121
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rstN  File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 122
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cDisp14x6:dispI|ackL File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd Line: 117
        Info (176357): Destination node cmd.dispReset File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 131
        Info (176357): Destination node cDisp14x6:dispI|charBit[0]~8 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd Line: 117
        Info (176357): Destination node cDisp14x6:dispI|charBit[11]~13 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd Line: 117
        Info (176357): Destination node cmd.dispClear~4 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 131
        Info (176357): Destination node cmd.dispNormal~0 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 131
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated|pll1" output port clk[0] feeds output pin "s_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v Line: 44
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "adcSAddr" is assigned to location or region, but does not exist in design
    Warning (15706): Node "adcSClk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "adcSData" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramAddr[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramBa[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramBa[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramCasN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramCke" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramClk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDq[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDqm[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramDqm[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramRasN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "dramWeN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "epcsAsd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "epcsDClk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "epcsData" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gSensorInt" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0In[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0In[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1In[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1In[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2In[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2In[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2In[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "i2cSClk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "i2cSDat" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin key[1] uses I/O standard 3.3-V LVTTL at E1 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 28
    Info (169178): Pin butWh[8] uses I/O standard 3.3-V LVTTL at K15 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[7] uses I/O standard 3.3-V LVTTL at J16 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[6] uses I/O standard 3.3-V LVTTL at L13 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[5] uses I/O standard 3.3-V LVTTL at M10 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[4] uses I/O standard 3.3-V LVTTL at N14 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[3] uses I/O standard 3.3-V LVTTL at L14 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[2] uses I/O standard 3.3-V LVTTL at P14 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butWh[1] uses I/O standard 3.3-V LVTTL at N15 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 95
    Info (169178): Pin butBk[2] uses I/O standard 3.3-V LVTTL at K16 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 96
    Info (169178): Pin butBk[1] uses I/O standard 3.3-V LVTTL at L16 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 96
    Info (169178): Pin butRd[2] uses I/O standard 3.3-V LVTTL at P15 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 97
    Info (169178): Pin butRd[1] uses I/O standard 3.3-V LVTTL at L15 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 97
    Info (169178): Pin clk50 uses I/O standard 3.3-V LVTTL at R8 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 25
    Info (169178): Pin key[0] uses I/O standard 3.3-V LVTTL at J15 File: /homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd Line: 28
Info (144001): Generated suppressed messages file /homeL/0junge/Mikrorechner/DemonCore/FPGA/qOutput/de0Board.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 1156 megabytes
    Info: Processing ended: Thu Mar  2 19:08:56 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /homeL/0junge/Mikrorechner/DemonCore/FPGA/qOutput/de0Board.fit.smsg.


