0.6
2018.2
Jun 14 2018
20:41:02
<<<<<<< HEAD
C:/Users/USER/Desktop/cgj/cpu1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1538805431,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Desktop/cgj/cpu1/project_4/project_4.srcs/sim_1/new/cpu_Testbench.v,1538816125,verilog,,,,cpu_Testbench,,,,,,,,
C:/Users/USER/Desktop/cgj/cpu1/project_4/project_4.srcs/sources_1/new/cpu1.v,1538815030,verilog,,C:/Users/USER/Desktop/cgj/cpu1/project_4/project_4.srcs/sim_1/new/cpu_Testbench.v,,cpu1,,,,,,,,
=======
C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Ibrahem/Desktop/hardware/project_4/project_4.srcs/sources_1/new/cpu1.v,1538681448,verilog,,,,cpu1,,,,,,,,
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
>>>>>>> parent of 9f234ae... testbench
=======
>>>>>>> parent of 9f234ae... testbench
=======
>>>>>>> parent of 9f234ae... testbench
=======
>>>>>>> parent of 9f234ae... testbench
