Warning (10268): Verilog HDL information at pid.v(223): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA_lite/Projects/controller/pid.v Line: 223
