

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 11:12:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    469|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     196|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     196|    552|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U20  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln185_1_fu_299_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln185_fu_278_p2        |         +|   0|  0|  70|          63|           1|
    |add_ln186_fu_362_p2        |         +|   0|  0|  14|           7|           1|
    |sub_ln189_1_fu_443_p2      |         -|   0|  0|  38|           1|          31|
    |sub_ln189_fu_414_p2        |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |valOut_last_fu_356_p2      |       and|   0|  0|   2|           1|           1|
    |cmp135_not_fu_321_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln185_fu_273_p2       |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln186_fu_268_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln190_fu_351_p2       |      icmp|   0|  0|  39|          32|          32|
    |brmerge164_fu_331_p2       |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_326_p2             |        or|   0|  0|   2|           1|           1|
    |select_ln185_1_fu_305_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln185_fu_287_p3     |    select|   0|  0|   7|           1|           1|
    |valOut_data_fu_452_p3      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |brmerge164_not_fu_336_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 469|         272|         297|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten13_fu_106  |   9|          2|   63|        126|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |outch_fu_98              |   9|          2|    7|         14|
    |outpix_fu_102            |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  105|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |buf_1_addr_reg_541                 |   6|   0|    6|          0|
    |buf_2_addr_reg_547                 |   6|   0|    6|          0|
    |buf_3_addr_reg_553                 |   6|   0|    6|          0|
    |buf_addr_reg_535                   |   6|   0|    6|          0|
    |indvar_flatten13_fu_106            |  63|   0|   63|          0|
    |outch_fu_98                        |   7|   0|    7|          0|
    |outpix_fu_102                      |  31|   0|   31|          0|
    |tmp_1_reg_564                      |   1|   0|    1|          0|
    |tmp_6_reg_569                      |  30|   0|   30|          0|
    |tmp_7_reg_574                      |  30|   0|   30|          0|
    |trunc_ln185_reg_530                |   2|   0|    2|          0|
    |valOut_last_reg_559                |   1|   0|    1|          0|
    |valOut_last_reg_559_pp0_iter2_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 196|   0|  196|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|out_r_TREADY     |   in|    1|        axis|                                                         out_r|       pointer|
|out_r_TDATA      |  out|   64|        axis|                                                         out_r|       pointer|
|out_r_TVALID     |  out|    1|        axis|                                                         out_r|       pointer|
|IFMCH_curr_load  |   in|   32|     ap_none|                                               IFMCH_curr_load|        scalar|
|mul_ln154        |   in|   63|     ap_none|                                                     mul_ln154|        scalar|
|acc_address1     |  out|    6|   ap_memory|                                                           acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                                           acc|         array|
|sub131           |   in|   32|     ap_none|                                                        sub131|        scalar|
|cmp132_not       |   in|    1|     ap_none|                                                    cmp132_not|        scalar|
|select_ln155_1   |   in|    1|     ap_none|                                                select_ln155_1|        scalar|
|buf_3_address0   |  out|    6|   ap_memory|                                                         buf_3|         array|
|buf_3_ce0        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_q0         |   in|   32|   ap_memory|                                                         buf_3|         array|
|buf_3_address1   |  out|    6|   ap_memory|                                                         buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                                         buf_3|         array|
|buf_2_address0   |  out|    6|   ap_memory|                                                         buf_2|         array|
|buf_2_ce0        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_q0         |   in|   32|   ap_memory|                                                         buf_2|         array|
|buf_2_address1   |  out|    6|   ap_memory|                                                         buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                                         buf_2|         array|
|buf_1_address0   |  out|    6|   ap_memory|                                                         buf_1|         array|
|buf_1_ce0        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_q0         |   in|   32|   ap_memory|                                                         buf_1|         array|
|buf_1_address1   |  out|    6|   ap_memory|                                                         buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                                         buf_1|         array|
|buf_r_address0   |  out|    6|   ap_memory|                                                         buf_r|         array|
|buf_r_ce0        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_q0         |   in|   32|   ap_memory|                                                         buf_r|         array|
|buf_r_address1   |  out|    6|   ap_memory|                                                         buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                                         buf_r|         array|
|sub137           |   in|   32|     ap_none|                                                        sub137|        scalar|
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

