{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723126779049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723126779065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 19:49:38 2024 " "Processing started: Thu Aug 08 19:49:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723126779065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723126779065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtractor_8bit -c subtractor_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtractor_8bit -c subtractor_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723126779065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723126779768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723126779768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_8bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_8bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_8bit_tb " "Found entity 1: subtractor_8bit_tb" {  } { { "subtractor_8bit_tb.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723126792453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723126792453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_8bit.v 3 3 " "Found 3 design units, including 3 entities, in source file subtractor_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_8bit " "Found entity 1: subtractor_8bit" {  } { { "subtractor_8bit.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723126792454 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "subtractor_8bit.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723126792454 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "subtractor_8bit.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723126792454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723126792454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i subtractor_8bit_tb.v(13) " "Verilog HDL error at subtractor_8bit_tb.v(13): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "subtractor_8bit_tb.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit_tb.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1723126792463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "j subtractor_8bit_tb.v(14) " "Verilog HDL error at subtractor_8bit_tb.v(14): object \"j\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "subtractor_8bit_tb.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit_tb.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1723126792463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i subtractor_8bit_tb.v(15) " "Verilog HDL error at subtractor_8bit_tb.v(15): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "subtractor_8bit_tb.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit_tb.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1723126792463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "j subtractor_8bit_tb.v(16) " "Verilog HDL error at subtractor_8bit_tb.v(16): object \"j\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "subtractor_8bit_tb.v" "" { Text "C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit subtractor/subtractor_8bit_tb.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1723126792463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723126792541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 08 19:49:52 2024 " "Processing ended: Thu Aug 08 19:49:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723126792541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723126792541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723126792541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723126792541 ""}
