Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_lab6/project_lab6.srcs/sources_1/new/lab6_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_lab6/project_lab6.srcs/sources_1/new/lab6_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_lab6/project_lab6.srcs/sources_1/new/lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_lab6/project_lab6.srcs/sim_1/new/sim_lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_lab6/project_lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
