TimeQuest Timing Analyzer report for top_sd_rw
Thu Dec 27 14:37:48 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; top_sd_rw                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; top_sdcard_rw.sdc ; OK     ; Thu Dec 27 14:37:46 2018 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { altera_reserved_tck }                                   ;
; sys_clk                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 67.49 MHz  ; 67.49 MHz       ; altera_reserved_tck                                   ;      ;
; 128.09 MHz ; 128.09 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 291.38 MHz ; 291.38 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.050  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.328  ; 0.000         ;
; altera_reserved_tck                                   ; 42.591 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.452 ; 0.000         ;
; altera_reserved_tck                                   ; 0.453 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.975 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.723 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.715  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.715  ; 0.000         ;
; sys_clk                                               ; 9.934  ; 0.000         ;
; altera_reserved_tck                                   ; 49.445 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.050  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 3.765      ;
; 6.050  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 3.765      ;
; 6.050  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 3.765      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.222      ;
; 6.782  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.030      ;
; 16.568 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.352      ;
; 16.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.278      ;
; 16.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.206      ;
; 16.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.111      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.090      ;
; 16.859 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.061      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.058      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.013      ;
; 16.950 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.970      ;
; 16.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.937      ;
; 16.990 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.931      ;
; 16.993 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.928      ;
; 16.999 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.922      ;
; 17.006 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.914      ;
; 17.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.822      ;
; 17.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.819      ;
; 17.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.816      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.756      ;
; 17.190 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.731      ;
; 17.196 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.725      ;
; 17.226 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.695      ;
; 17.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.689      ;
; 17.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.622      ;
; 17.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 2.604      ;
; 17.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 2.604      ;
; 17.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 2.604      ;
; 17.327 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.594      ;
; 17.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.588      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.550      ;
; 17.399 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.520      ;
; 17.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.515      ;
; 17.407 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.512      ;
; 17.466 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.455      ;
; 17.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.449      ;
; 17.486 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.434      ;
; 17.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.396      ;
; 17.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.395      ;
; 17.556 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.364      ;
; 17.595 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.325      ;
; 17.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.323      ;
; 17.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.318      ;
; 17.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.317      ;
; 17.613 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.306      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.328  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.502      ;
; 6.440  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.379      ;
; 6.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.318      ;
; 6.520  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.310      ;
; 6.704  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.115      ;
; 6.704  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.115      ;
; 6.704  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.115      ;
; 6.704  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.115      ;
; 6.728  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.104      ;
; 6.728  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.104      ;
; 6.728  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.104      ;
; 6.728  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.104      ;
; 6.849  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.984      ;
; 6.849  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.984      ;
; 6.849  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.984      ;
; 6.849  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.984      ;
; 6.896  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 2.934      ;
; 6.899  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 2.920      ;
; 6.923  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 2.896      ;
; 6.929  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 2.901      ;
; 7.069  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.764      ;
; 7.101  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.727      ;
; 7.410  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.423      ;
; 7.741  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 2.080      ;
; 7.847  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 1.970      ;
; 7.847  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 1.970      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.855  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.965      ;
; 7.885  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.934      ;
; 7.907  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.913      ;
; 8.117  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.702      ;
; 8.165  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.654      ;
; 8.172  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.647      ;
; 8.178  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.641      ;
; 8.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.632      ;
; 8.197  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.622      ;
; 8.199  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.621      ;
; 8.211  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.608      ;
; 8.316  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.503      ;
; 8.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 1.315      ;
; 8.503  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 1.313      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.307      ;
; 8.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.105      ;
; 8.906  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.909      ;
; 8.919  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.896      ;
; 12.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.726      ;
; 12.378 ; data_gen:u_data_gen|wr_data_t[0]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.541      ;
; 12.674 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.245      ;
; 12.818 ; data_gen:u_data_gen|wr_data_t[2]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.136      ;
; 12.877 ; data_gen:u_data_gen|wr_data_t[3]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.077      ;
; 12.882 ; data_gen:u_data_gen|wr_data_t[1]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.072      ;
; 13.004 ; data_gen:u_data_gen|wr_data_t[4]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.950      ;
; 13.124 ; data_gen:u_data_gen|wr_data_t[5]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.830      ;
; 13.140 ; data_gen:u_data_gen|wr_data_t[6]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.814      ;
; 13.310 ; data_gen:u_data_gen|wr_data_t[7]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.644      ;
; 13.314 ; data_gen:u_data_gen|wr_data_t[8]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.640      ;
; 13.381 ; data_gen:u_data_gen|wr_data_t[9]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.573      ;
; 13.450 ; data_gen:u_data_gen|wr_data_t[10]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.504      ;
; 13.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.479      ;
; 13.543 ; data_gen:u_data_gen|wr_data_t[12]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.411      ;
; 13.594 ; data_gen:u_data_gen|wr_data_t[11]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.360      ;
; 13.637 ; data_gen:u_data_gen|wr_data_t[13]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.317      ;
; 13.639 ; data_gen:u_data_gen|wr_data_t[14]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.315      ;
; 13.832 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.124      ;
; 13.939 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.991      ;
; 14.087 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.869      ;
; 14.153 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.777      ;
; 14.285 ; data_gen:u_data_gen|wr_data_t[15]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.669      ;
; 14.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.619      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.432 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[11]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.484      ;
; 14.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.508      ;
; 14.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.497      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
; 14.476 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.440      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 7.592      ;
; 42.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 7.570      ;
; 42.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 7.593      ;
; 42.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 7.593      ;
; 42.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 7.391      ;
; 42.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 7.309      ;
; 42.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 7.233      ;
; 43.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.991      ;
; 43.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.943      ;
; 43.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.729      ;
; 43.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.483      ;
; 43.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.432      ;
; 43.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.397      ;
; 43.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.310      ;
; 44.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.188      ;
; 44.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.149      ;
; 44.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.997      ;
; 44.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.994      ;
; 44.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 5.964      ;
; 44.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 5.948      ;
; 46.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 4.086      ;
; 46.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.072      ;
; 46.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.034      ;
; 46.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.997      ;
; 46.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.861      ;
; 46.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.829      ;
; 46.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.433      ;
; 48.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.562      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.155      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.105      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.039      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.036      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
; 92.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.010      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; led_alarm:u_led_alarm|led_t                                    ; led_alarm:u_led_alarm|led_t                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; data_gen:u_data_gen|wr_sec_addr[8]                             ; data_gen:u_data_gen|wr_sec_addr[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; data_gen:u_data_gen|rd_sec_addr[4]                             ; data_gen:u_data_gen|rd_sec_addr[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; data_gen:u_data_gen|wr_data_t[0]                               ; data_gen:u_data_gen|wr_data_t[0]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_gen:u_data_gen|rd_right_cnt[0]                            ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_gen:u_data_gen|rd_comp_data[0]                            ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.508 ; data_gen:u_data_gen|rd_comp_data[15]                           ; data_gen:u_data_gen|rd_comp_data[15]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; led_alarm:u_led_alarm|led_cnt[24]                              ; led_alarm:u_led_alarm|led_cnt[24]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.514 ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.808      ;
; 0.518 ; data_gen:u_data_gen|rd_right_cnt[8]                            ; data_gen:u_data_gen|rd_right_cnt[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.832      ;
; 0.555 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.557 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.854      ;
; 0.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.857      ;
; 0.564 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.858      ;
; 0.568 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.862      ;
; 0.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.863      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.864      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.864      ;
; 0.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.572 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.593 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.887      ;
; 0.594 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.888      ;
; 0.633 ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.637 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.931      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.943      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.005      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.006      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.006      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.715 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.009      ;
; 0.721 ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.015      ;
; 0.742 ; led_alarm:u_led_alarm|led_cnt[9]                               ; led_alarm:u_led_alarm|led_cnt[9]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; led_alarm:u_led_alarm|led_cnt[11]                              ; led_alarm:u_led_alarm|led_cnt[11]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; led_alarm:u_led_alarm|led_cnt[7]                               ; led_alarm:u_led_alarm|led_cnt[7]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; led_alarm:u_led_alarm|led_cnt[15]                              ; led_alarm:u_led_alarm|led_cnt[15]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; led_alarm:u_led_alarm|led_cnt[1]                               ; led_alarm:u_led_alarm|led_cnt[1]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; led_alarm:u_led_alarm|led_cnt[13]                              ; led_alarm:u_led_alarm|led_cnt[13]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; data_gen:u_data_gen|rd_comp_data[2]                            ; data_gen:u_data_gen|rd_comp_data[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; led_alarm:u_led_alarm|led_cnt[17]                              ; led_alarm:u_led_alarm|led_cnt[17]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; led_alarm:u_led_alarm|led_cnt[10]                              ; led_alarm:u_led_alarm|led_cnt[10]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; led_alarm:u_led_alarm|led_cnt[12]                              ; led_alarm:u_led_alarm|led_cnt[12]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; data_gen:u_data_gen|rd_right_cnt[4]                            ; data_gen:u_data_gen|rd_right_cnt[4]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; data_gen:u_data_gen|rd_right_cnt[2]                            ; data_gen:u_data_gen|rd_right_cnt[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; led_alarm:u_led_alarm|led_cnt[3]                               ; led_alarm:u_led_alarm|led_cnt[3]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; led_alarm:u_led_alarm|led_cnt[5]                               ; led_alarm:u_led_alarm|led_cnt[5]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; led_alarm:u_led_alarm|led_cnt[8]                               ; led_alarm:u_led_alarm|led_cnt[8]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; led_alarm:u_led_alarm|led_cnt[14]                              ; led_alarm:u_led_alarm|led_cnt[14]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; led_alarm:u_led_alarm|led_cnt[23]                              ; led_alarm:u_led_alarm|led_cnt[23]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; data_gen:u_data_gen|rd_comp_data[3]                            ; data_gen:u_data_gen|rd_comp_data[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; led_alarm:u_led_alarm|led_cnt[2]                               ; led_alarm:u_led_alarm|led_cnt[2]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; led_alarm:u_led_alarm|led_cnt[4]                               ; led_alarm:u_led_alarm|led_cnt[4]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; led_alarm:u_led_alarm|led_cnt[16]                              ; led_alarm:u_led_alarm|led_cnt[16]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.490 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.784      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.802      ;
; 0.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.810      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.928      ;
; 0.637 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.930      ;
; 0.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.931      ;
; 0.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.652 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.946      ;
; 0.653 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.653 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.962      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.043      ;
; 0.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.049      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.052      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.062      ;
; 0.784 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.077      ;
; 0.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.146      ;
; 0.878 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.171      ;
; 0.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.174      ;
; 0.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.176      ;
; 0.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.181      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.187      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.192      ;
; 0.904 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.198      ;
; 0.922 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.215      ;
; 0.923 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.217      ;
; 0.923 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.216      ;
; 0.967 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.257      ;
; 1.061 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.354      ;
; 1.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.355      ;
; 1.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.391      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.395      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
; 1.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.131 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.424      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.431      ;
; 1.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.441      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.446      ;
; 1.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.477      ;
; 1.208 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.502      ;
; 1.220 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.517      ;
; 1.225 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.518      ;
; 1.225 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.518      ;
; 1.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.526      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.525      ;
; 1.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.531      ;
; 1.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.534      ;
; 1.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.534      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.549      ;
; 1.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.551      ;
; 1.262 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.555      ;
; 1.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.564      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.778      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.798      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.232      ;
; 95.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.077      ;
; 95.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.077      ;
; 95.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.077      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.107      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.081      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.072      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.088      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.079      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.085      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.077      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.058      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.083      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.080      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.034      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.053      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.416      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.436      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.447      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.826      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.884      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.890      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.892      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.867      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.910      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.910      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.910      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.910      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.910      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[12]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[13]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[14]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[15]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[16]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[17]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[18]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[19]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[20]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[21]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[22]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[23]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[24]                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_t                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12] ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[0]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[10]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[11]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[12]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[13]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[14]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[15]                        ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[1]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[2]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[3]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[4]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[5]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[6]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[7]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[8]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[9]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[0]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[1]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[2]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[3]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[4]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[5]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[6]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[7]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[8]                         ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]  ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_sec_addr[4]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_start_en                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d0                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d1                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d0                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d1                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_sec_addr[8]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_start_en                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[0]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[10]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[11]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[1]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[2]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[3]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[4]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[5]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[6]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[7]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[8]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[9]                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                    ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                    ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                         ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                  ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                          ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                        ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                   ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                   ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                   ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                  ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                    ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                         ;
; 9.874 ; 10.062       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                    ;
; 9.874 ; 10.062       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                    ;
; 9.874 ; 10.062       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                    ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[5]|clk                                    ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[6]|clk                                    ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[7]|clk                                    ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                   ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                          ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                        ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                  ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.445 ; 49.680       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a11~portb_address_reg0              ;
; 49.446 ; 49.681       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a8~portb_address_reg0               ;
; 49.446 ; 49.681       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a9~portb_address_reg0               ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a10~portb_address_reg0              ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a2~portb_address_reg0               ;
; 49.448 ; 49.683       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a4~portb_address_reg0               ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a5~portb_address_reg0               ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a6~portb_address_reg0               ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a7~portb_address_reg0               ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a0~portb_address_reg0               ;
; 49.458 ; 49.693       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a1~portb_address_reg0               ;
; 49.458 ; 49.693       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a3~portb_address_reg0               ;
; 49.513 ; 49.733       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                        ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                        ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                        ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                     ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                    ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                          ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                          ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                          ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                          ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                          ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                         ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.247  ; 3.402  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.370  ; 7.276  ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; 5.192  ; 5.404  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; -3.006 ; -2.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.085  ; 0.991  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.217 ; -1.354 ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; -4.375 ; -4.563 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; 5.490  ; 5.303  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.138 ; 13.692 ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 5.815  ; 5.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 5.815  ; 5.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 7.995  ; 7.555  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 8.435  ; 8.140  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 7.985  ; 7.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 16.766 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 16.328 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.780 ; 11.342 ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 5.203  ; 5.113  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 5.203  ; 5.113  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 7.198  ; 6.790  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 6.977  ; 6.588  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 6.373  ; 6.099  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 16.127 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 15.706 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 71.94 MHz  ; 71.94 MHz       ; altera_reserved_tck                                   ;      ;
; 134.66 MHz ; 134.66 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 320.0 MHz  ; 320.0 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.245  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.515  ; 0.000         ;
; altera_reserved_tck                                   ; 43.050 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; altera_reserved_tck                                   ; 0.401 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.273 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.570 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.715  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.715  ; 0.000         ;
; sys_clk                                               ; 9.943  ; 0.000         ;
; altera_reserved_tck                                   ; 49.301 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.245  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.590      ;
; 6.245  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.590      ;
; 6.245  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 3.590      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 3.061      ;
; 6.953  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 2.881      ;
; 16.875 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.054      ;
; 16.945 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.984      ;
; 17.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.928      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.926      ;
; 17.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.840      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.812      ;
; 17.125 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.804      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.796      ;
; 17.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.739      ;
; 17.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.732      ;
; 17.204 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.726      ;
; 17.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.720      ;
; 17.211 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.719      ;
; 17.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.679      ;
; 17.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.677      ;
; 17.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.666      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.589      ;
; 17.341 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.588      ;
; 17.362 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.568      ;
; 17.375 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.555      ;
; 17.423 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.507      ;
; 17.436 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.494      ;
; 17.491 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.439      ;
; 17.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.426      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.420      ;
; 17.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.420      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 2.398      ;
; 17.531 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.398      ;
; 17.532 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.398      ;
; 17.625 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.305      ;
; 17.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.292      ;
; 17.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.284      ;
; 17.658 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.271      ;
; 17.661 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.268      ;
; 17.662 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.268      ;
; 17.671 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.259      ;
; 17.731 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.198      ;
; 17.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.181      ;
; 17.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.168      ;
; 17.785 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.145      ;
; 17.790 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.139      ;
; 17.801 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.129      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.515  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.334      ;
; 6.593  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.249      ;
; 6.647  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.195      ;
; 6.675  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.174      ;
; 6.867  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.975      ;
; 6.867  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.975      ;
; 6.867  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.975      ;
; 6.867  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.975      ;
; 6.893  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.959      ;
; 6.893  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.959      ;
; 6.893  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.959      ;
; 6.893  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.959      ;
; 7.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.841      ;
; 7.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.841      ;
; 7.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.841      ;
; 7.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.841      ;
; 7.047  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 2.804      ;
; 7.054  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.788      ;
; 7.073  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.769      ;
; 7.074  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 2.777      ;
; 7.221  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.632      ;
; 7.237  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.613      ;
; 7.534  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.319      ;
; 7.868  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.973      ;
; 7.984  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.857      ;
; 7.984  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.857      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 7.986  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.855      ;
; 8.006  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.834      ;
; 8.028  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.812      ;
; 8.232  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.608      ;
; 8.280  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.560      ;
; 8.281  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.559      ;
; 8.290  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.550      ;
; 8.304  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.536      ;
; 8.312  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.528      ;
; 8.315  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.525      ;
; 8.324  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.516      ;
; 8.410  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.430      ;
; 8.612  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.228      ;
; 8.613  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.227      ;
; 8.621  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.219      ;
; 8.824  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.015      ;
; 9.020  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.819      ;
; 9.032  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.807      ;
; 12.574 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.354      ;
; 12.905 ; data_gen:u_data_gen|wr_data_t[0]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.022      ;
; 13.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 6.910      ;
; 13.316 ; data_gen:u_data_gen|wr_data_t[2]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.646      ;
; 13.356 ; data_gen:u_data_gen|wr_data_t[3]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.606      ;
; 13.392 ; data_gen:u_data_gen|wr_data_t[1]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.570      ;
; 13.479 ; data_gen:u_data_gen|wr_data_t[4]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.483      ;
; 13.577 ; data_gen:u_data_gen|wr_data_t[5]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.385      ;
; 13.599 ; data_gen:u_data_gen|wr_data_t[6]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.363      ;
; 13.746 ; data_gen:u_data_gen|wr_data_t[8]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.216      ;
; 13.754 ; data_gen:u_data_gen|wr_data_t[7]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.208      ;
; 13.832 ; data_gen:u_data_gen|wr_data_t[9]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.130      ;
; 13.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 6.126      ;
; 13.863 ; data_gen:u_data_gen|wr_data_t[10]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.099      ;
; 13.940 ; data_gen:u_data_gen|wr_data_t[12]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.022      ;
; 13.980 ; data_gen:u_data_gen|wr_data_t[11]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.982      ;
; 14.014 ; data_gen:u_data_gen|wr_data_t[14]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.948      ;
; 14.023 ; data_gen:u_data_gen|wr_data_t[13]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.939      ;
; 14.145 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.818      ;
; 14.291 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.648      ;
; 14.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.522      ;
; 14.467 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.472      ;
; 14.577 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.362      ;
; 14.585 ; data_gen:u_data_gen|wr_data_t[15]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.377      ;
; 14.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.249      ;
; 14.727 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.236      ;
; 14.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[9]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.176      ;
; 14.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.176      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.783 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[11]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.145      ;
; 14.838 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.090      ;
; 14.838 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.090      ;
; 14.838 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.090      ;
; 14.838 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.090      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 7.267      ;
; 43.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 7.207      ;
; 43.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 7.206      ;
; 43.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 7.181      ;
; 43.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 6.942      ;
; 43.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 6.959      ;
; 43.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.853      ;
; 43.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 6.636      ;
; 43.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 6.573      ;
; 43.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 6.373      ;
; 44.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 6.157      ;
; 44.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 6.091      ;
; 44.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 5.973      ;
; 44.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.888      ;
; 44.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 5.831      ;
; 44.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.729      ;
; 44.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.649      ;
; 44.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.639      ;
; 44.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.643      ;
; 44.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 5.618      ;
; 46.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 3.798      ;
; 46.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.781      ;
; 46.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.745      ;
; 46.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.728      ;
; 46.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.578      ;
; 46.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.550      ;
; 47.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 3.152      ;
; 48.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 1.493      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.783      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.736      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.659      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.653      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
; 93.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.642      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; data_gen:u_data_gen|wr_data_t[0]                               ; data_gen:u_data_gen|wr_data_t[0]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; led_alarm:u_led_alarm|led_t                                    ; led_alarm:u_led_alarm|led_t                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; data_gen:u_data_gen|wr_sec_addr[8]                             ; data_gen:u_data_gen|wr_sec_addr[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; data_gen:u_data_gen|rd_sec_addr[4]                             ; data_gen:u_data_gen|rd_sec_addr[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; data_gen:u_data_gen|rd_right_cnt[0]                            ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; data_gen:u_data_gen|rd_comp_data[0]                            ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.468 ; data_gen:u_data_gen|rd_comp_data[15]                           ; data_gen:u_data_gen|rd_comp_data[15]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; led_alarm:u_led_alarm|led_cnt[24]                              ; led_alarm:u_led_alarm|led_cnt[24]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; data_gen:u_data_gen|rd_right_cnt[8]                            ; data_gen:u_data_gen|rd_right_cnt[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.480 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.494 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.783      ;
; 0.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.786      ;
; 0.518 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.787      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.792      ;
; 0.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.793      ;
; 0.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.793      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.796      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.796      ;
; 0.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.797      ;
; 0.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.797      ;
; 0.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.796      ;
; 0.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.811      ;
; 0.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.811      ;
; 0.588 ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.856      ;
; 0.592 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.860      ;
; 0.605 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.641 ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.910      ;
; 0.662 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.663 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.932      ;
; 0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.933      ;
; 0.665 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.677 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.949      ;
; 0.690 ; led_alarm:u_led_alarm|led_cnt[7]                               ; led_alarm:u_led_alarm|led_cnt[7]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; led_alarm:u_led_alarm|led_cnt[9]                               ; led_alarm:u_led_alarm|led_cnt[9]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; led_alarm:u_led_alarm|led_cnt[11]                              ; led_alarm:u_led_alarm|led_cnt[11]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; led_alarm:u_led_alarm|led_cnt[17]                              ; led_alarm:u_led_alarm|led_cnt[17]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; led_alarm:u_led_alarm|led_cnt[13]                              ; led_alarm:u_led_alarm|led_cnt[13]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; led_alarm:u_led_alarm|led_cnt[15]                              ; led_alarm:u_led_alarm|led_cnt[15]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; data_gen:u_data_gen|rd_comp_data[2]                            ; data_gen:u_data_gen|rd_comp_data[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; led_alarm:u_led_alarm|led_cnt[1]                               ; led_alarm:u_led_alarm|led_cnt[1]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; led_alarm:u_led_alarm|led_cnt[2]                               ; led_alarm:u_led_alarm|led_cnt[2]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; led_alarm:u_led_alarm|led_cnt[5]                               ; led_alarm:u_led_alarm|led_cnt[5]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; led_alarm:u_led_alarm|led_cnt[23]                              ; led_alarm:u_led_alarm|led_cnt[23]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; data_gen:u_data_gen|rd_right_cnt[4]                            ; data_gen:u_data_gen|rd_right_cnt[4]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; data_gen:u_data_gen|rd_right_cnt[3]                            ; data_gen:u_data_gen|rd_right_cnt[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; data_gen:u_data_gen|rd_right_cnt[2]                            ; data_gen:u_data_gen|rd_right_cnt[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; led_alarm:u_led_alarm|led_cnt[3]                               ; led_alarm:u_led_alarm|led_cnt[3]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; led_alarm:u_led_alarm|led_cnt[8]                               ; led_alarm:u_led_alarm|led_cnt[8]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; led_alarm:u_led_alarm|led_cnt[10]                              ; led_alarm:u_led_alarm|led_cnt[10]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; led_alarm:u_led_alarm|led_cnt[12]                              ; led_alarm:u_led_alarm|led_cnt[12]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; led_alarm:u_led_alarm|led_cnt[18]                              ; led_alarm:u_led_alarm|led_cnt[18]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; led_alarm:u_led_alarm|led_cnt[14]                              ; led_alarm:u_led_alarm|led_cnt[14]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.731      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.731      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.742      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.724      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.743      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.594 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.862      ;
; 0.596 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.864      ;
; 0.597 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.603 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.871      ;
; 0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.609 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.877      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.720 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.735 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.785 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.053      ;
; 0.815 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.083      ;
; 0.818 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.086      ;
; 0.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.088      ;
; 0.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.088      ;
; 0.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.092      ;
; 0.832 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.100      ;
; 0.847 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
; 0.847 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
; 0.848 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.116      ;
; 0.848 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.116      ;
; 0.867 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.134      ;
; 0.976 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.244      ;
; 0.977 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.245      ;
; 1.012 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.049 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.317      ;
; 1.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.330      ;
; 1.066 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.334      ;
; 1.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.357      ;
; 1.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.366      ;
; 1.111 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.379      ;
; 1.111 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.379      ;
; 1.113 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.381      ;
; 1.114 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.382      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.383      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.384      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.385      ;
; 1.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.402      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.407      ;
; 1.150 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.419      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.154 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.422      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 2.066      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.734      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.755      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.731      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.743      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.740      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.733      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.722      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.725      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.725      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.725      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.739      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.736      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.728      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.875      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.181      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.202      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 1.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.229      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.551      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.535      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.526      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.533      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.535      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 3.514      ;
; 3.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.532      ;
; 3.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.541      ;
; 3.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.541      ;
; 3.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.541      ;
; 3.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.541      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[0]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[10]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[11]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[12]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[13]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[14]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[15]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[16]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[17]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[18]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[19]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[1]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[20]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[21]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[22]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[23]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[24]                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[2]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[3]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[4]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[5]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[6]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[7]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[8]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[9]                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[0]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[10]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[11]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[12]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[13]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[14]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[15]                        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[1]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[2]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[3]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[4]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[5]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[6]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[7]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[8]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[9]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[0]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[1]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[2]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[3]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[4]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[5]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[6]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[7]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[8]                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_t                                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag    ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_sec_addr[4]                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_start_en                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d0                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d1                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d0                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d1                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_sec_addr[8]                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_start_en                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                        ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                        ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                   ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                   ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                   ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                  ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                   ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                         ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                    ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                         ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                  ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                    ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                   ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a6~portb_address_reg0               ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a10~portb_address_reg0              ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a11~portb_address_reg0              ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a2~portb_address_reg0               ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a7~portb_address_reg0               ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a8~portb_address_reg0               ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a9~portb_address_reg0               ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a0~portb_address_reg0               ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a4~portb_address_reg0               ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a1~portb_address_reg0               ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a3~portb_address_reg0               ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a5~portb_address_reg0               ;
; 49.395 ; 49.611       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                        ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                         ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                         ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                    ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                              ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                             ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                             ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                             ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                             ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                    ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                         ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.221  ; 3.361  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.285  ; 7.117  ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; 4.591  ; 4.607  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; -3.765 ; -3.654 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.884  ; 0.737  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.363 ; -1.569 ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; -3.863 ; -3.867 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; 6.015  ; 6.003  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.336 ; 12.625 ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 5.445  ; 5.241  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 5.445  ; 5.241  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 7.563  ; 6.872  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 7.908  ; 7.453  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 7.448  ; 7.220  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 16.474 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 15.715 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.025 ; 10.326 ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 4.878  ; 4.681  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 4.878  ; 4.681  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 6.828  ; 6.176  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 6.602  ; 5.990  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 6.006  ; 5.565  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 15.877 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 15.146 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 8.238  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 8.400  ; 0.000         ;
; altera_reserved_tck                                   ; 46.859 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.186 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.251 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.736 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; sys_clk                                               ; 9.594  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.796  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.797  ; 0.000         ;
; altera_reserved_tck                                   ; 49.448 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.657      ;
; 8.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.657      ;
; 8.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.657      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.422      ;
; 8.529  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.365      ;
; 18.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.451      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.415      ;
; 18.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.379      ;
; 18.615 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.335      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.333      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.328      ;
; 18.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.315      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.311      ;
; 18.686 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.264      ;
; 18.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.245      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.234      ;
; 18.718 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.233      ;
; 18.721 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.230      ;
; 18.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.229      ;
; 18.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.228      ;
; 18.727 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.224      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.199      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.194      ;
; 18.801 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.150      ;
; 18.805 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.146      ;
; 18.843 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.108      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.105      ;
; 18.845 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.106      ;
; 18.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.101      ;
; 18.858 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.092      ;
; 18.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.090      ;
; 18.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.088      ;
; 18.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.087      ;
; 18.865 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.086      ;
; 18.867 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.083      ;
; 18.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.072      ;
; 18.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.072      ;
; 18.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.072      ;
; 18.880 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.070      ;
; 18.908 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.042      ;
; 18.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.037      ;
; 18.930 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.020      ;
; 18.942 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.009      ;
; 18.944 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.006      ;
; 18.946 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.005      ;
; 18.960 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.990      ;
; 18.979 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.971      ;
; 18.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.967      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.400  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.507      ;
; 8.438  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.469      ;
; 8.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.456      ;
; 8.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.456      ;
; 8.545  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.357      ;
; 8.545  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.357      ;
; 8.545  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.357      ;
; 8.545  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.357      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.343      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.343      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.343      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.343      ;
; 8.585  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.323      ;
; 8.585  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.323      ;
; 8.585  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.323      ;
; 8.585  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.323      ;
; 8.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.315      ;
; 8.602  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.307      ;
; 8.607  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.295      ;
; 8.616  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.286      ;
; 8.649  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.259      ;
; 8.705  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.203      ;
; 8.815  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.093      ;
; 8.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.920      ;
; 9.044  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.857      ;
; 9.044  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.857      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.856      ;
; 9.070  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.830      ;
; 9.084  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.816      ;
; 9.170  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.730      ;
; 9.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.714      ;
; 9.192  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.708      ;
; 9.193  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.707      ;
; 9.198  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.702      ;
; 9.199  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.701      ;
; 9.204  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.696      ;
; 9.207  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.693      ;
; 9.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.662      ;
; 9.354  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.546      ;
; 9.354  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.546      ;
; 9.359  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.541      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.447      ;
; 9.513  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.387      ;
; 9.520  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.380      ;
; 16.576 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.374      ;
; 16.649 ; data_gen:u_data_gen|wr_data_t[0]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.300      ;
; 16.747 ; data_gen:u_data_gen|wr_data_t[3]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.226      ;
; 16.758 ; data_gen:u_data_gen|wr_data_t[1]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.215      ;
; 16.783 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.167      ;
; 16.845 ; data_gen:u_data_gen|wr_data_t[2]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.128      ;
; 16.869 ; data_gen:u_data_gen|wr_data_t[5]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.104      ;
; 16.928 ; data_gen:u_data_gen|wr_data_t[4]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.045      ;
; 16.956 ; data_gen:u_data_gen|wr_data_t[7]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.017      ;
; 16.985 ; data_gen:u_data_gen|wr_data_t[9]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.988      ;
; 16.990 ; data_gen:u_data_gen|wr_data_t[6]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.983      ;
; 17.072 ; data_gen:u_data_gen|wr_data_t[8]                            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.901      ;
; 17.093 ; data_gen:u_data_gen|wr_data_t[11]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.880      ;
; 17.106 ; data_gen:u_data_gen|wr_data_t[13]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.867      ;
; 17.133 ; data_gen:u_data_gen|wr_data_t[10]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.840      ;
; 17.175 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.799      ;
; 17.186 ; data_gen:u_data_gen|wr_data_t[12]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.787      ;
; 17.242 ; data_gen:u_data_gen|wr_data_t[14]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.731      ;
; 17.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.650      ;
; 17.375 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.585      ;
; 17.399 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.575      ;
; 17.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.492      ;
; 17.479 ; data_gen:u_data_gen|wr_data_t[15]                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.494      ;
; 17.543 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.417      ;
; 17.566 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.408      ;
; 17.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.392      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.598 ; led_alarm:u_led_alarm|led_cnt[15]                           ; led_alarm:u_led_alarm|led_cnt[11]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.352      ;
; 17.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.349      ;
; 17.622 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[9]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.338      ;
; 17.654 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 2.320      ;
; 17.657 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.293      ;
; 17.657 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.293      ;
; 17.657 ; led_alarm:u_led_alarm|led_cnt[12]                           ; led_alarm:u_led_alarm|led_cnt[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.293      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.423      ;
; 46.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.415      ;
; 46.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.386      ;
; 46.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.374      ;
; 46.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.342      ;
; 46.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.276      ;
; 47.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.217      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.101      ;
; 47.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.069      ;
; 47.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.008      ;
; 47.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.882      ;
; 47.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.839      ;
; 47.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.813      ;
; 47.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.750      ;
; 47.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.749      ;
; 47.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.664      ;
; 47.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.654      ;
; 47.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.649      ;
; 47.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.637      ;
; 47.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.614      ;
; 48.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.809      ;
; 48.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.767      ;
; 48.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.740      ;
; 48.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.729      ;
; 48.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.679      ;
; 48.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.619      ;
; 48.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.609      ;
; 49.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 0.660      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.039      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.023      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.022      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.018      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
; 96.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.002      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; led_alarm:u_led_alarm|led_t                                    ; led_alarm:u_led_alarm|led_t                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_gen:u_data_gen|wr_sec_addr[8]                             ; data_gen:u_data_gen|wr_sec_addr[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_gen:u_data_gen|rd_sec_addr[4]                             ; data_gen:u_data_gen|rd_sec_addr[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_gen:u_data_gen|rd_right_cnt[0]                            ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_gen:u_data_gen|rd_comp_data[0]                            ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_gen:u_data_gen|wr_data_t[0]                               ; data_gen:u_data_gen|wr_data_t[0]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; data_gen:u_data_gen|rd_comp_data[15]                           ; data_gen:u_data_gen|rd_comp_data[15]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; led_alarm:u_led_alarm|led_cnt[24]                              ; led_alarm:u_led_alarm|led_cnt[24]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; data_gen:u_data_gen|rd_right_cnt[8]                            ; data_gen:u_data_gen|rd_right_cnt[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.225 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.236 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.361      ;
; 0.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.361      ;
; 0.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.362      ;
; 0.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.362      ;
; 0.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.363      ;
; 0.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.363      ;
; 0.244 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.365      ;
; 0.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.367      ;
; 0.257 ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_right_cnt[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en          ; data_gen:u_data_gen|rd_comp_data[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.291 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.295 ; led_alarm:u_led_alarm|led_cnt[11]                              ; led_alarm:u_led_alarm|led_cnt[11]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; led_alarm:u_led_alarm|led_cnt[9]                               ; led_alarm:u_led_alarm|led_cnt[9]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; data_gen:u_data_gen|rd_comp_data[2]                            ; data_gen:u_data_gen|rd_comp_data[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; led_alarm:u_led_alarm|led_cnt[2]                               ; led_alarm:u_led_alarm|led_cnt[2]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; led_alarm:u_led_alarm|led_cnt[5]                               ; led_alarm:u_led_alarm|led_cnt[5]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; led_alarm:u_led_alarm|led_cnt[7]                               ; led_alarm:u_led_alarm|led_cnt[7]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; led_alarm:u_led_alarm|led_cnt[10]                              ; led_alarm:u_led_alarm|led_cnt[10]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; led_alarm:u_led_alarm|led_cnt[13]                              ; led_alarm:u_led_alarm|led_cnt[13]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[17]                              ; led_alarm:u_led_alarm|led_cnt[17]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[1]                               ; led_alarm:u_led_alarm|led_cnt[1]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[3]                               ; led_alarm:u_led_alarm|led_cnt[3]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[8]                               ; led_alarm:u_led_alarm|led_cnt[8]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[12]                              ; led_alarm:u_led_alarm|led_cnt[12]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; led_alarm:u_led_alarm|led_cnt[15]                              ; led_alarm:u_led_alarm|led_cnt[15]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; data_gen:u_data_gen|rd_right_cnt[6]                            ; data_gen:u_data_gen|rd_right_cnt[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; data_gen:u_data_gen|rd_right_cnt[4]                            ; data_gen:u_data_gen|rd_right_cnt[4]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; data_gen:u_data_gen|rd_right_cnt[3]                            ; data_gen:u_data_gen|rd_right_cnt[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; data_gen:u_data_gen|rd_right_cnt[2]                            ; data_gen:u_data_gen|rd_right_cnt[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; data_gen:u_data_gen|rd_comp_data[3]                            ; data_gen:u_data_gen|rd_comp_data[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; led_alarm:u_led_alarm|led_cnt[4]                               ; led_alarm:u_led_alarm|led_cnt[4]                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; led_alarm:u_led_alarm|led_cnt[14]                              ; led_alarm:u_led_alarm|led_cnt[14]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.197 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.212 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.333      ;
; 0.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.318 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.326 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.356 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.478      ;
; 0.361 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.482      ;
; 0.364 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.485      ;
; 0.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.374 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.494      ;
; 0.384 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.505      ;
; 0.385 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.507      ;
; 0.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.560      ;
; 0.440 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.561      ;
; 0.445 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.570      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.481 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.602      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.613      ;
; 0.495 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.616      ;
; 0.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.623      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.635      ;
; 0.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.031      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.964      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.948      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.942      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.942      ;
; 98.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.942      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.938      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.953      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.954      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.952      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.946      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.947      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
; 98.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.939      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.867      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.027      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.047      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 0.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.064      ;
; 1.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.206      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.730      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.724      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.719      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.745      ;
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.745      ;
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.745      ;
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.745      ;
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.745      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------+
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[10]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[11]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[12]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[13]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[14]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[15]                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[1]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[2]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[3]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[4]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[5]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[6]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[7]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[8]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[9]                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[8]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[0]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[10]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[11]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[12]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[13]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[14]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[15]                         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[1]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[2]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[3]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[4]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[5]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[6]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[7]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[8]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_comp_data[9]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[0]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[1]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[2]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[3]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[4]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[5]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[6]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[7]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_right_cnt[8]                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_data_t[0]                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[12]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[13]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[14]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[15]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[16]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[17]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[18]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[19]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[20]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[21]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[22]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[23]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_cnt[24]                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_alarm:u_led_alarm|led_t                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]     ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------+
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[5]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[6]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[7]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[14]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[3]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[4]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[8]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[9]|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                        ;
; 9.979 ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                 ;
; 9.979 ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a11~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a1~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a3~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a5~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a7~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.465 ; 49.681       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.249  ; 1.555  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 2.818  ; 3.203  ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; 2.459  ; 3.078  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; -6.712 ; -6.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.716  ; 0.421  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.299 ; -0.580 ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; -2.085 ; -2.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; 7.842  ; 7.224  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.307  ; 6.800  ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 2.622  ; 2.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 2.622  ; 2.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 3.501  ; 3.623  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 3.678  ; 3.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 3.547  ; 3.583  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 12.941 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 13.160 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.131  ; 5.623  ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 2.336  ; 2.477  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 2.336  ; 2.477  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 3.134  ; 3.261  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 2.981  ; 3.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 2.766  ; 2.872  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 12.652 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 12.863 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 6.050  ; 0.186 ; 47.975   ; 0.736   ; 9.594               ;
;  altera_reserved_tck                                   ; 42.591 ; 0.186 ; 47.975   ; 0.736   ; 49.301              ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.328  ; 0.186 ; N/A      ; N/A     ; 9.715               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.050  ; 0.186 ; N/A      ; N/A     ; 9.715               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.247  ; 3.402  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.370  ; 7.276  ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; 5.192  ; 5.404  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; -3.006 ; -2.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.085  ; 0.991  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.299 ; -0.580 ; Rise       ; altera_reserved_tck                                   ;
; sd_miso             ; sys_clk             ; -2.085 ; -2.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso             ; sys_clk             ; 7.842  ; 7.224  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.138 ; 13.692 ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 5.815  ; 5.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 5.815  ; 5.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 7.995  ; 7.555  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 8.435  ; 8.140  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 7.985  ; 7.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 16.766 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 16.328 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.131  ; 5.623  ; Fall       ; altera_reserved_tck                                   ;
; led[*]              ; sys_clk             ; 2.336  ; 2.477  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 2.336  ; 2.477  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 3.134  ; 3.261  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs               ; sys_clk             ; 2.981  ; 3.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi             ; sys_clk             ; 2.766  ; 2.872  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk              ; sys_clk             ; 12.652 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk              ; sys_clk             ;        ; 12.863 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sd_clk              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sd_miso                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 5421     ; 0        ; 84       ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 3120     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 253      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 5421     ; 0        ; 84       ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 3120     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 253      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 167      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 167      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 448   ; 448  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Dec 27 14:37:45 2018
Info: Command: quartus_sta top_sd_rw -c top_sd_rw
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_sdcard_rw.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.050               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.328               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.591               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.975               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.723               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.445               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.245               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.515               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.050               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 48.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.273               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.570               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.301               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.238               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.400               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.859               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 49.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.251               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.736               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):     9.796               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.797               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.448               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Thu Dec 27 14:37:48 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


