

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_computeRow'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.147 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5012|     5012|  50.120 us|  50.120 us|  5012|  5012|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- computeRow  |     5010|     5010|        16|          5|          5|  1000|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 19 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 20 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wij_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 23 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 24 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp"   --->   Operation 25 'read' 'temp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %j_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln535 = store i32 %temp_read, i32 %temp_1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 27 'store' 'store_ln535' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_4_load = load i31 %j_4" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 29 'load' 'j_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i31 %j_4_load" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 30 'zext' 'zext_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.70ns)   --->   "%icmp_ln537 = icmp_slt  i32 %zext_ln537, i32 %Ni_read" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 31 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.66ns)   --->   "%add_ln537 = add i31 %j_4_load, i31 1" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 32 'add' 'add_ln537' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.cond.cleanup3.i.loopexit.exitStub, void %for.body4.i.split" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 33 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln537 = store i31 %add_ln537, i31 %j_4" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 34 'store' 'store_ln537' <Predicate = (icmp_ln537)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 35 [1/1] (3.65ns)   --->   "%Xi_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Xi_stream" [../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578]   --->   Operation 35 'read' 'Xi_stream_read' <Predicate = (icmp_ln537)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (3.65ns)   --->   "%Wij_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Wij_stream" [../src_hls/Prj.cpp:541->../src_hls/Prj.cpp:578]   --->   Operation 36 'read' 'Wij_stream_read' <Predicate = (icmp_ln537)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%Wij_val = bitcast i32 %Wij_stream_read" [../src_hls/Prj.cpp:541->../src_hls/Prj.cpp:578]   --->   Operation 37 'bitcast' 'Wij_val' <Predicate = (icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 38 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 39 [3/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 39 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 40 [2/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 40 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 41 [1/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 41 'fmul' 'mul7_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%Xi_val = bitcast i32 %Xi_stream_read" [../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578]   --->   Operation 42 'bitcast' 'Xi_val' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [4/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 43 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 44 [3/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 44 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 45 [2/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 45 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 46 [1/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 46 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.53>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%temp_1_load = load i32 %temp_1" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 47 'load' 'temp_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [6/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 48 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%temp_1_load_1 = load i32 %temp_1"   --->   Operation 59 'load' 'temp_1_load_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %temp_1_out, i32 %temp_1_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.53>
ST_12 : Operation 49 [5/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 49 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.53>
ST_13 : Operation 50 [4/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 50 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.53>
ST_14 : Operation 51 [3/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 51 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.53>
ST_15 : Operation 52 [2/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 52 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln539 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_4" [../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:578]   --->   Operation 53 'specpipeline' 'specpipeline_ln539' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:538->../src_hls/Prj.cpp:578]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 55 'specloopname' 'specloopname_ln537' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 56 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln535 = store i32 %temp_2, i32 %temp_1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 57 'store' 'store_ln535' <Predicate = true> <Delay = 1.61>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.body4.i" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 58 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.922ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j_4' [14]  (1.610 ns)
	'load' operation 31 bit ('j_4_load', ../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578) on local variable 'j_4' [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln537', ../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578) [20]  (2.702 ns)
	'store' operation 0 bit ('store_ln537', ../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578) of variable 'add_ln537', ../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578 on local variable 'j_4' [35]  (1.610 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	fifo read operation ('Xi_stream_read', ../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578) on port 'Xi_stream' (../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578) [28]  (3.650 ns)

 <State 3>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [32]  (5.784 ns)

 <State 4>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [32]  (5.784 ns)

 <State 5>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [32]  (5.784 ns)

 <State 6>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [32]  (5.784 ns)

 <State 7>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [33]  (5.784 ns)

 <State 8>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [33]  (5.784 ns)

 <State 9>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [33]  (5.784 ns)

 <State 10>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [33]  (5.784 ns)

 <State 11>: 5.537ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578 [24]  (0.000 ns)
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)

 <State 12>: 5.537ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)

 <State 13>: 5.537ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)

 <State 14>: 5.537ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)

 <State 15>: 5.537ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)

 <State 16>: 7.147ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578) [34]  (5.537 ns)
	'store' operation 0 bit ('store_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578 [36]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
