# vsim -suppress 3839 -c -do "/eecs/home/kanwarp/EECS-4201-project/project/pd0/verif/scripts/run.macro" /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.top 
# Start time: 16:44:33 on Sep 12,2025
# Loading sv_std.std
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.top
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.clockgen
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.design_wrapper
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.pd0
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.assign_xor
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.constants_pkg
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.alu_sv_unit
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.alu
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.reg_rst
# Loading /eecs/home/kanwarp/EECS-4201-project/project/pd0/work.three_stage_pipeline
# do /eecs/home/kanwarp/EECS-4201-project/project/pd0/verif/scripts/run.macro
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000001001, inp2=01100000000000000000000000000000, alusel=01, res=10100000000000000000000000001001
# [REG] inp=00000000000000000000000000001001, out=00000000000000000000000000001000
# [TSP] op1=00000000000000000000000000001001, op2=00100000000000000000000000000001, out=11111111111111111111111111110011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000001010, inp2=01010000000000000000000000000000, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000001010, out=00000000000000000000000000001001
# [TSP] op1=00000000000000000000000000001010, op2=10000000000000000000000000000001, out=11111111111111111111111111101011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000001011, inp2=01110000000000000000000000000000, alusel=11, res=01110000000000000000000000001011
# [REG] inp=00000000000000000000000000001011, out=00000000000000000000000000001010
# [TSP] op1=00000000000000000000000000001011, op2=10100000000000000000000000000001, out=11111111111111111111111111100010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000001100, inp2=11000000000000000000000000000000, alusel=00, res=11000000000000000000000000001100
# [REG] inp=00000000000000000000000000001100, out=00000000000000000000000000001011
# [TSP] op1=00000000000000000000000000001100, op2=01000000000000000000000000000001, out=11111111111111111111111111011000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000001101, inp2=11100000000000000000000000000000, alusel=01, res=00100000000000000000000000001101
# [REG] inp=00000000000000000000000000001101, out=00000000000000000000000000001100
# [TSP] op1=00000000000000000000000000001101, op2=01100000000000000000000000000001, out=11111111111111111111111111001101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000001110, inp2=11010000000000000000000000000000, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000001110, out=00000000000000000000000000001101
# [TSP] op1=00000000000000000000000000001110, op2=11000000000000000000000000000001, out=11111111111111111111111111000001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000001111, inp2=11110000000000000000000000000000, alusel=11, res=11110000000000000000000000001111
# [REG] inp=00000000000000000000000000001111, out=00000000000000000000000000001110
# [TSP] op1=00000000000000000000000000001111, op2=11100000000000000000000000000001, out=11111111111111111111111110110100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000010000, inp2=00000000000000000000000000000001, alusel=00, res=00000000000000000000000000010001
# [REG] inp=00000000000000000000000000010000, out=00000000000000000000000000001111
# [TSP] op1=00000000000000000000000000010000, op2=00000000000000000000000000000010, out=11111111111111111111111110100110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000010001, inp2=00100000000000000000000000000001, alusel=01, res=11100000000000000000000000010000
# [REG] inp=00000000000000000000000000010001, out=00000000000000000000000000010000
# [TSP] op1=00000000000000000000000000010001, op2=00100000000000000000000000000010, out=11111111111111111111111110010111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000010010, inp2=00010000000000000000000000000001, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000010010, out=00000000000000000000000000010001
# [TSP] op1=00000000000000000000000000010010, op2=10000000000000000000000000000010, out=11111111111111111111111110000111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000010011, inp2=00110000000000000000000000000001, alusel=11, res=00110000000000000000000000010011
# [REG] inp=00000000000000000000000000010011, out=00000000000000000000000000010010
# [TSP] op1=00000000000000000000000000010011, op2=10100000000000000000000000000010, out=11111111111111111111111101110110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000010100, inp2=10000000000000000000000000000001, alusel=00, res=10000000000000000000000000010101
# [REG] inp=00000000000000000000000000010100, out=00000000000000000000000000010011
# [TSP] op1=00000000000000000000000000010100, op2=01000000000000000000000000000010, out=11111111111111111111111101100100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000010101, inp2=10100000000000000000000000000001, alusel=01, res=01100000000000000000000000010100
# [REG] inp=00000000000000000000000000010101, out=00000000000000000000000000010100
# [TSP] op1=00000000000000000000000000010101, op2=01100000000000000000000000000010, out=11111111111111111111111101010001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000010110, inp2=10010000000000000000000000000001, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000010110, out=00000000000000000000000000010101
# [TSP] op1=00000000000000000000000000010110, op2=11000000000000000000000000000010, out=11111111111111111111111100111101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000010111, inp2=10110000000000000000000000000001, alusel=11, res=10110000000000000000000000010111
# [REG] inp=00000000000000000000000000010111, out=00000000000000000000000000010110
# [TSP] op1=00000000000000000000000000010111, op2=11100000000000000000000000000010, out=11111111111111111111111100101000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000011000, inp2=01000000000000000000000000000001, alusel=00, res=01000000000000000000000000011001
# [REG] inp=00000000000000000000000000011000, out=00000000000000000000000000010111
# [TSP] op1=00000000000000000000000000011000, op2=00000000000000000000000000000011, out=11111111111111111111111100010010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000011001, inp2=01100000000000000000000000000001, alusel=01, res=10100000000000000000000000011000
# [REG] inp=00000000000000000000000000011001, out=00000000000000000000000000011000
# [TSP] op1=00000000000000000000000000011001, op2=00100000000000000000000000000011, out=11111111111111111111111011111011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000011010, inp2=01010000000000000000000000000001, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000011010, out=00000000000000000000000000011001
# [TSP] op1=00000000000000000000000000011010, op2=10000000000000000000000000000011, out=11111111111111111111111011100011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000011011, inp2=01110000000000000000000000000001, alusel=11, res=01110000000000000000000000011011
# [REG] inp=00000000000000000000000000011011, out=00000000000000000000000000011010
# [TSP] op1=00000000000000000000000000011011, op2=10100000000000000000000000000011, out=11111111111111111111111011001010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000011100, inp2=11000000000000000000000000000001, alusel=00, res=11000000000000000000000000011101
# [REG] inp=00000000000000000000000000011100, out=00000000000000000000000000011011
# [TSP] op1=00000000000000000000000000011100, op2=01000000000000000000000000000011, out=11111111111111111111111010110000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000011101, inp2=11100000000000000000000000000001, alusel=01, res=00100000000000000000000000011100
# [REG] inp=00000000000000000000000000011101, out=00000000000000000000000000011100
# [TSP] op1=00000000000000000000000000011101, op2=01100000000000000000000000000011, out=11111111111111111111111010010101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000011110, inp2=11010000000000000000000000000001, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000000011110, out=00000000000000000000000000011101
# [TSP] op1=00000000000000000000000000011110, op2=11000000000000000000000000000011, out=11111111111111111111111001111001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000011111, inp2=11110000000000000000000000000001, alusel=11, res=11110000000000000000000000011111
# [REG] inp=00000000000000000000000000011111, out=00000000000000000000000000011110
# [TSP] op1=00000000000000000000000000011111, op2=11100000000000000000000000000011, out=11111111111111111111111001011100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000100000, inp2=00000000000000000000000000000010, alusel=00, res=00000000000000000000000000100010
# [REG] inp=00000000000000000000000000100000, out=00000000000000000000000000011111
# [TSP] op1=00000000000000000000000000100000, op2=00000000000000000000000000000100, out=11111111111111111111111000111110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000100001, inp2=00100000000000000000000000000010, alusel=01, res=11100000000000000000000000011111
# [REG] inp=00000000000000000000000000100001, out=00000000000000000000000000100000
# [TSP] op1=00000000000000000000000000100001, op2=00100000000000000000000000000100, out=11111111111111111111111000011111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000100010, inp2=00010000000000000000000000000010, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000100010, out=00000000000000000000000000100001
# [TSP] op1=00000000000000000000000000100010, op2=10000000000000000000000000000100, out=11111111111111111111110111111111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000100011, inp2=00110000000000000000000000000010, alusel=11, res=00110000000000000000000000100011
# [REG] inp=00000000000000000000000000100011, out=00000000000000000000000000100010
# [TSP] op1=00000000000000000000000000100011, op2=10100000000000000000000000000100, out=11111111111111111111110111011110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000100100, inp2=10000000000000000000000000000010, alusel=00, res=10000000000000000000000000100110
# [REG] inp=00000000000000000000000000100100, out=00000000000000000000000000100011
# [TSP] op1=00000000000000000000000000100100, op2=01000000000000000000000000000100, out=11111111111111111111110110111100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000100101, inp2=10100000000000000000000000000010, alusel=01, res=01100000000000000000000000100011
# [REG] inp=00000000000000000000000000100101, out=00000000000000000000000000100100
# [TSP] op1=00000000000000000000000000100101, op2=01100000000000000000000000000100, out=11111111111111111111110110011001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000100110, inp2=10010000000000000000000000000010, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000100110, out=00000000000000000000000000100101
# [TSP] op1=00000000000000000000000000100110, op2=11000000000000000000000000000100, out=11111111111111111111110101110101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000100111, inp2=10110000000000000000000000000010, alusel=11, res=10110000000000000000000000100111
# [REG] inp=00000000000000000000000000100111, out=00000000000000000000000000100110
# [TSP] op1=00000000000000000000000000100111, op2=11100000000000000000000000000100, out=11111111111111111111110101010000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000101000, inp2=01000000000000000000000000000010, alusel=00, res=01000000000000000000000000101010
# [REG] inp=00000000000000000000000000101000, out=00000000000000000000000000100111
# [TSP] op1=00000000000000000000000000101000, op2=00000000000000000000000000000101, out=11111111111111111111110100101010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000101001, inp2=01100000000000000000000000000010, alusel=01, res=10100000000000000000000000100111
# [REG] inp=00000000000000000000000000101001, out=00000000000000000000000000101000
# [TSP] op1=00000000000000000000000000101001, op2=00100000000000000000000000000101, out=11111111111111111111110100000011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000101010, inp2=01010000000000000000000000000010, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000101010, out=00000000000000000000000000101001
# [TSP] op1=00000000000000000000000000101010, op2=10000000000000000000000000000101, out=11111111111111111111110011011011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000101011, inp2=01110000000000000000000000000010, alusel=11, res=01110000000000000000000000101011
# [REG] inp=00000000000000000000000000101011, out=00000000000000000000000000101010
# [TSP] op1=00000000000000000000000000101011, op2=10100000000000000000000000000101, out=11111111111111111111110010110010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000101100, inp2=11000000000000000000000000000010, alusel=00, res=11000000000000000000000000101110
# [REG] inp=00000000000000000000000000101100, out=00000000000000000000000000101011
# [TSP] op1=00000000000000000000000000101100, op2=01000000000000000000000000000101, out=11111111111111111111110010001000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000101101, inp2=11100000000000000000000000000010, alusel=01, res=00100000000000000000000000101011
# [REG] inp=00000000000000000000000000101101, out=00000000000000000000000000101100
# [TSP] op1=00000000000000000000000000101101, op2=01100000000000000000000000000101, out=11111111111111111111110001011101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000101110, inp2=11010000000000000000000000000010, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000101110, out=00000000000000000000000000101101
# [TSP] op1=00000000000000000000000000101110, op2=11000000000000000000000000000101, out=11111111111111111111110000110001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000101111, inp2=11110000000000000000000000000010, alusel=11, res=11110000000000000000000000101111
# [REG] inp=00000000000000000000000000101111, out=00000000000000000000000000101110
# [TSP] op1=00000000000000000000000000101111, op2=11100000000000000000000000000101, out=11111111111111111111110000000100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000110000, inp2=00000000000000000000000000000011, alusel=00, res=00000000000000000000000000110011
# [REG] inp=00000000000000000000000000110000, out=00000000000000000000000000101111
# [TSP] op1=00000000000000000000000000110000, op2=00000000000000000000000000000110, out=11111111111111111111101111010110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000110001, inp2=00100000000000000000000000000011, alusel=01, res=11100000000000000000000000101110
# [REG] inp=00000000000000000000000000110001, out=00000000000000000000000000110000
# [TSP] op1=00000000000000000000000000110001, op2=00100000000000000000000000000110, out=11111111111111111111101110100111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000110010, inp2=00010000000000000000000000000011, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000110010, out=00000000000000000000000000110001
# [TSP] op1=00000000000000000000000000110010, op2=10000000000000000000000000000110, out=11111111111111111111101101110111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000110011, inp2=00110000000000000000000000000011, alusel=11, res=00110000000000000000000000110011
# [REG] inp=00000000000000000000000000110011, out=00000000000000000000000000110010
# [TSP] op1=00000000000000000000000000110011, op2=10100000000000000000000000000110, out=11111111111111111111101101000110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000110100, inp2=10000000000000000000000000000011, alusel=00, res=10000000000000000000000000110111
# [REG] inp=00000000000000000000000000110100, out=00000000000000000000000000110011
# [TSP] op1=00000000000000000000000000110100, op2=01000000000000000000000000000110, out=11111111111111111111101100010100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000110101, inp2=10100000000000000000000000000011, alusel=01, res=01100000000000000000000000110010
# [REG] inp=00000000000000000000000000110101, out=00000000000000000000000000110100
# [TSP] op1=00000000000000000000000000110101, op2=01100000000000000000000000000110, out=11111111111111111111101011100001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000110110, inp2=10010000000000000000000000000011, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000110110, out=00000000000000000000000000110101
# [TSP] op1=00000000000000000000000000110110, op2=11000000000000000000000000000110, out=11111111111111111111101010101101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000110111, inp2=10110000000000000000000000000011, alusel=11, res=10110000000000000000000000110111
# [REG] inp=00000000000000000000000000110111, out=00000000000000000000000000110110
# [TSP] op1=00000000000000000000000000110111, op2=11100000000000000000000000000110, out=11111111111111111111101001111000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000111000, inp2=01000000000000000000000000000011, alusel=00, res=01000000000000000000000000111011
# [REG] inp=00000000000000000000000000111000, out=00000000000000000000000000110111
# [TSP] op1=00000000000000000000000000111000, op2=00000000000000000000000000000111, out=11111111111111111111101001000010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000111001, inp2=01100000000000000000000000000011, alusel=01, res=10100000000000000000000000110110
# [REG] inp=00000000000000000000000000111001, out=00000000000000000000000000111000
# [TSP] op1=00000000000000000000000000111001, op2=00100000000000000000000000000111, out=11111111111111111111101000001011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000111010, inp2=01010000000000000000000000000011, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000111010, out=00000000000000000000000000111001
# [TSP] op1=00000000000000000000000000111010, op2=10000000000000000000000000000111, out=11111111111111111111100111010011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000111011, inp2=01110000000000000000000000000011, alusel=11, res=01110000000000000000000000111011
# [REG] inp=00000000000000000000000000111011, out=00000000000000000000000000111010
# [TSP] op1=00000000000000000000000000111011, op2=10100000000000000000000000000111, out=11111111111111111111100110011010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000000111100, inp2=11000000000000000000000000000011, alusel=00, res=11000000000000000000000000111111
# [REG] inp=00000000000000000000000000111100, out=00000000000000000000000000111011
# [TSP] op1=00000000000000000000000000111100, op2=01000000000000000000000000000111, out=11111111111111111111100101100000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000000111101, inp2=11100000000000000000000000000011, alusel=01, res=00100000000000000000000000111010
# [REG] inp=00000000000000000000000000111101, out=00000000000000000000000000111100
# [TSP] op1=00000000000000000000000000111101, op2=01100000000000000000000000000111, out=11111111111111111111100100100101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000000111110, inp2=11010000000000000000000000000011, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000000111110, out=00000000000000000000000000111101
# [TSP] op1=00000000000000000000000000111110, op2=11000000000000000000000000000111, out=11111111111111111111100011101001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000000111111, inp2=11110000000000000000000000000011, alusel=11, res=11110000000000000000000000111111
# [REG] inp=00000000000000000000000000111111, out=00000000000000000000000000111110
# [TSP] op1=00000000000000000000000000111111, op2=11100000000000000000000000000111, out=11111111111111111111100010101100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001000000, inp2=00000000000000000000000000000100, alusel=00, res=00000000000000000000000001000100
# [REG] inp=00000000000000000000000001000000, out=00000000000000000000000000111111
# [TSP] op1=00000000000000000000000001000000, op2=00000000000000000000000000001000, out=11111111111111111111100001101110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001000001, inp2=00100000000000000000000000000100, alusel=01, res=11100000000000000000000000111101
# [REG] inp=00000000000000000000000001000001, out=00000000000000000000000001000000
# [TSP] op1=00000000000000000000000001000001, op2=00100000000000000000000000001000, out=11111111111111111111100000101111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001000010, inp2=00010000000000000000000000000100, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000001000010, out=00000000000000000000000001000001
# [TSP] op1=00000000000000000000000001000010, op2=10000000000000000000000000001000, out=11111111111111111111011111101111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001000011, inp2=00110000000000000000000000000100, alusel=11, res=00110000000000000000000001000111
# [REG] inp=00000000000000000000000001000011, out=00000000000000000000000001000010
# [TSP] op1=00000000000000000000000001000011, op2=10100000000000000000000000001000, out=11111111111111111111011110101110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001000100, inp2=10000000000000000000000000000100, alusel=00, res=10000000000000000000000001001000
# [REG] inp=00000000000000000000000001000100, out=00000000000000000000000001000011
# [TSP] op1=00000000000000000000000001000100, op2=01000000000000000000000000001000, out=11111111111111111111011101101100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001000101, inp2=10100000000000000000000000000100, alusel=01, res=01100000000000000000000001000001
# [REG] inp=00000000000000000000000001000101, out=00000000000000000000000001000100
# [TSP] op1=00000000000000000000000001000101, op2=01100000000000000000000000001000, out=11111111111111111111011100101001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001000110, inp2=10010000000000000000000000000100, alusel=10, res=00000000000000000000000000000100
# [REG] inp=00000000000000000000000001000110, out=00000000000000000000000001000101
# [TSP] op1=00000000000000000000000001000110, op2=11000000000000000000000000001000, out=11111111111111111111011011100101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001000111, inp2=10110000000000000000000000000100, alusel=11, res=10110000000000000000000001000111
# [REG] inp=00000000000000000000000001000111, out=00000000000000000000000001000110
# [TSP] op1=00000000000000000000000001000111, op2=11100000000000000000000000001000, out=11111111111111111111011010100000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001001000, inp2=01000000000000000000000000000100, alusel=00, res=01000000000000000000000001001100
# [REG] inp=00000000000000000000000001001000, out=00000000000000000000000001000111
# [TSP] op1=00000000000000000000000001001000, op2=00000000000000000000000000001001, out=11111111111111111111011001011010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001001001, inp2=01100000000000000000000000000100, alusel=01, res=10100000000000000000000001000101
# [REG] inp=00000000000000000000000001001001, out=00000000000000000000000001001000
# [TSP] op1=00000000000000000000000001001001, op2=00100000000000000000000000001001, out=11111111111111111111011000010011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001001010, inp2=01010000000000000000000000000100, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000001001010, out=00000000000000000000000001001001
# [TSP] op1=00000000000000000000000001001010, op2=10000000000000000000000000001001, out=11111111111111111111010111001011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001001011, inp2=01110000000000000000000000000100, alusel=11, res=01110000000000000000000001001111
# [REG] inp=00000000000000000000000001001011, out=00000000000000000000000001001010
# [TSP] op1=00000000000000000000000001001011, op2=10100000000000000000000000001001, out=11111111111111111111010110000010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001001100, inp2=11000000000000000000000000000100, alusel=00, res=11000000000000000000000001010000
# [REG] inp=00000000000000000000000001001100, out=00000000000000000000000001001011
# [TSP] op1=00000000000000000000000001001100, op2=01000000000000000000000000001001, out=11111111111111111111010100111000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001001101, inp2=11100000000000000000000000000100, alusel=01, res=00100000000000000000000001001001
# [REG] inp=00000000000000000000000001001101, out=00000000000000000000000001001100
# [TSP] op1=00000000000000000000000001001101, op2=01100000000000000000000000001001, out=11111111111111111111010011101101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001001110, inp2=11010000000000000000000000000100, alusel=10, res=00000000000000000000000000000100
# [REG] inp=00000000000000000000000001001110, out=00000000000000000000000001001101
# [TSP] op1=00000000000000000000000001001110, op2=11000000000000000000000000001001, out=11111111111111111111010010100001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001001111, inp2=11110000000000000000000000000100, alusel=11, res=11110000000000000000000001001111
# [REG] inp=00000000000000000000000001001111, out=00000000000000000000000001001110
# [TSP] op1=00000000000000000000000001001111, op2=11100000000000000000000000001001, out=11111111111111111111010001010100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001010000, inp2=00000000000000000000000000000101, alusel=00, res=00000000000000000000000001010101
# [REG] inp=00000000000000000000000001010000, out=00000000000000000000000001001111
# [TSP] op1=00000000000000000000000001010000, op2=00000000000000000000000000001010, out=11111111111111111111010000000110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001010001, inp2=00100000000000000000000000000101, alusel=01, res=11100000000000000000000001001100
# [REG] inp=00000000000000000000000001010001, out=00000000000000000000000001010000
# [TSP] op1=00000000000000000000000001010001, op2=00100000000000000000000000001010, out=11111111111111111111001110110111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001010010, inp2=00010000000000000000000000000101, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000001010010, out=00000000000000000000000001010001
# [TSP] op1=00000000000000000000000001010010, op2=10000000000000000000000000001010, out=11111111111111111111001101100111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001010011, inp2=00110000000000000000000000000101, alusel=11, res=00110000000000000000000001010111
# [REG] inp=00000000000000000000000001010011, out=00000000000000000000000001010010
# [TSP] op1=00000000000000000000000001010011, op2=10100000000000000000000000001010, out=11111111111111111111001100010110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001010100, inp2=10000000000000000000000000000101, alusel=00, res=10000000000000000000000001011001
# [REG] inp=00000000000000000000000001010100, out=00000000000000000000000001010011
# [TSP] op1=00000000000000000000000001010100, op2=01000000000000000000000000001010, out=11111111111111111111001011000100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001010101, inp2=10100000000000000000000000000101, alusel=01, res=01100000000000000000000001010000
# [REG] inp=00000000000000000000000001010101, out=00000000000000000000000001010100
# [TSP] op1=00000000000000000000000001010101, op2=01100000000000000000000000001010, out=11111111111111111111001001110001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001010110, inp2=10010000000000000000000000000101, alusel=10, res=00000000000000000000000000000100
# [REG] inp=00000000000000000000000001010110, out=00000000000000000000000001010101
# [TSP] op1=00000000000000000000000001010110, op2=11000000000000000000000000001010, out=11111111111111111111001000011101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001010111, inp2=10110000000000000000000000000101, alusel=11, res=10110000000000000000000001010111
# [REG] inp=00000000000000000000000001010111, out=00000000000000000000000001010110
# [TSP] op1=00000000000000000000000001010111, op2=11100000000000000000000000001010, out=11111111111111111111000111001000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001011000, inp2=01000000000000000000000000000101, alusel=00, res=01000000000000000000000001011101
# [REG] inp=00000000000000000000000001011000, out=00000000000000000000000001010111
# [TSP] op1=00000000000000000000000001011000, op2=00000000000000000000000000001011, out=11111111111111111111000101110010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001011001, inp2=01100000000000000000000000000101, alusel=01, res=10100000000000000000000001010100
# [REG] inp=00000000000000000000000001011001, out=00000000000000000000000001011000
# [TSP] op1=00000000000000000000000001011001, op2=00100000000000000000000000001011, out=11111111111111111111000100011011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001011010, inp2=01010000000000000000000000000101, alusel=10, res=00000000000000000000000000000000
# [REG] inp=00000000000000000000000001011010, out=00000000000000000000000001011001
# [TSP] op1=00000000000000000000000001011010, op2=10000000000000000000000000001011, out=11111111111111111111000011000011
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001011011, inp2=01110000000000000000000000000101, alusel=11, res=01110000000000000000000001011111
# [REG] inp=00000000000000000000000001011011, out=00000000000000000000000001011010
# [TSP] op1=00000000000000000000000001011011, op2=10100000000000000000000000001011, out=11111111111111111111000001101010
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001011100, inp2=11000000000000000000000000000101, alusel=00, res=11000000000000000000000001100001
# [REG] inp=00000000000000000000000001011100, out=00000000000000000000000001011011
# [TSP] op1=00000000000000000000000001011100, op2=01000000000000000000000000001011, out=11111111111111111111000000010000
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001011101, inp2=11100000000000000000000000000101, alusel=01, res=00100000000000000000000001011000
# [REG] inp=00000000000000000000000001011101, out=00000000000000000000000001011100
# [TSP] op1=00000000000000000000000001011101, op2=01100000000000000000000000001011, out=11111111111111111110111110110101
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001011110, inp2=11010000000000000000000000000101, alusel=10, res=00000000000000000000000000000100
# [REG] inp=00000000000000000000000001011110, out=00000000000000000000000001011101
# [TSP] op1=00000000000000000000000001011110, op2=11000000000000000000000000001011, out=11111111111111111110111101011001
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=1, res=0
# [ALU] inp1=00000000000000000000000001011111, inp2=11110000000000000000000000000101, alusel=11, res=11110000000000000000000001011111
# [REG] inp=00000000000000000000000001011111, out=00000000000000000000000001011110
# [TSP] op1=00000000000000000000000001011111, op2=11100000000000000000000000001011, out=11111111111111111110111011111100
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=0, res=0
# [ALU] inp1=00000000000000000000000001100000, inp2=00000000000000000000000000000110, alusel=00, res=00000000000000000000000001100110
# [REG] inp=00000000000000000000000001100000, out=00000000000000000000000001011111
# [TSP] op1=00000000000000000000000001100000, op2=00000000000000000000000000001100, out=11111111111111111110111010011110
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=1, op2=0, res=1
# [ALU] inp1=00000000000000000000000001100001, inp2=00100000000000000000000000000110, alusel=01, res=11100000000000000000000001011011
# [REG] inp=00000000000000000000000001100001, out=00000000000000000000000001100000
# [TSP] op1=00000000000000000000000001100001, op2=00100000000000000000000000001100, out=11111111111111111110111000111111
#  clk = 1
###########
#  clk = 0
# [ASSIGN_XOR] op1=0, op2=1, res=1
# [ALU] inp1=00000000000000000000000001100010, inp2=00010000000000000000000000000110, alusel=10, res=00000000000000000000000000000010
# [REG] inp=00000000000000000000000001100010, out=00000000000000000000000001100001
# [TSP] op1=00000000000000000000000001100010, op2=10000000000000000000000000001100, out=11111111111111111110110111011111
#  clk = 1
###########
#  clk = 0
# [PD0] No error encountered
# ** Note: $finish    : /eecs/home/kanwarp/EECS-4201-project/project/pd0/verif/tests/test_pd.sv(30)
#    Time: 201 ps  Iteration: 1  Instance: /top
# End time: 16:44:33 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
