INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/imports/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/imports/new/rca_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/new/ripple_carry_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_tb
INFO: [VRFC 10-2458] undeclared symbol cout1, assumed default net type wire [C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/new/ripple_carry_tb.v:35]
