/*
 * ESPRSSIF MIT License
 *
 * Copyright (c) 2015 <ESPRESSIF SYSTEMS (SHANGHAI) PTE LTD>
 *
 * Permission is hereby granted for use on ESPRESSIF SYSTEMS ESP32 only, in which case,
 * it is free of charge, to any person obtaining a copy of this software and associated
 * documentation files (the "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the Software is furnished
 * to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all copies or
 * substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef _RTC_CNTL_REG_H
#define _RTC_CNTL_REG_H

#define RTC_OPTIONS0 (DR_REG_RTCCNTL_BASE + 0x0)
#define RTC_CNTL_SW_SYS_RST (BIT(31))
#define RTC_CNTL_SW_SYS_RST_S 31
#define RTC_CNTL_DG_WRAP_FORCE_NORST (BIT(30))
#define RTC_CNTL_DG_WRAP_FORCE_NORST_S 30
#define RTC_CNTL_DG_WRAP_FORCE_RST (BIT(29))
#define RTC_CNTL_DG_WRAP_FORCE_RST_S 29
#define RTC_CNTL_ANALOG_FORCE_NOISO (BIT(28))
#define RTC_CNTL_ANALOG_FORCE_NOISO_S 28
#define RTC_CNTL_PLL_FORCE_NOISO (BIT(27))
#define RTC_CNTL_PLL_FORCE_NOISO_S 27
#define RTC_CNTL_XTL_FORCE_NOISO (BIT(26))
#define RTC_CNTL_XTL_FORCE_NOISO_S 26
#define RTC_CNTL_ANALOG_FORCE_ISO (BIT(25))
#define RTC_CNTL_ANALOG_FORCE_ISO_S 25
#define RTC_CNTL_PLL_FORCE_ISO (BIT(24))
#define RTC_CNTL_PLL_FORCE_ISO_S 24
#define RTC_CNTL_XTL_FORCE_ISO (BIT(23))
#define RTC_CNTL_XTL_FORCE_ISO_S 23
#define RTC_CNTL_BIAS_CORE_FORCE_PU (BIT(22))
#define RTC_CNTL_BIAS_CORE_FORCE_PU_S 22
#define RTC_CNTL_BIAS_CORE_FORCE_PD (BIT(21))
#define RTC_CNTL_BIAS_CORE_FORCE_PD_S 21
#define RTC_CNTL_BIAS_CORE_FOLW_12M (BIT(20))
#define RTC_CNTL_BIAS_CORE_FOLW_12M_S 20
#define RTC_CNTL_BIAS_I2C_FORCE_PU (BIT(19))
#define RTC_CNTL_BIAS_I2C_FORCE_PU_S 19
#define RTC_CNTL_BIAS_I2C_FORCE_PD (BIT(18))
#define RTC_CNTL_BIAS_I2C_FORCE_PD_S 18
#define RTC_CNTL_BIAS_I2C_FOLW_12M (BIT(17))
#define RTC_CNTL_BIAS_I2C_FOLW_12M_S 17
#define RTC_CNTL_BIAS_FORCE_NOSLEEP (BIT(16))
#define RTC_CNTL_BIAS_FORCE_NOSLEEP_S 16
#define RTC_CNTL_BIAS_FORCE_SLEEP (BIT(15))
#define RTC_CNTL_BIAS_FORCE_SLEEP_S 15
#define RTC_CNTL_BIAS_SLEEP_FOLW_12M (BIT(14))
#define RTC_CNTL_BIAS_SLEEP_FOLW_12M_S 14
#define RTC_CNTL_XTL_FORCE_PU (BIT(13))
#define RTC_CNTL_XTL_FORCE_PU_S 13
#define RTC_CNTL_XTL_FORCE_PD (BIT(12))
#define RTC_CNTL_XTL_FORCE_PD_S 12
#define RTC_CNTL_BBPLL_FORCE_PU (BIT(11))
#define RTC_CNTL_BBPLL_FORCE_PU_S 11
#define RTC_CNTL_BBPLL_FORCE_PD (BIT(10))
#define RTC_CNTL_BBPLL_FORCE_PD_S 10
#define RTC_CNTL_BBPLL_I2C_FORCE_PU (BIT(9))
#define RTC_CNTL_BBPLL_I2C_FORCE_PU_S 9
#define RTC_CNTL_BBPLL_I2C_FORCE_PD (BIT(8))
#define RTC_CNTL_BBPLL_I2C_FORCE_PD_S 8
#define RTC_CNTL_SW_PROCPU_RST (BIT(7))
#define RTC_CNTL_SW_PROCPU_RST_S 7
#define RTC_CNTL_SW_APPCPU_RST (BIT(6))
#define RTC_CNTL_SW_APPCPU_RST_S 6
#define RTC_CNTL_SW_STALL_PROCPU_C0 0x00000003
#define RTC_CNTL_SW_STALL_PROCPU_C0_S 4
#define RTC_CNTL_SW_STALL_APPCPU_C0 0x00000003
#define RTC_CNTL_SW_STALL_APPCPU_C0_S 2

#define RTC_SLP_TIMER0 (DR_REG_RTCCNTL_BASE + 0x4)
#define RTC_CNTL_SLP_VAL_LO 0xFFFFFFFF
#define RTC_CNTL_SLP_VAL_LO_S 0

#define RTC_SLP_TIMER1 (DR_REG_RTCCNTL_BASE + 0x8)
#define RTC_CNTL_SLP_VAL_HI 0xFFFFFFFF
#define RTC_CNTL_SLP_VAL_HI_S 0

#define RTC_TIME_UPDATE (DR_REG_RTCCNTL_BASE + 0xc)
#define RTC_CNTL_RTC_TIME_UPDATE (BIT(31))
#define RTC_CNTL_RTC_TIME_UPDATE_S 31
#define RTC_CNTL_RTC_TIME_VALID (BIT(30))
#define RTC_CNTL_RTC_TIME_VALID_S 30

#define RTC_TIME0 (DR_REG_RTCCNTL_BASE + 0x10)
#define RTC_CNTL_RTC_TIME_LO 0xFFFFFFFF
#define RTC_CNTL_RTC_TIME_LO_S 0

#define RTC_TIME1 (DR_REG_RTCCNTL_BASE + 0x14)
#define RTC_CNTL_RTC_TIME_HI 0xFFFFFFFF
#define RTC_CNTL_RTC_TIME_HI_S 0

#define RTC_STATE0 (DR_REG_RTCCNTL_BASE + 0x18)
#define RTC_CNTL_SLEEP_EN (BIT(31))
#define RTC_CNTL_SLEEP_EN_S 31
#define RTC_CNTL_SLP_REJECT (BIT(30))
#define RTC_CNTL_SLP_REJECT_S 30
#define RTC_CNTL_SLP_WAKEUP (BIT(29))
#define RTC_CNTL_SLP_WAKEUP_S 29
#define RTC_CNTL_SDIO_ACTIVE_IND (BIT(28))
#define RTC_CNTL_SDIO_ACTIVE_IND_S 28
#define RTC_CNTL_SET_WRAP_BACK (BIT(27))
#define RTC_CNTL_SET_WRAP_BACK_S 27
#define RTC_CNTL_CLR_WRAP_BACK (BIT(26))
#define RTC_CNTL_CLR_WRAP_BACK_S 26
#define RTC_CNTL_WRAP_BACK (BIT(25))
#define RTC_CNTL_WRAP_BACK_S 25
#define RTC_CNTL_SAR_SLP_TIMER_EN (BIT(24))
#define RTC_CNTL_SAR_SLP_TIMER_EN_S 24
#define RTC_CNTL_TOUCH_SLP_TIMER_EN (BIT(23))
#define RTC_CNTL_TOUCH_SLP_TIMER_EN_S 23
#define RTC_CNTL_APB2RTC_BRIDGE_SEL (BIT(22))
#define RTC_CNTL_APB2RTC_BRIDGE_SEL_S 22

#define RTC_TIMER1 (DR_REG_RTCCNTL_BASE + 0x1c)
#define RTC_CNTL_PLL_BUF_WAIT 0x000000FF
#define RTC_CNTL_PLL_BUF_WAIT_S 24
#define RTC_CNTL_XTL_BUF_WAIT 0x000003FF
#define RTC_CNTL_XTL_BUF_WAIT_S 14
#define RTC_CNTL_CK12M_WAIT 0x000000FF
#define RTC_CNTL_CK12M_WAIT_S 6
#define RTC_CNTL_CPU_STALL_WAIT 0x0000001F
#define RTC_CNTL_CPU_STALL_WAIT_S 1
#define RTC_CNTL_CPU_STALL_EN (BIT(0))
#define RTC_CNTL_CPU_STALL_EN_S 0

#define RTC_TIMER2 (DR_REG_RTCCNTL_BASE + 0x20)
#define RTC_CNTL_MIN_TIME_CK12M_OFF 0x000000FF
#define RTC_CNTL_MIN_TIME_CK12M_OFF_S 24
#define RTC_CNTL_SAR_TOUCH_START_WAIT 0x000001FF
#define RTC_CNTL_SAR_TOUCH_START_WAIT_S 15

#define RTC_TIMER3 (DR_REG_RTCCNTL_BASE + 0x24)
#define RTC_CNTL_APPIRAM_POWERUP_TIMER 0x0000007F
#define RTC_CNTL_APPIRAM_POWERUP_TIMER_S 25
#define RTC_CNTL_APPIRAM_WAIT_TIMER 0x000001FF
#define RTC_CNTL_APPIRAM_WAIT_TIMER_S 16
#define RTC_CNTL_BB_POWERUP_TIMER 0x0000007F
#define RTC_CNTL_BB_POWERUP_TIMER_S 9
#define RTC_CNTL_BB_WAIT_TIMER 0x000001FF
#define RTC_CNTL_BB_WAIT_TIMER_S 0

#define RTC_TIMER4 (DR_REG_RTCCNTL_BASE + 0x28)
#define RTC_CNTL_DG_WRAP_POWERUP_TIMER 0x0000007F
#define RTC_CNTL_DG_WRAP_POWERUP_TIMER_S 25
#define RTC_CNTL_DG_WRAP_WAIT_TIMER 0x000001FF
#define RTC_CNTL_DG_WRAP_WAIT_TIMER_S 16
#define RTC_CNTL_FE_POWERUP_TIMER 0x0000007F
#define RTC_CNTL_FE_POWERUP_TIMER_S 9
#define RTC_CNTL_FE_WAIT_TIMER 0x000001FF
#define RTC_CNTL_FE_WAIT_TIMER_S 0

#define RTC_TIMER5 (DR_REG_RTCCNTL_BASE + 0x2c)
#define RTC_CNTL_MAC_POWERUP_TIMER 0x0000007F
#define RTC_CNTL_MAC_POWERUP_TIMER_S 25
#define RTC_CNTL_MAC_WAIT_TIMER 0x000001FF
#define RTC_CNTL_MAC_WAIT_TIMER_S 16
#define RTC_CNTL_MIN_SLP_VAL 0x000000FF
#define RTC_CNTL_MIN_SLP_VAL_S 8
#define RTC_CNTL_SAR_SUBTIMER_PREDIV 0x000000FF
#define RTC_CNTL_SAR_SUBTIMER_PREDIV_S 0

#define RTC_ANA_CONF (DR_REG_RTCCNTL_BASE + 0x30)
#define RTC_CNTL_PLL_I2C_PU (BIT(31))
#define RTC_CNTL_PLL_I2C_PU_S 31
#define RTC_CNTL_CKGEN_I2C_PU (BIT(30))
#define RTC_CNTL_CKGEN_I2C_PU_S 30
#define RTC_CNTL_BB_I2C_PU (BIT(29))
#define RTC_CNTL_BB_I2C_PU_S 29
#define RTC_CNTL_RFRX_PBUS_PU (BIT(28))
#define RTC_CNTL_RFRX_PBUS_PU_S 28
#define RTC_CNTL_TXRF_I2C_PU (BIT(27))
#define RTC_CNTL_TXRF_I2C_PU_S 27
#define RTC_CNTL_PVTMON_PU (BIT(26))
#define RTC_CNTL_PVTMON_PU_S 26
#define RTC_CNTL_BBPLL_CAL_SLP_START (BIT(25))
#define RTC_CNTL_BBPLL_CAL_SLP_START_S 25

#define RTC_STATE1 (DR_REG_RTCCNTL_BASE + 0x34)
#define RTC_CNTL_RTC_WAKEUP_ENA 0x000003FF
#define RTC_CNTL_RTC_WAKEUP_ENA_S 22
#define RTC_CNTL_WAKEUP_CAUSE 0x000003FF
#define RTC_CNTL_WAKEUP_CAUSE_S 12
#define RTC_CNTL_RESET_CAUSE_APPCPU 0x0000003F
#define RTC_CNTL_RESET_CAUSE_APPCPU_S 6
#define RTC_CNTL_RESET_CAUSE_PROCPU 0x0000003F
#define RTC_CNTL_RESET_CAUSE_PROCPU_S 0

#define INT_ENA_RTC (DR_REG_RTCCNTL_BASE + 0x38)
#define RTC_CNTL_RTC_TIME_VALID_INT_ENA (BIT(4))
#define RTC_CNTL_RTC_TIME_VALID_INT_ENA_S 4
#define RTC_CNTL_RTC_WDT_INT_ENA (BIT(3))
#define RTC_CNTL_RTC_WDT_INT_ENA_S 3
#define RTC_CNTL_SDIO_IDLE_INT_ENA (BIT(2))
#define RTC_CNTL_SDIO_IDLE_INT_ENA_S 2
#define RTC_CNTL_SLP_REJECT_INT_ENA (BIT(1))
#define RTC_CNTL_SLP_REJECT_INT_ENA_S 1
#define RTC_CNTL_SLP_WAKEUP_INT_ENA (BIT(0))
#define RTC_CNTL_SLP_WAKEUP_INT_ENA_S 0

#define INT_RAW_RTC (DR_REG_RTCCNTL_BASE + 0x3c)
#define RTC_CNTL_RTC_TIME_VALID_INT_RAW (BIT(4))
#define RTC_CNTL_RTC_TIME_VALID_INT_RAW_S 4
#define RTC_CNTL_RTC_WDT_INT_RAW (BIT(3))
#define RTC_CNTL_RTC_WDT_INT_RAW_S 3
#define RTC_CNTL_SDIO_IDLE_INT_RAW (BIT(2))
#define RTC_CNTL_SDIO_IDLE_INT_RAW_S 2
#define RTC_CNTL_SLP_REJECT_INT_RAW (BIT(1))
#define RTC_CNTL_SLP_REJECT_INT_RAW_S 1
#define RTC_CNTL_SLP_WAKEUP_INT_RAW (BIT(0))
#define RTC_CNTL_SLP_WAKEUP_INT_RAW_S 0

#define INT_ST_RTC (DR_REG_RTCCNTL_BASE + 0x40)
#define RTC_CNTL_RTC_TIME_VALID_INT_ST (BIT(4))
#define RTC_CNTL_RTC_TIME_VALID_INT_ST_S 4
#define RTC_CNTL_RTC_WDT_INT_ST (BIT(3))
#define RTC_CNTL_RTC_WDT_INT_ST_S 3
#define RTC_CNTL_SDIO_IDLE_INT_ST (BIT(2))
#define RTC_CNTL_SDIO_IDLE_INT_ST_S 2
#define RTC_CNTL_SLP_REJECT_INT_ST (BIT(1))
#define RTC_CNTL_SLP_REJECT_INT_ST_S 1
#define RTC_CNTL_SLP_WAKEUP_INT_ST (BIT(0))
#define RTC_CNTL_SLP_WAKEUP_INT_ST_S 0

#define INT_CLR_RTC (DR_REG_RTCCNTL_BASE + 0x44)
#define RTC_CNTL_RTC_TIME_VALID_INT_CLR (BIT(4))
#define RTC_CNTL_RTC_TIME_VALID_INT_CLR_S 4
#define RTC_CNTL_RTC_WDT_INT_CLR (BIT(3))
#define RTC_CNTL_RTC_WDT_INT_CLR_S 3
#define RTC_CNTL_SDIO_IDLE_INT_CLR (BIT(2))
#define RTC_CNTL_SDIO_IDLE_INT_CLR_S 2
#define RTC_CNTL_SLP_REJECT_INT_CLR (BIT(1))
#define RTC_CNTL_SLP_REJECT_INT_CLR_S 1
#define RTC_CNTL_SLP_WAKEUP_INT_CLR (BIT(0))
#define RTC_CNTL_SLP_WAKEUP_INT_CLR_S 0

#define RTC_STORE0 (DR_REG_RTCCNTL_BASE + 0x48)
#define RTC_CNTL_RTC_SCRATCH0 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH0_S 0

#define RTC_STORE1 (DR_REG_RTCCNTL_BASE + 0x4c)
#define RTC_CNTL_RTC_SCRATCH1 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH1_S 0

#define RTC_STORE2 (DR_REG_RTCCNTL_BASE + 0x50)
#define RTC_CNTL_RTC_SCRATCH2 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH2_S 0

#define RTC_STORE3 (DR_REG_RTCCNTL_BASE + 0x54)
#define RTC_CNTL_RTC_SCRATCH3 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH3_S 0

#define RTC_EXT_XTL_CONF (DR_REG_RTCCNTL_BASE + 0x58)
#define RTC_CNTL_XTL_EXT_CTR_EN (BIT(31))
#define RTC_CNTL_XTL_EXT_CTR_EN_S 31
#define RTC_CNTL_XTL_EXT_CTR_LV (BIT(30))
#define RTC_CNTL_XTL_EXT_CTR_LV_S 30

#define RTC_EXT_WAKEUP_CONF (DR_REG_RTCCNTL_BASE + 0x5c)
#define RTC_CNTL_EXT_WAKEUP1_LV (BIT(31))
#define RTC_CNTL_EXT_WAKEUP1_LV_S 31
#define RTC_CNTL_EXT_WAKEUP0_LV (BIT(30))
#define RTC_CNTL_EXT_WAKEUP0_LV_S 30

#define RTC_SLP_REJECT_CONF (DR_REG_RTCCNTL_BASE + 0x60)
#define RTC_CNTL_REJECT_CAUSE 0x0000000F
#define RTC_CNTL_REJECT_CAUSE_S 28
#define RTC_CNTL_DEEP_SLP_REJECT_EN (BIT(27))
#define RTC_CNTL_DEEP_SLP_REJECT_EN_S 27
#define RTC_CNTL_LIGHT_SLP_REJECT_EN (BIT(26))
#define RTC_CNTL_LIGHT_SLP_REJECT_EN_S 26
#define RTC_CNTL_SDIO_REJECT_EN (BIT(25))
#define RTC_CNTL_SDIO_REJECT_EN_S 25
#define RTC_CNTL_GPIO_REJECT_EN (BIT(24))
#define RTC_CNTL_GPIO_REJECT_EN_S 24

#define RTC_CPU_PERIOD_CONF (DR_REG_RTCCNTL_BASE + 0x64)
#define RTC_CNTL_RTC_CPUPERIOD_SEL (BIT(31))
#define RTC_CNTL_RTC_CPUPERIOD_SEL_S 31
#define RTC_CNTL_RTC_CPUSEL_CONF (BIT(30))
#define RTC_CNTL_RTC_CPUSEL_CONF_S 30
#define RTC_CNTL_RTC_CPUPERIOD_SEL_APP (BIT(29))
#define RTC_CNTL_RTC_CPUPERIOD_SEL_APP_S 29

#define RTC_SDIO_ACT_CONF (DR_REG_RTCCNTL_BASE + 0x68)
#define RTC_CNTL_SDIO_ACT_DNUM 0x000003FF
#define RTC_CNTL_SDIO_ACT_DNUM_S 22

#define RTC_CLK_CONF (DR_REG_RTCCNTL_BASE + 0x6c)
#define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003
#define RTC_CNTL_ANA_CLK_RTC_SEL_S 30
#define RTC_CNTL_FAST_CLK_RTC_SEL (BIT(29))
#define RTC_CNTL_FAST_CLK_RTC_SEL_S 29
#define RTC_CNTL_SOC_CLK_SEL 0x00000003
#define RTC_CNTL_SOC_CLK_SEL_S 27
#define RTC_CNTL_CK12M_FORCE_PU (BIT(26))
#define RTC_CNTL_CK12M_FORCE_PU_S 26
#define RTC_CNTL_CK12M_FORCE_PD (BIT(25))
#define RTC_CNTL_CK12M_FORCE_PD_S 25
#define RTC_CNTL_CK12M_DFREQ 0x000000FF
#define RTC_CNTL_CK12M_DFREQ_S 17
#define RTC_CNTL_CK12M_FORCE_NOGATING (BIT(16))
#define RTC_CNTL_CK12M_FORCE_NOGATING_S 16
#define RTC_CNTL_XTAL_FORCE_NOGATING (BIT(15))
#define RTC_CNTL_XTAL_FORCE_NOGATING_S 15
#define RTC_CNTL_CK12M_DIV_SEL 0x00000007
#define RTC_CNTL_CK12M_DIV_SEL_S 12
#define RTC_CNTL_CK12M_DFREQ_FORCE (BIT(11))
#define RTC_CNTL_CK12M_DFREQ_FORCE_S 11

#define RTC_SDIO_CONF (DR_REG_RTCCNTL_BASE + 0x70)
#define RTC_CNTL_XPD_SDIO_REG (BIT(31))
#define RTC_CNTL_XPD_SDIO_REG_S 31
#define RTC_CNTL_DREFH_SDIO 0x00000003
#define RTC_CNTL_DREFH_SDIO_S 29
#define RTC_CNTL_DREFM_SDIO 0x00000003
#define RTC_CNTL_DREFM_SDIO_S 27
#define RTC_CNTL_DREFL_SDIO 0x00000003
#define RTC_CNTL_DREFL_SDIO_S 25
#define RTC_CNTL_REG1P8_READY (BIT(24))
#define RTC_CNTL_REG1P8_READY_S 24
#define RTC_CNTL_SDIO_TIEH (BIT(23))
#define RTC_CNTL_SDIO_TIEH_S 23
#define RTC_CNTL_SDIO_FORCE (BIT(22))
#define RTC_CNTL_SDIO_FORCE_S 22

#define RTC_BIAS_CONF (DR_REG_RTCCNTL_BASE + 0x74)
#define RTC_CNTL_RST_BIAS_I2C (BIT(31))
#define RTC_CNTL_RST_BIAS_I2C_S 31
#define RTC_CNTL_DEC_HEARTBEAT_WIDTH (BIT(30))
#define RTC_CNTL_DEC_HEARTBEAT_WIDTH_S 30
#define RTC_CNTL_INC_HEARTBEAT_PERIOD (BIT(29))
#define RTC_CNTL_INC_HEARTBEAT_PERIOD_S 29
#define RTC_CNTL_ENB_SCK_XTAL (BIT(28))
#define RTC_CNTL_ENB_SCK_XTAL_S 28

#define RTC_REG (DR_REG_RTCCNTL_BASE + 0x78)
#define RTC_CNTL_RTC_REG_FORCE_PU (BIT(31))
#define RTC_CNTL_RTC_REG_FORCE_PU_S 31
#define RTC_CNTL_RTC_REG_FORCE_PD (BIT(30))
#define RTC_CNTL_RTC_REG_FORCE_PD_S 30
#define RTC_CNTL_RTC_DBOOST_FORCE_PU (BIT(29))
#define RTC_CNTL_RTC_DBOOST_FORCE_PU_S 29
#define RTC_CNTL_RTC_DBOOST_FORCE_PD (BIT(28))
#define RTC_CNTL_RTC_DBOOST_FORCE_PD_S 28
#define RTC_CNTL_RTC_DBIAS_WAK 0x00000007
#define RTC_CNTL_RTC_DBIAS_WAK_S 25
#define RTC_CNTL_RTC_DBIAS_SLP 0x00000007
#define RTC_CNTL_RTC_DBIAS_SLP_S 22
#define RTC_CNTL_SCK_DCAP 0x000000FF
#define RTC_CNTL_SCK_DCAP_S 14
#define RTC_CNTL_DIG_REG_DBIAS_WAK 0x00000007
#define RTC_CNTL_DIG_REG_DBIAS_WAK_S 11
#define RTC_CNTL_DIG_REG_DBIAS_SLP 0x00000007
#define RTC_CNTL_DIG_REG_DBIAS_SLP_S 8
#define RTC_CNTL_SCK_DCAP_FORCE (BIT(7))
#define RTC_CNTL_SCK_DCAP_FORCE_S 7

#define DIG_PWC (DR_REG_RTCCNTL_BASE + 0x7c)
#define RTC_CNTL_DG_WRAP_PD_EN (BIT(31))
#define RTC_CNTL_DG_WRAP_PD_EN_S 31
#define RTC_CNTL_BB_PD_EN (BIT(30))
#define RTC_CNTL_BB_PD_EN_S 30
#define RTC_CNTL_FE_PD_EN (BIT(29))
#define RTC_CNTL_FE_PD_EN_S 29
#define RTC_CNTL_MAC_PD_EN (BIT(28))
#define RTC_CNTL_MAC_PD_EN_S 28
#define RTC_CNTL_APPIRAM0_PD_EN (BIT(27))
#define RTC_CNTL_APPIRAM0_PD_EN_S 27
#define RTC_CNTL_APPIRAM1_0_PD_EN (BIT(26))
#define RTC_CNTL_APPIRAM1_0_PD_EN_S 26
#define RTC_CNTL_APPIRAM1_1_PD_EN (BIT(25))
#define RTC_CNTL_APPIRAM1_1_PD_EN_S 25
#define RTC_CNTL_DG_WRAP_FORCE_PU (BIT(20))
#define RTC_CNTL_DG_WRAP_FORCE_PU_S 20
#define RTC_CNTL_DG_WRAP_FORCE_PD (BIT(19))
#define RTC_CNTL_DG_WRAP_FORCE_PD_S 19
#define RTC_CNTL_BB_FORCE_PU (BIT(18))
#define RTC_CNTL_BB_FORCE_PU_S 18
#define RTC_CNTL_BB_FORCE_PD (BIT(17))
#define RTC_CNTL_BB_FORCE_PD_S 17
#define RTC_CNTL_FE_FORCE_PU (BIT(16))
#define RTC_CNTL_FE_FORCE_PU_S 16
#define RTC_CNTL_FE_FORCE_PD (BIT(15))
#define RTC_CNTL_FE_FORCE_PD_S 15
#define RTC_CNTL_MAC_FORCE_PU (BIT(14))
#define RTC_CNTL_MAC_FORCE_PU_S 14
#define RTC_CNTL_MAC_FORCE_PD (BIT(13))
#define RTC_CNTL_MAC_FORCE_PD_S 13
#define RTC_CNTL_APPIRAM0_FORCE_PU (BIT(12))
#define RTC_CNTL_APPIRAM0_FORCE_PU_S 12
#define RTC_CNTL_APPIRAM0_FORCE_PD (BIT(11))
#define RTC_CNTL_APPIRAM0_FORCE_PD_S 11
#define RTC_CNTL_APPIRAM1_0_FORCE_PU (BIT(10))
#define RTC_CNTL_APPIRAM1_0_FORCE_PU_S 10
#define RTC_CNTL_APPIRAM1_0_FORCE_PD (BIT(9))
#define RTC_CNTL_APPIRAM1_0_FORCE_PD_S 9
#define RTC_CNTL_APPIRAM1_1_FORCE_PU (BIT(8))
#define RTC_CNTL_APPIRAM1_1_FORCE_PU_S 8
#define RTC_CNTL_APPIRAM1_1_FORCE_PD (BIT(7))
#define RTC_CNTL_APPIRAM1_1_FORCE_PD_S 7
#define RTC_CNTL_LSLP_MEM_FORCE_PU (BIT(6))
#define RTC_CNTL_LSLP_MEM_FORCE_PU_S 6
#define RTC_CNTL_LSLP_MEM_FORCE_PD (BIT(5))
#define RTC_CNTL_LSLP_MEM_FORCE_PD_S 5
#define RTC_CNTL_RTC_MEM_FORCE_PU (BIT(4))
#define RTC_CNTL_RTC_MEM_FORCE_PU_S 4
#define RTC_CNTL_RTC_MEM_FORCE_PD (BIT(3))
#define RTC_CNTL_RTC_MEM_FORCE_PD_S 3
#define RTC_CNTL_RTC_MEM_FOLW_CPU (BIT(2))
#define RTC_CNTL_RTC_MEM_FOLW_CPU_S 2
#define RTC_CNTL_RTC_MEM_PWR_PU (BIT(1))
#define RTC_CNTL_RTC_MEM_PWR_PU_S 1
#define RTC_CNTL_RTC_MEM_ISO_EN (BIT(0))
#define RTC_CNTL_RTC_MEM_ISO_EN_S 0

#define DIG_ISO (DR_REG_RTCCNTL_BASE + 0x80)
#define RTC_CNTL_DG_WRAP_FORCE_NOISO (BIT(31))
#define RTC_CNTL_DG_WRAP_FORCE_NOISO_S 31
#define RTC_CNTL_DG_WRAP_FORCE_ISO (BIT(30))
#define RTC_CNTL_DG_WRAP_FORCE_ISO_S 30
#define RTC_CNTL_BB_FORCE_NOISO (BIT(29))
#define RTC_CNTL_BB_FORCE_NOISO_S 29
#define RTC_CNTL_BB_FORCE_ISO (BIT(28))
#define RTC_CNTL_BB_FORCE_ISO_S 28
#define RTC_CNTL_FE_FORCE_NOISO (BIT(27))
#define RTC_CNTL_FE_FORCE_NOISO_S 27
#define RTC_CNTL_FE_FORCE_ISO (BIT(26))
#define RTC_CNTL_FE_FORCE_ISO_S 26
#define RTC_CNTL_MAC_FORCE_NOISO (BIT(25))
#define RTC_CNTL_MAC_FORCE_NOISO_S 25
#define RTC_CNTL_MAC_FORCE_ISO (BIT(24))
#define RTC_CNTL_MAC_FORCE_ISO_S 24
#define RTC_CNTL_APPIRAM0_FORCE_NOISO (BIT(23))
#define RTC_CNTL_APPIRAM0_FORCE_NOISO_S 23
#define RTC_CNTL_APPIRAM0_FORCE_ISO (BIT(22))
#define RTC_CNTL_APPIRAM0_FORCE_ISO_S 22
#define RTC_CNTL_APPIRAM1_0_FORCE_NOISO (BIT(21))
#define RTC_CNTL_APPIRAM1_0_FORCE_NOISO_S 21
#define RTC_CNTL_APPIRAM1_0_FORCE_ISO (BIT(20))
#define RTC_CNTL_APPIRAM1_0_FORCE_ISO_S 20
#define RTC_CNTL_APPIRAM1_1_FORCE_NOISO (BIT(19))
#define RTC_CNTL_APPIRAM1_1_FORCE_NOISO_S 19
#define RTC_CNTL_APPIRAM1_1_FORCE_ISO (BIT(18))
#define RTC_CNTL_APPIRAM1_1_FORCE_ISO_S 18
#define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(17))
#define RTC_CNTL_DG_PAD_FORCE_HOLD_S 17
#define RTC_CNTL_DG_PAD_FORCE_UNHOLD (BIT(16))
#define RTC_CNTL_DG_PAD_FORCE_UNHOLD_S 16
#define RTC_CNTL_DG_PAD_FORCE_ISO (BIT(15))
#define RTC_CNTL_DG_PAD_FORCE_ISO_S 15
#define RTC_CNTL_DG_PAD_FORCE_NOISO (BIT(14))
#define RTC_CNTL_DG_PAD_FORCE_NOISO_S 14
#define RTC_CNTL_DG_PAD_AUTOHOLD_EN (BIT(13))
#define RTC_CNTL_DG_PAD_AUTOHOLD_EN_S 13
#define RTC_CNTL_CLR_DG_PAD_AUTOHOLD (BIT(12))
#define RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S 12
#define RTC_CNTL_DG_PAD_AUTOHOLD (BIT(11))
#define RTC_CNTL_DG_PAD_AUTOHOLD_S 11
#define RTC_CNTL_DIG_ISO_FORCE_ON (BIT(10))
#define RTC_CNTL_DIG_ISO_FORCE_ON_S 10
#define RTC_CNTL_DIG_ISO_FORCE_OFF (BIT(9))
#define RTC_CNTL_DIG_ISO_FORCE_OFF_S 9

#define RTC_WDTCONFIG0 (DR_REG_RTCCNTL_BASE + 0x84)
#define RTC_CNTL_RTC_WDT_EN (BIT(31))
#define RTC_CNTL_RTC_WDT_EN_S 31
#define RTC_CNTL_RTC_WDT_MOD 0x00000007
#define RTC_CNTL_RTC_WDT_MOD_S 28
#define RTC_CNTL_RTC_WDT_EDGE_INT_EN (BIT(27))
#define RTC_CNTL_RTC_WDT_EDGE_INT_EN_S 27
#define RTC_CNTL_RTC_WDT_LEVEL_INT_EN (BIT(26))
#define RTC_CNTL_RTC_WDT_LEVEL_INT_EN_S 26
#define RTC_CNTL_RTC_WDT_CPU_RESET_LENGTH 0x00000007
#define RTC_CNTL_RTC_WDT_CPU_RESET_LENGTH_S 23
#define RTC_CNTL_RTC_WDT_SYS_RESET_LENGTH 0x00000007
#define RTC_CNTL_RTC_WDT_SYS_RESET_LENGTH_S 20
#define RTC_CNTL_RTC_WDT_FLASHBOOT_MOD_EN (BIT(19))
#define RTC_CNTL_RTC_WDT_FLASHBOOT_MOD_EN_S 19
#define RTC_CNTL_RTC_WDT_PROCPU_RESET_EN (BIT(18))
#define RTC_CNTL_RTC_WDT_PROCPU_RESET_EN_S 18
#define RTC_CNTL_RTC_WDT_APPCPU_RESET_EN (BIT(17))
#define RTC_CNTL_RTC_WDT_APPCPU_RESET_EN_S 17
#define RTC_CNTL_RTC_WDT_PAUSE_IN_SLP (BIT(16))
#define RTC_CNTL_RTC_WDT_PAUSE_IN_SLP_S 16

#define RTC_WDTCONFIG1 (DR_REG_RTCCNTL_BASE + 0x88)
#define RTC_CNTL_RTC_WDT_INT_HOLD 0xFFFFFFFF
#define RTC_CNTL_RTC_WDT_INT_HOLD_S 0

#define RTC_WDTCONFIG2 (DR_REG_RTCCNTL_BASE + 0x8c)
#define RTC_CNTL_RTC_WDT_CPU_RESET_HOLD 0xFFFFFFFF
#define RTC_CNTL_RTC_WDT_CPU_RESET_HOLD_S 0

#define RTC_WDTCONFIG3 (DR_REG_RTCCNTL_BASE + 0x90)
#define RTC_CNTL_RTC_WDT_SYS_RESET_HOLD 0xFFFFFFFF
#define RTC_CNTL_RTC_WDT_SYS_RESET_HOLD_S 0

#define RTC_WDTFEED (DR_REG_RTCCNTL_BASE + 0x94)
#define RTC_CNTL_RTC_WDT_FEED (BIT(31))
#define RTC_CNTL_RTC_WDT_FEED_S 31

#define RTC_TEST_MUX (DR_REG_RTCCNTL_BASE + 0x98)
#define RTC_CNTL_DTEST_RTC 0x00000003
#define RTC_CNTL_DTEST_RTC_S 30
#define RTC_CNTL_ENT_RTC (BIT(29))
#define RTC_CNTL_ENT_RTC_S 29

#define RTC_SW_CPU_STALL (DR_REG_RTCCNTL_BASE + 0x9c)
#define RTC_CNTL_SW_STALL_PROCPU_C1 0x0000003F
#define RTC_CNTL_SW_STALL_PROCPU_C1_S 26
#define RTC_CNTL_SW_STALL_APPCPU_C1 0x0000003F
#define RTC_CNTL_SW_STALL_APPCPU_C1_S 20

#define RTC_STORE4 (DR_REG_RTCCNTL_BASE + 0xa0)
#define RTC_CNTL_RTC_SCRATCH4 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH4_S 0

#define RTC_STORE5 (DR_REG_RTCCNTL_BASE + 0xa4)
#define RTC_CNTL_RTC_SCRATCH5 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH5_S 0

#define RTC_STORE6 (DR_REG_RTCCNTL_BASE + 0xa8)
#define RTC_CNTL_RTC_SCRATCH6 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH6_S 0

#define RTC_STORE7 (DR_REG_RTCCNTL_BASE + 0xac)
#define RTC_CNTL_RTC_SCRATCH7 0xFFFFFFFF
#define RTC_CNTL_RTC_SCRATCH7_S 0

#define RTC_DIAG0 (DR_REG_RTCCNTL_BASE + 0xb0)
#define RTC_CNTL_RTC_LOW_POWER_DIAG0 0xFFFFFFFF
#define RTC_CNTL_RTC_LOW_POWER_DIAG0_S 0

#define RTC_DIAG1 (DR_REG_RTCCNTL_BASE + 0xb4)
#define RTC_CNTL_RTC_LOW_POWER_DIAG1 0xFFFFFFFF
#define RTC_CNTL_RTC_LOW_POWER_DIAG1_S 0

#define RTC_CNTL_DATE (DR_REG_RTCCNTL_BASE + 0xb8)
#define RTC_CNTL_RTC_CNTL_DATE 0x0FFFFFFF
#define RTC_CNTL_RTC_CNTL_DATE_S 0
#define RTC_CNTL_RTC_CNTL_DATE_VERSION 0x1506183

#endif
