

================================================================
== Vivado HLS Report for 'LDPC_CTRL'
================================================================
* Date:           Mon Sep 10 17:31:14 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_CTRL
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tffv676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       7|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      32|
|Register         |        -|      -|      17|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      17|      39|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_condition_65        |    and   |      0|  0|   1|           1|           1|
    |or_cond_not_fu_251_p2  |    and   |      0|  0|   1|           1|           1|
    |notlhs_fu_239_p2       |   icmp   |      0|  0|   1|           2|           1|
    |notrhs_fu_245_p2       |   icmp   |      0|  0|   2|           2|           3|
    |tmp_3_fu_257_p2        |   icmp   |      0|  0|   1|           2|           1|
    |or_cond1_fu_263_p2     |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|   7|           9|           8|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |buff_reset                   |   1|          3|    1|          3|
    |buff_start                   |   1|          3|    1|          3|
    |err_code                     |  16|          3|   16|         48|
    |init_start                   |   1|          3|    1|          3|
    |rate_V                       |   2|          3|    2|          6|
    |size_V                       |   2|          3|    2|          6|
    |state_flag_6_phi_fu_168_p20  |   1|          4|    1|          4|
    |state_new_6_phi_fu_203_p20   |   6|          6|    6|         36|
    |status_V                     |   2|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  32|         31|   32|        115|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |state      |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  17|   0|   17|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|block_V            |  in |    2|   ap_none  |    block_V   |    scalar    |
|code_V             |  in |    2|   ap_none  |    code_V    |    scalar    |
|run                |  in |    1|   ap_none  |      run     |    scalar    |
|init_start         | out |    1|   ap_vld   |  init_start  |    pointer   |
|init_start_ap_vld  | out |    1|   ap_vld   |  init_start  |    pointer   |
|init_done          |  in |    1|   ap_none  |   init_done  |    scalar    |
|init_ready         |  in |    1|   ap_none  |  init_ready  |    scalar    |
|buff_start         | out |    1|   ap_vld   |  buff_start  |    pointer   |
|buff_start_ap_vld  | out |    1|   ap_vld   |  buff_start  |    pointer   |
|status_V           | out |    2|   ap_vld   |   status_V   |    pointer   |
|status_V_ap_vld    | out |    1|   ap_vld   |   status_V   |    pointer   |
|err_code           | out |   16|   ap_vld   |   err_code   |    pointer   |
|err_code_ap_vld    | out |    1|   ap_vld   |   err_code   |    pointer   |
|size_V             | out |    2|   ap_vld   |    size_V    |    pointer   |
|size_V_ap_vld      | out |    1|   ap_vld   |    size_V    |    pointer   |
|rate_V             | out |    2|   ap_vld   |    rate_V    |    pointer   |
|rate_V_ap_vld      | out |    1|   ap_vld   |    rate_V    |    pointer   |
|buff_reset         | out |    1|   ap_vld   |  buff_reset  |    pointer   |
|buff_reset_ap_vld  | out |    1|   ap_vld   |  buff_reset  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

