// Seed: 2416562757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri  id_6;
  wire id_7;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign id_4 = id_4;
  id_5(
      .id_0(1 & (id_1)), .id_1(1), .id_2(1)
  );
  assign id_3 = id_3;
endmodule
