# Module top_level
# Generated by PICCOLO on Wednesday 22 November 2017 at 22:06:22
#
# INTERFACE:
#  Inputs:  DMA_IN_VALID_I<1>, DMA_DAT_IN_I<4>, DMA_OUT_ACK_I<1>
#  Outputs: DMA_IN_REQ_O<1>, DMA_OUT_VALID_O<1>, DMA_DAT_OUT_O<4>
#
# NETLIST ANALYSIS:
#
#  Number of components: ....................... 137
#  Number of primitives: ....................... 131
#  Maximum primitive input bit width: ............ 7
#  Average primitive input bit width: .......... 2.4
#
#  Number of inputs: ............................. 3
#  Number of outputs: ............................ 3
#  Number of input bits: ......................... 6
#  Number of output bits: ........................ 6
#
#  Number of nets: ............................. 137
#  Maximum number of fanout per net: ............ 21
#  Average number of fanout per net: ........... 2.3
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output selector ....................... 42
#  Single output AND gate ....................... 36
#  Single output XOR gate ....................... 20
#  Register ..................................... 17
#  Single output  OR gate ........................ 9
#  Single output NOT gate ........................ 7
#
#  Number of register bits: ..................... 17
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 7
#  Average selector total input bit width: ..... 3.7
#  Maximum selector input bit width: ............. 4
#  Average selector input bit width: ........... 1.9
#  Maximum selector selector bit width: .......... 4
#  Average selector selector bit width: ........ 1.8

.model top_level
.inputs _clk_
.inputs DMA_IN_VALID_I[0]
.inputs DMA_DAT_IN_I[3] DMA_DAT_IN_I[2] DMA_DAT_IN_I[1] DMA_DAT_IN_I[0]
.inputs DMA_OUT_ACK_I[0]
.outputs DMA_IN_REQ_O[0]
.outputs DMA_OUT_VALID_O[0]
.outputs DMA_DAT_OUT_O[3] DMA_DAT_OUT_O[2] DMA_DAT_OUT_O[1] DMA_DAT_OUT_O[0]
.latch n0 DMA_IN_REQ_O[0] re _clk_ 0
.latch n1 DMA_OUT_VALID_O[0] re _clk_ 0
.latch n2 DMA_DAT_OUT_O[0] re _clk_ 0
.latch n3 DMA_DAT_OUT_O[1] re _clk_ 0
.latch n4 DMA_DAT_OUT_O[2] re _clk_ 0
.latch n5 DMA_DAT_OUT_O[3] re _clk_ 0
.latch n9 n8 re _clk_ 0
.latch nB nA re _clk_ 0
.latch nD nC re _clk_ 0
.latch n1E n1D re _clk_ 0
.latch n20 n1F re _clk_ 0
.latch n22 n21 re _clk_ 0
.latch n24 n23 re _clk_ 0
.latch n26 n25 re _clk_ 0
.latch n28 n27 re _clk_ 0
.latch n2A n29 re _clk_ 0
.latch n2C n2B re _clk_ 0
.names n44 n3F
0 1
.names n45 n43
0 1
.names n4D n4C
0 1
.names n1D n25 n35
11 1
.names n1F n25 n3D
11 1
.names n21 n25 n3E
11 1
.names n23 n25 n44
11 1
.names n3D n40 n36
10 1
01 1
.names n3D n40 n5F
11 1
.names n3E n41 n58
10 1
01 1
.names n58 n5F n46
10 1
01 1
.names n58 n5F n59
11 1
.names n3E n41 n5A
11 1
.names n59 n5A n60
1- 1
-1 1
.names n3F n42 n5B
10 1
01 1
.names n5B n60 n47
10 1
01 1
.names n5B n60 n5C
11 1
.names n3F n42 n5D
11 1
.names n5C n5D n61
1- 1
-1 1
.names n45 n61 n48
10 1
01 1
.names n45 n61 n5E
11 1
.names n43 n5E n62
1- 1
-1 1
.names n46 n49 n37
10 1
01 1
.names n46 n49 n6C
11 1
.names n47 n4A n63
10 1
01 1
.names n63 n6C n4E
10 1
01 1
.names n63 n6C n64
11 1
.names n47 n4A n65
11 1
.names n64 n65 n6D
1- 1
-1 1
.names n48 n4B n66
10 1
01 1
.names n66 n6D n4F
10 1
01 1
.names n66 n6D n67
11 1
.names n48 n4B n68
11 1
.names n67 n68 n6E
1- 1
-1 1
.names n4C n62 n69
10 1
01 1
.names n69 n6E n50
10 1
01 1
.names n69 n6E n6A
11 1
.names n4C n62 n6B
11 1
.names n6A n6B n6F
1- 1
-1 1
.names n4E n51 n38
10 1
01 1
.names n4E n51 n79
11 1
.names n4F n52 n70
10 1
01 1
.names n70 n79 n39
10 1
01 1
.names n70 n79 n71
11 1
.names n4F n52 n72
11 1
.names n71 n72 n7A
1- 1
-1 1
.names n50 n53 n73
10 1
01 1
.names n73 n7A n3A
10 1
01 1
.names n73 n7A n74
11 1
.names n50 n53 n75
11 1
.names n74 n75 n7B
1- 1
-1 1
.names n54 n6F n76
10 1
01 1
.names n76 n7B n3B
10 1
01 1
.names n76 n7B n77
11 1
.names n54 n6F n78
11 1
.names n77 n78 n7C
1- 1
-1 1
.names n1D n27 n40
11 1
.names n1F n27 n41
11 1
.names n21 n27 n42
11 1
.names n23 n27 n45
11 1
.names n1D n29 n49
11 1
.names n1F n29 n4A
11 1
.names n21 n29 n4B
11 1
.names n23 n29 n4D
11 1
.names n55 n51
0 1
.names n56 n52
0 1
.names n57 n53
0 1
.names n1D n2B n55
11 1
.names n1F n2B n56
11 1
.names n21 n2B n57
11 1
.names n23 n2B n54
11 1
.names n7C n3C
0 1
.names n8 nA nC DMA_IN_REQ_O[0] n6 n7 n0
100--- 1
01-1-- 1
-011-- 1
0-11-- 1
110-1- 1
111--1 1
.names n8 nA nC DMA_OUT_ACK_I[0] DMA_OUT_VALID_O[0] n1
101-- 1
1-0-1 1
-1-01 1
-10-1 1
01--1 1
0-1-1 1
.names DMA_IN_VALID_I[0] DMA_IN_REQ_O[0] n6
01 1
.names DMA_OUT_ACK_I[0] DMA_IN_REQ_O[0] n7
1- 1
01 1
.names n8 nA nC DMA_DAT_OUT_O[0] n19 n39 n2
--01-- 1
00-1-- 1
11-1-- 1
011-1- 1
101--1 1
.names n8 nA nC DMA_DAT_OUT_O[1] n1A n3A n3
--01-- 1
00-1-- 1
11-1-- 1
011-1- 1
101--1 1
.names n8 nA nC DMA_DAT_OUT_O[2] n1B n3B n4
--01-- 1
00-1-- 1
11-1-- 1
011-1- 1
101--1 1
.names n8 nA nC DMA_DAT_OUT_O[3] n1C n3C n5
--01-- 1
00-1-- 1
11-1-- 1
011-1- 1
101--1 1
.names n8 nA nC nE n11 n14 n17 n9
00----- 1
0101--- 1
110-1-- 1
011--1- 1
111---1 1
.names n8 nA nC nF n12 n15 nB
10---- 1
0101-- 1
110-1- 1
-11--1 1
.names n8 nA nC n10 n13 n16 n18 nD
-01---- 1
0101--- 1
110-1-- 1
011--1- 1
111---1 1
.names DMA_IN_VALID_I[0] n8 nE
1- 1
01 1
.names DMA_IN_VALID_I[0] nA nF
1- 1
01 1
.names DMA_IN_VALID_I[0] nC n10
01 1
.names DMA_IN_VALID_I[0] n8 n11
01 1
.names DMA_IN_VALID_I[0] nA n12
01 1
.names DMA_IN_VALID_I[0] nC n13
1- 1
01 1
.names DMA_OUT_ACK_I[0] n8 n14
1- 1
01 1
.names DMA_OUT_ACK_I[0] nA n15
1- 1
01 1
.names DMA_OUT_ACK_I[0] nC n16
1- 1
01 1
.names DMA_OUT_ACK_I[0] n8 n17
01 1
.names DMA_OUT_ACK_I[0] nC n18
01 1
.names DMA_OUT_ACK_I[0] DMA_DAT_OUT_O[0] n35 n19
01- 1
1-1 1
.names DMA_OUT_ACK_I[0] DMA_DAT_OUT_O[1] n36 n1A
01- 1
1-1 1
.names DMA_OUT_ACK_I[0] DMA_DAT_OUT_O[2] n37 n1B
01- 1
1-1 1
.names DMA_OUT_ACK_I[0] DMA_DAT_OUT_O[3] n38 n1C
01- 1
1-1 1
.names n8 nA nC n1D n2D n1E
-0-1- 1
1--1- 1
--11- 1
010-1 1
.names n8 nA nC n1F n2E n20
-0-1- 1
1--1- 1
--11- 1
010-1 1
.names n8 nA nC n21 n2F n22
-0-1- 1
1--1- 1
--11- 1
010-1 1
.names n8 nA nC n23 n30 n24
-0-1- 1
1--1- 1
--11- 1
010-1 1
.names n8 nA nC n25 n31 n26
-0-1- 1
0--1- 1
--11- 1
110-1 1
.names n8 nA nC n27 n32 n28
-0-1- 1
0--1- 1
--11- 1
110-1 1
.names n8 nA nC n29 n33 n2A
-0-1- 1
0--1- 1
--11- 1
110-1 1
.names n8 nA nC n2B n34 n2C
-0-1- 1
0--1- 1
--11- 1
110-1 1
.names DMA_IN_VALID_I[0] n1D DMA_DAT_IN_I[0] n2D
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n1F DMA_DAT_IN_I[1] n2E
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n21 DMA_DAT_IN_I[2] n2F
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n23 DMA_DAT_IN_I[3] n30
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n25 DMA_DAT_IN_I[0] n31
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n27 DMA_DAT_IN_I[1] n32
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n29 DMA_DAT_IN_I[2] n33
01- 1
1-1 1
.names DMA_IN_VALID_I[0] n2B DMA_DAT_IN_I[3] n34
01- 1
1-1 1
.end

