// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 8;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 4;
    localparam REGBLOCK_SIZE = 'hc;

    typedef struct {
        logic [15:0] next;
    } top__r1__f__in_t;

    typedef struct {
        top__r1__f__in_t f;
    } top__r1__in_t;

    typedef struct {
        logic [15:0] next;
        logic we;
    } top__r6__f__in_t;

    typedef struct {
        top__r6__f__in_t f;
    } top__r6__in_t;

    typedef struct {
        top__r1__in_t r1;
        top__r6__in_t r6;
    } regblock__in_t;

    typedef struct {
        logic swacc;
    } top__r1__f__out_t;

    typedef struct {
        top__r1__f__out_t f;
    } top__r1__out_t;

    typedef struct {
        logic [15:0] value;
        logic swmod;
    } top__r2__f__out_t;

    typedef struct {
        top__r2__f__out_t f;
    } top__r2__out_t;

    typedef struct {
        logic [15:0] value;
        logic swmod;
    } top__r3__f__out_t;

    typedef struct {
        top__r3__f__out_t f;
    } top__r3__out_t;

    typedef struct {
        logic [15:0] value;
        logic swmod;
        logic swacc;
    } top__r4__f__out_t;

    typedef struct {
        top__r4__f__out_t f;
    } top__r4__out_t;

    typedef struct {
        logic [15:0] value;
        logic swmod;
        logic swacc;
    } top__r5__f__out_t;

    typedef struct {
        top__r5__f__out_t f;
    } top__r5__out_t;

    typedef struct {
        logic [15:0] value;
        logic swmod;
    } top__r6__f__out_t;

    typedef struct {
        top__r6__f__out_t f;
    } top__r6__out_t;

    typedef struct {
        top__r1__out_t r1;
        top__r2__out_t r2;
        top__r3__out_t r3;
        top__r4__out_t r4;
        top__r5__out_t r5;
        top__r6__out_t r6;
    } regblock__out_t;
endpackage
