
test_fatfs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042c4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  080043d0  080043d0  000053d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004548  08004548  00006074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004548  08004548  00006074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004548  08004548  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004548  08004548  00005548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800454c  0800454c  0000554c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004550  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  20000074  080045c4  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  080045c4  00006500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000caf6  00000000  00000000  0000609d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002864  00000000  00000000  00012b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  000153f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092a  00000000  00000000  00016008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ab9  00000000  00000000  00016932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112f6  00000000  00000000  0002f3eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008537b  00000000  00000000  000406e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5a5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003460  00000000  00000000  000c5aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000c8f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	080043b8 	.word	0x080043b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	080043b8 	.word	0x080043b8

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b17      	ldr	r3, [pc, #92]	@ (80001c0 <MX_GPIO_Init+0x74>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a16      	ldr	r2, [pc, #88]	@ (80001c0 <MX_GPIO_Init+0x74>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b14      	ldr	r3, [pc, #80]	@ (80001c0 <MX_GPIO_Init+0x74>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b11      	ldr	r3, [pc, #68]	@ (80001c0 <MX_GPIO_Init+0x74>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a10      	ldr	r2, [pc, #64]	@ (80001c0 <MX_GPIO_Init+0x74>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b0e      	ldr	r3, [pc, #56]	@ (80001c0 <MX_GPIO_Init+0x74>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000190:	2201      	movs	r2, #1
 8000192:	2110      	movs	r1, #16
 8000194:	480b      	ldr	r0, [pc, #44]	@ (80001c4 <MX_GPIO_Init+0x78>)
 8000196:	f000 fdf3 	bl	8000d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800019a:	2310      	movs	r3, #16
 800019c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800019e:	2301      	movs	r3, #1
 80001a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001a2:	2301      	movs	r3, #1
 80001a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001a6:	2302      	movs	r3, #2
 80001a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80001aa:	f107 0308 	add.w	r3, r7, #8
 80001ae:	4619      	mov	r1, r3
 80001b0:	4804      	ldr	r0, [pc, #16]	@ (80001c4 <MX_GPIO_Init+0x78>)
 80001b2:	f000 fc61 	bl	8000a78 <HAL_GPIO_Init>

}
 80001b6:	bf00      	nop
 80001b8:	3718      	adds	r7, #24
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40021000 	.word	0x40021000
 80001c4:	40010800 	.word	0x40010800

080001c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 faea 	bl	80007a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f824 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f7ff ffba 	bl	800014c <MX_GPIO_Init>
  MX_SPI1_Init();
 80001d8:	f000 f92e 	bl	8000438 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80001dc:	f000 fa46 	bl	800066c <MX_USART1_UART_Init>
  // MX_FATFS_Init();
  /* USER CODE BEGIN 2 */
  sd_card_init();
 80001e0:	f000 f867 	bl	80002b2 <sd_card_init>
  HAL_UART_Transmit(&huart1, (uint8_t *)"SD Card Initialized, UART!\n", 29, HAL_MAX_DELAY);
 80001e4:	f04f 33ff 	mov.w	r3, #4294967295
 80001e8:	221d      	movs	r2, #29
 80001ea:	4909      	ldr	r1, [pc, #36]	@ (8000210 <main+0x48>)
 80001ec:	4809      	ldr	r0, [pc, #36]	@ (8000214 <main+0x4c>)
 80001ee:	f001 fe6a 	bl	8001ec6 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    sd_card_test();
 80001f2:	f000 f865 	bl	80002c0 <sd_card_test>
    HAL_UART_Transmit(&huart1, (uint8_t *)"Blocking\n", 13, HAL_MAX_DELAY);
 80001f6:	f04f 33ff 	mov.w	r3, #4294967295
 80001fa:	220d      	movs	r2, #13
 80001fc:	4906      	ldr	r1, [pc, #24]	@ (8000218 <main+0x50>)
 80001fe:	4805      	ldr	r0, [pc, #20]	@ (8000214 <main+0x4c>)
 8000200:	f001 fe61 	bl	8001ec6 <HAL_UART_Transmit>
    HAL_Delay(1000);
 8000204:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000208:	f000 fb2e 	bl	8000868 <HAL_Delay>
    sd_card_test();
 800020c:	bf00      	nop
 800020e:	e7f0      	b.n	80001f2 <main+0x2a>
 8000210:	080043d0 	.word	0x080043d0
 8000214:	2000032c 	.word	0x2000032c
 8000218:	080043ec 	.word	0x080043ec

0800021c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b090      	sub	sp, #64	@ 0x40
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	2228      	movs	r2, #40	@ 0x28
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f003 fc36 	bl	8003a9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023e:	2301      	movs	r3, #1
 8000240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000242:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000246:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024c:	2301      	movs	r3, #1
 800024e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000250:	2302      	movs	r3, #2
 8000252:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000254:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000258:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800025a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800025e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000260:	f107 0318 	add.w	r3, r7, #24
 8000264:	4618      	mov	r0, r3
 8000266:	f000 fda3 	bl	8000db0 <HAL_RCC_OscConfig>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <SystemClock_Config+0x58>
    Error_Handler();
 8000270:	f000 f819 	bl	80002a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000274:	230f      	movs	r3, #15
 8000276:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000278:	2302      	movs	r3, #2
 800027a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000284:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	2102      	movs	r1, #2
 800028e:	4618      	mov	r0, r3
 8000290:	f001 f810 	bl	80012b4 <HAL_RCC_ClockConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x82>
    Error_Handler();
 800029a:	f000 f804 	bl	80002a6 <Error_Handler>
  }
}
 800029e:	bf00      	nop
 80002a0:	3740      	adds	r7, #64	@ 0x40
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}

080002a6 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80002a6:	b480      	push	{r7}
 80002a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002aa:	b672      	cpsid	i
}
 80002ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80002ae:	bf00      	nop
 80002b0:	e7fd      	b.n	80002ae <Error_Handler+0x8>

080002b2 <sd_card_init>:
FRESULT err = FR_OK;  // Result
UINT write_count, read_count;
DWORD free_clusters;
uint32_t total_size, free_space;

void sd_card_init(void) {
 80002b2:	b580      	push	{r7, lr}
 80002b4:	af00      	add	r7, sp, #0
  MX_FATFS_Init();
 80002b6:	f001 ffdb 	bl	8002270 <MX_FATFS_Init>
  // TODO: need mounting before any file operations
}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
	...

080002c0 <sd_card_test>:

FRESULT sd_card_read_file(const char* filename, uint8_t* buffer, UINT bytes_to_read, UINT* bytes_read) {}

FRESULT sd_card_write_file(const char* filename, const uint8_t* data, UINT data_size, UINT* bytes_written) {}

void sd_card_test(void) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80002c6:	af00      	add	r7, sp, #0
  char data[256];
  char uart_buffer[256];

  // mount the sd card
  err = f_mount(&fatfs, "", 1);
 80002c8:	2201      	movs	r2, #1
 80002ca:	494e      	ldr	r1, [pc, #312]	@ (8000404 <sd_card_test+0x144>)
 80002cc:	484e      	ldr	r0, [pc, #312]	@ (8000408 <sd_card_test+0x148>)
 80002ce:	f003 fa53 	bl	8003778 <f_mount>
 80002d2:	4603      	mov	r3, r0
 80002d4:	461a      	mov	r2, r3
 80002d6:	4b4d      	ldr	r3, [pc, #308]	@ (800040c <sd_card_test+0x14c>)
 80002d8:	701a      	strb	r2, [r3, #0]
  if (err != FR_OK) {
 80002da:	4b4c      	ldr	r3, [pc, #304]	@ (800040c <sd_card_test+0x14c>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d010      	beq.n	8000304 <sd_card_test+0x44>
    sprintf(uart_buffer, "f_mount error: %d\n", err);
 80002e2:	4b4a      	ldr	r3, [pc, #296]	@ (800040c <sd_card_test+0x14c>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	461a      	mov	r2, r3
 80002e8:	463b      	mov	r3, r7
 80002ea:	4949      	ldr	r1, [pc, #292]	@ (8000410 <sd_card_test+0x150>)
 80002ec:	4618      	mov	r0, r3
 80002ee:	f003 fbb3 	bl	8003a58 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 80002f2:	4639      	mov	r1, r7
 80002f4:	f04f 33ff 	mov.w	r3, #4294967295
 80002f8:	22ff      	movs	r2, #255	@ 0xff
 80002fa:	4846      	ldr	r0, [pc, #280]	@ (8000414 <sd_card_test+0x154>)
 80002fc:	f001 fde3 	bl	8001ec6 <HAL_UART_Transmit>
    while (1);
 8000300:	bf00      	nop
 8000302:	e7fd      	b.n	8000300 <sd_card_test+0x40>
  }
  sprintf(uart_buffer, "SD card mounted successfully.\n");
 8000304:	463b      	mov	r3, r7
 8000306:	4944      	ldr	r1, [pc, #272]	@ (8000418 <sd_card_test+0x158>)
 8000308:	4618      	mov	r0, r3
 800030a:	f003 fba5 	bl	8003a58 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 800030e:	4639      	mov	r1, r7
 8000310:	f04f 33ff 	mov.w	r3, #4294967295
 8000314:	22ff      	movs	r2, #255	@ 0xff
 8000316:	483f      	ldr	r0, [pc, #252]	@ (8000414 <sd_card_test+0x154>)
 8000318:	f001 fdd5 	bl	8001ec6 <HAL_UART_Transmit>

  // get and print the sd card size and free space
  err = f_getfree("", &free_clusters, &fatfs);
 800031c:	4a3a      	ldr	r2, [pc, #232]	@ (8000408 <sd_card_test+0x148>)
 800031e:	493f      	ldr	r1, [pc, #252]	@ (800041c <sd_card_test+0x15c>)
 8000320:	4838      	ldr	r0, [pc, #224]	@ (8000404 <sd_card_test+0x144>)
 8000322:	f003 fa71 	bl	8003808 <f_getfree>
 8000326:	4603      	mov	r3, r0
 8000328:	461a      	mov	r2, r3
 800032a:	4b38      	ldr	r3, [pc, #224]	@ (800040c <sd_card_test+0x14c>)
 800032c:	701a      	strb	r2, [r3, #0]
  if (err != FR_OK) {
 800032e:	4b37      	ldr	r3, [pc, #220]	@ (800040c <sd_card_test+0x14c>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d010      	beq.n	8000358 <sd_card_test+0x98>
    sprintf(uart_buffer, "f_getfree error: %d\n", err);
 8000336:	4b35      	ldr	r3, [pc, #212]	@ (800040c <sd_card_test+0x14c>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	461a      	mov	r2, r3
 800033c:	463b      	mov	r3, r7
 800033e:	4938      	ldr	r1, [pc, #224]	@ (8000420 <sd_card_test+0x160>)
 8000340:	4618      	mov	r0, r3
 8000342:	f003 fb89 	bl	8003a58 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 8000346:	4639      	mov	r1, r7
 8000348:	f04f 33ff 	mov.w	r3, #4294967295
 800034c:	22ff      	movs	r2, #255	@ 0xff
 800034e:	4831      	ldr	r0, [pc, #196]	@ (8000414 <sd_card_test+0x154>)
 8000350:	f001 fdb9 	bl	8001ec6 <HAL_UART_Transmit>
    while (1);
 8000354:	bf00      	nop
 8000356:	e7fd      	b.n	8000354 <sd_card_test+0x94>
  }
  total_size = (fatfs.n_fatent - 2) * fatfs.csize / 2; // in KB
 8000358:	4b2b      	ldr	r3, [pc, #172]	@ (8000408 <sd_card_test+0x148>)
 800035a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800035e:	3b02      	subs	r3, #2
 8000360:	4a29      	ldr	r2, [pc, #164]	@ (8000408 <sd_card_test+0x148>)
 8000362:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8000366:	fb02 f303 	mul.w	r3, r2, r3
 800036a:	085b      	lsrs	r3, r3, #1
 800036c:	4a2d      	ldr	r2, [pc, #180]	@ (8000424 <sd_card_test+0x164>)
 800036e:	6013      	str	r3, [r2, #0]
  free_space = free_clusters * fatfs.csize / 2;        // in KB
 8000370:	4b25      	ldr	r3, [pc, #148]	@ (8000408 <sd_card_test+0x148>)
 8000372:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8000376:	461a      	mov	r2, r3
 8000378:	4b28      	ldr	r3, [pc, #160]	@ (800041c <sd_card_test+0x15c>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	fb02 f303 	mul.w	r3, r2, r3
 8000380:	085b      	lsrs	r3, r3, #1
 8000382:	4a29      	ldr	r2, [pc, #164]	@ (8000428 <sd_card_test+0x168>)
 8000384:	6013      	str	r3, [r2, #0]
  sprintf(uart_buffer, "SD card total size: %lu KB, free space: %lu KB\n", total_size, free_space);
 8000386:	4b27      	ldr	r3, [pc, #156]	@ (8000424 <sd_card_test+0x164>)
 8000388:	681a      	ldr	r2, [r3, #0]
 800038a:	4b27      	ldr	r3, [pc, #156]	@ (8000428 <sd_card_test+0x168>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4638      	mov	r0, r7
 8000390:	4926      	ldr	r1, [pc, #152]	@ (800042c <sd_card_test+0x16c>)
 8000392:	f003 fb61 	bl	8003a58 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 8000396:	4639      	mov	r1, r7
 8000398:	f04f 33ff 	mov.w	r3, #4294967295
 800039c:	22ff      	movs	r2, #255	@ 0xff
 800039e:	481d      	ldr	r0, [pc, #116]	@ (8000414 <sd_card_test+0x154>)
 80003a0:	f001 fd91 	bl	8001ec6 <HAL_UART_Transmit>
  // }
  // sprintf(uart_buffer, "File deleted successfully.\n");
  // HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);

  // unmount the sd card
  err = f_mount(NULL, "", 0);
 80003a4:	2200      	movs	r2, #0
 80003a6:	4917      	ldr	r1, [pc, #92]	@ (8000404 <sd_card_test+0x144>)
 80003a8:	2000      	movs	r0, #0
 80003aa:	f003 f9e5 	bl	8003778 <f_mount>
 80003ae:	4603      	mov	r3, r0
 80003b0:	461a      	mov	r2, r3
 80003b2:	4b16      	ldr	r3, [pc, #88]	@ (800040c <sd_card_test+0x14c>)
 80003b4:	701a      	strb	r2, [r3, #0]
  if (err != FR_OK) {
 80003b6:	4b15      	ldr	r3, [pc, #84]	@ (800040c <sd_card_test+0x14c>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d010      	beq.n	80003e0 <sd_card_test+0x120>
    sprintf(uart_buffer, "f_mount unmount error: %d\n", err);
 80003be:	4b13      	ldr	r3, [pc, #76]	@ (800040c <sd_card_test+0x14c>)
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	461a      	mov	r2, r3
 80003c4:	463b      	mov	r3, r7
 80003c6:	491a      	ldr	r1, [pc, #104]	@ (8000430 <sd_card_test+0x170>)
 80003c8:	4618      	mov	r0, r3
 80003ca:	f003 fb45 	bl	8003a58 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 80003ce:	4639      	mov	r1, r7
 80003d0:	f04f 33ff 	mov.w	r3, #4294967295
 80003d4:	22ff      	movs	r2, #255	@ 0xff
 80003d6:	480f      	ldr	r0, [pc, #60]	@ (8000414 <sd_card_test+0x154>)
 80003d8:	f001 fd75 	bl	8001ec6 <HAL_UART_Transmit>
    while (1);
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <sd_card_test+0x11c>
  }
  sprintf(uart_buffer, "SD card unmounted successfully.\n");
 80003e0:	463b      	mov	r3, r7
 80003e2:	4914      	ldr	r1, [pc, #80]	@ (8000434 <sd_card_test+0x174>)
 80003e4:	4618      	mov	r0, r3
 80003e6:	f003 fb37 	bl	8003a58 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, sizeof(uart_buffer) - 1, HAL_MAX_DELAY);
 80003ea:	4639      	mov	r1, r7
 80003ec:	f04f 33ff 	mov.w	r3, #4294967295
 80003f0:	22ff      	movs	r2, #255	@ 0xff
 80003f2:	4808      	ldr	r0, [pc, #32]	@ (8000414 <sd_card_test+0x154>)
 80003f4:	f001 fd67 	bl	8001ec6 <HAL_UART_Transmit>
 80003f8:	bf00      	nop
 80003fa:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	080043f8 	.word	0x080043f8
 8000408:	20000090 	.word	0x20000090
 800040c:	200002c0 	.word	0x200002c0
 8000410:	080043fc 	.word	0x080043fc
 8000414:	2000032c 	.word	0x2000032c
 8000418:	08004410 	.word	0x08004410
 800041c:	200002c4 	.word	0x200002c4
 8000420:	08004470 	.word	0x08004470
 8000424:	200002c8 	.word	0x200002c8
 8000428:	200002cc 	.word	0x200002cc
 800042c:	080044b8 	.word	0x080044b8
 8000430:	08004430 	.word	0x08004430
 8000434:	0800444c 	.word	0x0800444c

08000438 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800043c:	4b17      	ldr	r3, [pc, #92]	@ (800049c <MX_SPI1_Init+0x64>)
 800043e:	4a18      	ldr	r2, [pc, #96]	@ (80004a0 <MX_SPI1_Init+0x68>)
 8000440:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000442:	4b16      	ldr	r3, [pc, #88]	@ (800049c <MX_SPI1_Init+0x64>)
 8000444:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000448:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800044a:	4b14      	ldr	r3, [pc, #80]	@ (800049c <MX_SPI1_Init+0x64>)
 800044c:	2200      	movs	r2, #0
 800044e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000450:	4b12      	ldr	r3, [pc, #72]	@ (800049c <MX_SPI1_Init+0x64>)
 8000452:	2200      	movs	r2, #0
 8000454:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_SPI1_Init+0x64>)
 8000458:	2200      	movs	r2, #0
 800045a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800045c:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <MX_SPI1_Init+0x64>)
 800045e:	2200      	movs	r2, #0
 8000460:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_SPI1_Init+0x64>)
 8000464:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000468:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800046a:	4b0c      	ldr	r3, [pc, #48]	@ (800049c <MX_SPI1_Init+0x64>)
 800046c:	2238      	movs	r2, #56	@ 0x38
 800046e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000470:	4b0a      	ldr	r3, [pc, #40]	@ (800049c <MX_SPI1_Init+0x64>)
 8000472:	2200      	movs	r2, #0
 8000474:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000476:	4b09      	ldr	r3, [pc, #36]	@ (800049c <MX_SPI1_Init+0x64>)
 8000478:	2200      	movs	r2, #0
 800047a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800047c:	4b07      	ldr	r3, [pc, #28]	@ (800049c <MX_SPI1_Init+0x64>)
 800047e:	2200      	movs	r2, #0
 8000480:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000482:	4b06      	ldr	r3, [pc, #24]	@ (800049c <MX_SPI1_Init+0x64>)
 8000484:	220a      	movs	r2, #10
 8000486:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000488:	4804      	ldr	r0, [pc, #16]	@ (800049c <MX_SPI1_Init+0x64>)
 800048a:	f001 f8a1 	bl	80015d0 <HAL_SPI_Init>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000494:	f7ff ff07 	bl	80002a6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}
 800049c:	200002d0 	.word	0x200002d0
 80004a0:	40013000 	.word	0x40013000

080004a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b088      	sub	sp, #32
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
 80004b4:	605a      	str	r2, [r3, #4]
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1b      	ldr	r2, [pc, #108]	@ (800052c <HAL_SPI_MspInit+0x88>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d12f      	bne.n	8000524 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a19      	ldr	r2, [pc, #100]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b17      	ldr	r3, [pc, #92]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004dc:	4b14      	ldr	r3, [pc, #80]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	4a13      	ldr	r2, [pc, #76]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004e2:	f043 0304 	orr.w	r3, r3, #4
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b11      	ldr	r3, [pc, #68]	@ (8000530 <HAL_SPI_MspInit+0x8c>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f003 0304 	and.w	r3, r3, #4
 80004f0:	60bb      	str	r3, [r7, #8]
 80004f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MOSI_Pin;
 80004f4:	23a0      	movs	r3, #160	@ 0xa0
 80004f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f8:	2302      	movs	r3, #2
 80004fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fc:	2303      	movs	r3, #3
 80004fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4619      	mov	r1, r3
 8000506:	480b      	ldr	r0, [pc, #44]	@ (8000534 <HAL_SPI_MspInit+0x90>)
 8000508:	f000 fab6 	bl	8000a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_MISO_Pin;
 800050c:	2340      	movs	r3, #64	@ 0x40
 800050e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000514:	2301      	movs	r3, #1
 8000516:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SD_MISO_GPIO_Port, &GPIO_InitStruct);
 8000518:	f107 0310 	add.w	r3, r7, #16
 800051c:	4619      	mov	r1, r3
 800051e:	4805      	ldr	r0, [pc, #20]	@ (8000534 <HAL_SPI_MspInit+0x90>)
 8000520:	f000 faaa 	bl	8000a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000524:	bf00      	nop
 8000526:	3720      	adds	r7, #32
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40013000 	.word	0x40013000
 8000530:	40021000 	.word	0x40021000
 8000534:	40010800 	.word	0x40010800

08000538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800053e:	4b15      	ldr	r3, [pc, #84]	@ (8000594 <HAL_MspInit+0x5c>)
 8000540:	699b      	ldr	r3, [r3, #24]
 8000542:	4a14      	ldr	r2, [pc, #80]	@ (8000594 <HAL_MspInit+0x5c>)
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	6193      	str	r3, [r2, #24]
 800054a:	4b12      	ldr	r3, [pc, #72]	@ (8000594 <HAL_MspInit+0x5c>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	f003 0301 	and.w	r3, r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000556:	4b0f      	ldr	r3, [pc, #60]	@ (8000594 <HAL_MspInit+0x5c>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	4a0e      	ldr	r2, [pc, #56]	@ (8000594 <HAL_MspInit+0x5c>)
 800055c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000560:	61d3      	str	r3, [r2, #28]
 8000562:	4b0c      	ldr	r3, [pc, #48]	@ (8000594 <HAL_MspInit+0x5c>)
 8000564:	69db      	ldr	r3, [r3, #28]
 8000566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800056e:	4b0a      	ldr	r3, [pc, #40]	@ (8000598 <HAL_MspInit+0x60>)
 8000570:	685b      	ldr	r3, [r3, #4]
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	4a04      	ldr	r2, [pc, #16]	@ (8000598 <HAL_MspInit+0x60>)
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058a:	bf00      	nop
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	40021000 	.word	0x40021000
 8000598:	40010000 	.word	0x40010000

0800059c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <NMI_Handler+0x4>

080005a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <HardFault_Handler+0x4>

080005ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <MemManage_Handler+0x4>

080005b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <BusFault_Handler+0x4>

080005bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <UsageFault_Handler+0x4>

080005c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr

080005d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr

080005dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e0:	bf00      	nop
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr

080005e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ec:	f000 f920 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b086      	sub	sp, #24
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005fc:	4a14      	ldr	r2, [pc, #80]	@ (8000650 <_sbrk+0x5c>)
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <_sbrk+0x60>)
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000608:	4b13      	ldr	r3, [pc, #76]	@ (8000658 <_sbrk+0x64>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d102      	bne.n	8000616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000610:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <_sbrk+0x64>)
 8000612:	4a12      	ldr	r2, [pc, #72]	@ (800065c <_sbrk+0x68>)
 8000614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000616:	4b10      	ldr	r3, [pc, #64]	@ (8000658 <_sbrk+0x64>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4413      	add	r3, r2
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	429a      	cmp	r2, r3
 8000622:	d207      	bcs.n	8000634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000624:	f003 fa42 	bl	8003aac <__errno>
 8000628:	4603      	mov	r3, r0
 800062a:	220c      	movs	r2, #12
 800062c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800062e:	f04f 33ff 	mov.w	r3, #4294967295
 8000632:	e009      	b.n	8000648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000634:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <_sbrk+0x64>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800063a:	4b07      	ldr	r3, [pc, #28]	@ (8000658 <_sbrk+0x64>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4413      	add	r3, r2
 8000642:	4a05      	ldr	r2, [pc, #20]	@ (8000658 <_sbrk+0x64>)
 8000644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000646:	68fb      	ldr	r3, [r7, #12]
}
 8000648:	4618      	mov	r0, r3
 800064a:	3718      	adds	r7, #24
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20005000 	.word	0x20005000
 8000654:	00000400 	.word	0x00000400
 8000658:	20000328 	.word	0x20000328
 800065c:	20000500 	.word	0x20000500

08000660 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000670:	4b11      	ldr	r3, [pc, #68]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000672:	4a12      	ldr	r2, [pc, #72]	@ (80006bc <MX_USART1_UART_Init+0x50>)
 8000674:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000678:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800067c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <MX_USART1_UART_Init+0x4c>)
 80006a4:	f001 fbbf 	bl	8001e26 <HAL_UART_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006ae:	f7ff fdfa 	bl	80002a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000032c 	.word	0x2000032c
 80006bc:	40013800 	.word	0x40013800

080006c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	f107 0310 	add.w	r3, r7, #16
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a1c      	ldr	r2, [pc, #112]	@ (800074c <HAL_UART_MspInit+0x8c>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d131      	bne.n	8000744 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <HAL_UART_MspInit+0x90>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000750 <HAL_UART_MspInit+0x90>)
 80006e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <HAL_UART_MspInit+0x90>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f8:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <HAL_UART_MspInit+0x90>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a14      	ldr	r2, [pc, #80]	@ (8000750 <HAL_UART_MspInit+0x90>)
 80006fe:	f043 0304 	orr.w	r3, r3, #4
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <HAL_UART_MspInit+0x90>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0304 	and.w	r3, r3, #4
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000710:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000714:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000716:	2302      	movs	r3, #2
 8000718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071a:	2303      	movs	r3, #3
 800071c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071e:	f107 0310 	add.w	r3, r7, #16
 8000722:	4619      	mov	r1, r3
 8000724:	480b      	ldr	r0, [pc, #44]	@ (8000754 <HAL_UART_MspInit+0x94>)
 8000726:	f000 f9a7 	bl	8000a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800072a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800072e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	4805      	ldr	r0, [pc, #20]	@ (8000754 <HAL_UART_MspInit+0x94>)
 8000740:	f000 f99a 	bl	8000a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000744:	bf00      	nop
 8000746:	3720      	adds	r7, #32
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40013800 	.word	0x40013800
 8000750:	40021000 	.word	0x40021000
 8000754:	40010800 	.word	0x40010800

08000758 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000758:	f7ff ff82 	bl	8000660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480b      	ldr	r0, [pc, #44]	@ (800078c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800075e:	490c      	ldr	r1, [pc, #48]	@ (8000790 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000760:	4a0c      	ldr	r2, [pc, #48]	@ (8000794 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a09      	ldr	r2, [pc, #36]	@ (8000798 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000774:	4c09      	ldr	r4, [pc, #36]	@ (800079c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000782:	f003 f999 	bl	8003ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000786:	f7ff fd1f 	bl	80001c8 <main>
  bx lr
 800078a:	4770      	bx	lr
  ldr r0, =_sdata
 800078c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000790:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000794:	08004550 	.word	0x08004550
  ldr r2, =_sbss
 8000798:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800079c:	20000500 	.word	0x20000500

080007a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007a0:	e7fe      	b.n	80007a0 <ADC1_2_IRQHandler>
	...

080007a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a8:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <HAL_Init+0x28>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a07      	ldr	r2, [pc, #28]	@ (80007cc <HAL_Init+0x28>)
 80007ae:	f043 0310 	orr.w	r3, r3, #16
 80007b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f000 f92b 	bl	8000a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ba:	200f      	movs	r0, #15
 80007bc:	f000 f808 	bl	80007d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c0:	f7ff feba 	bl	8000538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40022000 	.word	0x40022000

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <HAL_InitTick+0x54>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <HAL_InitTick+0x58>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f935 	bl	8000a5e <HAL_SYSTICK_Config>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e00e      	b.n	800081c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b0f      	cmp	r3, #15
 8000802:	d80a      	bhi.n	800081a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000804:	2200      	movs	r2, #0
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	f000 f90b 	bl	8000a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000810:	4a06      	ldr	r2, [pc, #24]	@ (800082c <HAL_InitTick+0x5c>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	e000      	b.n	800081c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800081a:	2301      	movs	r3, #1
}
 800081c:	4618      	mov	r0, r3
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000000 	.word	0x20000000
 8000828:	20000008 	.word	0x20000008
 800082c:	20000004 	.word	0x20000004

08000830 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000834:	4b05      	ldr	r3, [pc, #20]	@ (800084c <HAL_IncTick+0x1c>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_IncTick+0x20>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4413      	add	r3, r2
 8000840:	4a03      	ldr	r2, [pc, #12]	@ (8000850 <HAL_IncTick+0x20>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr
 800084c:	20000008 	.word	0x20000008
 8000850:	20000374 	.word	0x20000374

08000854 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return uwTick;
 8000858:	4b02      	ldr	r3, [pc, #8]	@ (8000864 <HAL_GetTick+0x10>)
 800085a:	681b      	ldr	r3, [r3, #0]
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	20000374 	.word	0x20000374

08000868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000870:	f7ff fff0 	bl	8000854 <HAL_GetTick>
 8000874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000880:	d005      	beq.n	800088e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000882:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <HAL_Delay+0x44>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	461a      	mov	r2, r3
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	4413      	add	r3, r2
 800088c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800088e:	bf00      	nop
 8000890:	f7ff ffe0 	bl	8000854 <HAL_GetTick>
 8000894:	4602      	mov	r2, r0
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	429a      	cmp	r2, r3
 800089e:	d8f7      	bhi.n	8000890 <HAL_Delay+0x28>
  {
  }
}
 80008a0:	bf00      	nop
 80008a2:	bf00      	nop
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000008 	.word	0x20000008

080008b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <__NVIC_SetPriorityGrouping+0x44>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008cc:	4013      	ands	r3, r2
 80008ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008e2:	4a04      	ldr	r2, [pc, #16]	@ (80008f4 <__NVIC_SetPriorityGrouping+0x44>)
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	60d3      	str	r3, [r2, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	e000ed00 	.word	0xe000ed00

080008f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008fc:	4b04      	ldr	r3, [pc, #16]	@ (8000910 <__NVIC_GetPriorityGrouping+0x18>)
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	0a1b      	lsrs	r3, r3, #8
 8000902:	f003 0307 	and.w	r3, r3, #7
}
 8000906:	4618      	mov	r0, r3
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	6039      	str	r1, [r7, #0]
 800091e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000924:	2b00      	cmp	r3, #0
 8000926:	db0a      	blt.n	800093e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	b2da      	uxtb	r2, r3
 800092c:	490c      	ldr	r1, [pc, #48]	@ (8000960 <__NVIC_SetPriority+0x4c>)
 800092e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000932:	0112      	lsls	r2, r2, #4
 8000934:	b2d2      	uxtb	r2, r2
 8000936:	440b      	add	r3, r1
 8000938:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800093c:	e00a      	b.n	8000954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4908      	ldr	r1, [pc, #32]	@ (8000964 <__NVIC_SetPriority+0x50>)
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	f003 030f 	and.w	r3, r3, #15
 800094a:	3b04      	subs	r3, #4
 800094c:	0112      	lsls	r2, r2, #4
 800094e:	b2d2      	uxtb	r2, r2
 8000950:	440b      	add	r3, r1
 8000952:	761a      	strb	r2, [r3, #24]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000e100 	.word	0xe000e100
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000968:	b480      	push	{r7}
 800096a:	b089      	sub	sp, #36	@ 0x24
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	60b9      	str	r1, [r7, #8]
 8000972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f003 0307 	and.w	r3, r3, #7
 800097a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800097c:	69fb      	ldr	r3, [r7, #28]
 800097e:	f1c3 0307 	rsb	r3, r3, #7
 8000982:	2b04      	cmp	r3, #4
 8000984:	bf28      	it	cs
 8000986:	2304      	movcs	r3, #4
 8000988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	3304      	adds	r3, #4
 800098e:	2b06      	cmp	r3, #6
 8000990:	d902      	bls.n	8000998 <NVIC_EncodePriority+0x30>
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	3b03      	subs	r3, #3
 8000996:	e000      	b.n	800099a <NVIC_EncodePriority+0x32>
 8000998:	2300      	movs	r3, #0
 800099a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800099c:	f04f 32ff 	mov.w	r2, #4294967295
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	43da      	mvns	r2, r3
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	401a      	ands	r2, r3
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009b0:	f04f 31ff 	mov.w	r1, #4294967295
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ba:	43d9      	mvns	r1, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c0:	4313      	orrs	r3, r2
         );
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3724      	adds	r7, #36	@ 0x24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr

080009cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009dc:	d301      	bcc.n	80009e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009de:	2301      	movs	r3, #1
 80009e0:	e00f      	b.n	8000a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a0c <SysTick_Config+0x40>)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	3b01      	subs	r3, #1
 80009e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ea:	210f      	movs	r1, #15
 80009ec:	f04f 30ff 	mov.w	r0, #4294967295
 80009f0:	f7ff ff90 	bl	8000914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <SysTick_Config+0x40>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fa:	4b04      	ldr	r3, [pc, #16]	@ (8000a0c <SysTick_Config+0x40>)
 80009fc:	2207      	movs	r2, #7
 80009fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	e000e010 	.word	0xe000e010

08000a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff ff49 	bl	80008b0 <__NVIC_SetPriorityGrouping>
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b086      	sub	sp, #24
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	607a      	str	r2, [r7, #4]
 8000a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a38:	f7ff ff5e 	bl	80008f8 <__NVIC_GetPriorityGrouping>
 8000a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	68b9      	ldr	r1, [r7, #8]
 8000a42:	6978      	ldr	r0, [r7, #20]
 8000a44:	f7ff ff90 	bl	8000968 <NVIC_EncodePriority>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a4e:	4611      	mov	r1, r2
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff ff5f 	bl	8000914 <__NVIC_SetPriority>
}
 8000a56:	bf00      	nop
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff ffb0 	bl	80009cc <SysTick_Config>
 8000a6c:	4603      	mov	r3, r0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b08b      	sub	sp, #44	@ 0x2c
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a8a:	e169      	b.n	8000d60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a90:	fa02 f303 	lsl.w	r3, r2, r3
 8000a94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	69fa      	ldr	r2, [r7, #28]
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	f040 8158 	bne.w	8000d5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	4a9a      	ldr	r2, [pc, #616]	@ (8000d18 <HAL_GPIO_Init+0x2a0>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d05e      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a98      	ldr	r2, [pc, #608]	@ (8000d18 <HAL_GPIO_Init+0x2a0>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d875      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000aba:	4a98      	ldr	r2, [pc, #608]	@ (8000d1c <HAL_GPIO_Init+0x2a4>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d058      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
 8000ac0:	4a96      	ldr	r2, [pc, #600]	@ (8000d1c <HAL_GPIO_Init+0x2a4>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d86f      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000ac6:	4a96      	ldr	r2, [pc, #600]	@ (8000d20 <HAL_GPIO_Init+0x2a8>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d052      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
 8000acc:	4a94      	ldr	r2, [pc, #592]	@ (8000d20 <HAL_GPIO_Init+0x2a8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d869      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000ad2:	4a94      	ldr	r2, [pc, #592]	@ (8000d24 <HAL_GPIO_Init+0x2ac>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d04c      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
 8000ad8:	4a92      	ldr	r2, [pc, #584]	@ (8000d24 <HAL_GPIO_Init+0x2ac>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d863      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000ade:	4a92      	ldr	r2, [pc, #584]	@ (8000d28 <HAL_GPIO_Init+0x2b0>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d046      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
 8000ae4:	4a90      	ldr	r2, [pc, #576]	@ (8000d28 <HAL_GPIO_Init+0x2b0>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d85d      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000aea:	2b12      	cmp	r3, #18
 8000aec:	d82a      	bhi.n	8000b44 <HAL_GPIO_Init+0xcc>
 8000aee:	2b12      	cmp	r3, #18
 8000af0:	d859      	bhi.n	8000ba6 <HAL_GPIO_Init+0x12e>
 8000af2:	a201      	add	r2, pc, #4	@ (adr r2, 8000af8 <HAL_GPIO_Init+0x80>)
 8000af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af8:	08000b73 	.word	0x08000b73
 8000afc:	08000b4d 	.word	0x08000b4d
 8000b00:	08000b5f 	.word	0x08000b5f
 8000b04:	08000ba1 	.word	0x08000ba1
 8000b08:	08000ba7 	.word	0x08000ba7
 8000b0c:	08000ba7 	.word	0x08000ba7
 8000b10:	08000ba7 	.word	0x08000ba7
 8000b14:	08000ba7 	.word	0x08000ba7
 8000b18:	08000ba7 	.word	0x08000ba7
 8000b1c:	08000ba7 	.word	0x08000ba7
 8000b20:	08000ba7 	.word	0x08000ba7
 8000b24:	08000ba7 	.word	0x08000ba7
 8000b28:	08000ba7 	.word	0x08000ba7
 8000b2c:	08000ba7 	.word	0x08000ba7
 8000b30:	08000ba7 	.word	0x08000ba7
 8000b34:	08000ba7 	.word	0x08000ba7
 8000b38:	08000ba7 	.word	0x08000ba7
 8000b3c:	08000b55 	.word	0x08000b55
 8000b40:	08000b69 	.word	0x08000b69
 8000b44:	4a79      	ldr	r2, [pc, #484]	@ (8000d2c <HAL_GPIO_Init+0x2b4>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d013      	beq.n	8000b72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b4a:	e02c      	b.n	8000ba6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	623b      	str	r3, [r7, #32]
          break;
 8000b52:	e029      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	3304      	adds	r3, #4
 8000b5a:	623b      	str	r3, [r7, #32]
          break;
 8000b5c:	e024      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	3308      	adds	r3, #8
 8000b64:	623b      	str	r3, [r7, #32]
          break;
 8000b66:	e01f      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	330c      	adds	r3, #12
 8000b6e:	623b      	str	r3, [r7, #32]
          break;
 8000b70:	e01a      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d102      	bne.n	8000b80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b7a:	2304      	movs	r3, #4
 8000b7c:	623b      	str	r3, [r7, #32]
          break;
 8000b7e:	e013      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d105      	bne.n	8000b94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b88:	2308      	movs	r3, #8
 8000b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	611a      	str	r2, [r3, #16]
          break;
 8000b92:	e009      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b94:	2308      	movs	r3, #8
 8000b96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	69fa      	ldr	r2, [r7, #28]
 8000b9c:	615a      	str	r2, [r3, #20]
          break;
 8000b9e:	e003      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	623b      	str	r3, [r7, #32]
          break;
 8000ba4:	e000      	b.n	8000ba8 <HAL_GPIO_Init+0x130>
          break;
 8000ba6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	2bff      	cmp	r3, #255	@ 0xff
 8000bac:	d801      	bhi.n	8000bb2 <HAL_GPIO_Init+0x13a>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	e001      	b.n	8000bb6 <HAL_GPIO_Init+0x13e>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bb8:	69bb      	ldr	r3, [r7, #24]
 8000bba:	2bff      	cmp	r3, #255	@ 0xff
 8000bbc:	d802      	bhi.n	8000bc4 <HAL_GPIO_Init+0x14c>
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	e002      	b.n	8000bca <HAL_GPIO_Init+0x152>
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc6:	3b08      	subs	r3, #8
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	210f      	movs	r1, #15
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	401a      	ands	r2, r3
 8000bdc:	6a39      	ldr	r1, [r7, #32]
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	431a      	orrs	r2, r3
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 80b1 	beq.w	8000d5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8000d30 <HAL_GPIO_Init+0x2b8>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	4a4c      	ldr	r2, [pc, #304]	@ (8000d30 <HAL_GPIO_Init+0x2b8>)
 8000bfe:	f043 0301 	orr.w	r3, r3, #1
 8000c02:	6193      	str	r3, [r2, #24]
 8000c04:	4b4a      	ldr	r3, [pc, #296]	@ (8000d30 <HAL_GPIO_Init+0x2b8>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	f003 0301 	and.w	r3, r3, #1
 8000c0c:	60bb      	str	r3, [r7, #8]
 8000c0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c10:	4a48      	ldr	r2, [pc, #288]	@ (8000d34 <HAL_GPIO_Init+0x2bc>)
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	089b      	lsrs	r3, r3, #2
 8000c16:	3302      	adds	r3, #2
 8000c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c20:	f003 0303 	and.w	r3, r3, #3
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	220f      	movs	r2, #15
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	4013      	ands	r3, r2
 8000c32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a40      	ldr	r2, [pc, #256]	@ (8000d38 <HAL_GPIO_Init+0x2c0>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d013      	beq.n	8000c64 <HAL_GPIO_Init+0x1ec>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d3c <HAL_GPIO_Init+0x2c4>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d00d      	beq.n	8000c60 <HAL_GPIO_Init+0x1e8>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a3e      	ldr	r2, [pc, #248]	@ (8000d40 <HAL_GPIO_Init+0x2c8>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d007      	beq.n	8000c5c <HAL_GPIO_Init+0x1e4>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d44 <HAL_GPIO_Init+0x2cc>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d101      	bne.n	8000c58 <HAL_GPIO_Init+0x1e0>
 8000c54:	2303      	movs	r3, #3
 8000c56:	e006      	b.n	8000c66 <HAL_GPIO_Init+0x1ee>
 8000c58:	2304      	movs	r3, #4
 8000c5a:	e004      	b.n	8000c66 <HAL_GPIO_Init+0x1ee>
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	e002      	b.n	8000c66 <HAL_GPIO_Init+0x1ee>
 8000c60:	2301      	movs	r3, #1
 8000c62:	e000      	b.n	8000c66 <HAL_GPIO_Init+0x1ee>
 8000c64:	2300      	movs	r3, #0
 8000c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c68:	f002 0203 	and.w	r2, r2, #3
 8000c6c:	0092      	lsls	r2, r2, #2
 8000c6e:	4093      	lsls	r3, r2
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c76:	492f      	ldr	r1, [pc, #188]	@ (8000d34 <HAL_GPIO_Init+0x2bc>)
 8000c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7a:	089b      	lsrs	r3, r3, #2
 8000c7c:	3302      	adds	r3, #2
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d006      	beq.n	8000c9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c90:	4b2d      	ldr	r3, [pc, #180]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	492c      	ldr	r1, [pc, #176]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	608b      	str	r3, [r1, #8]
 8000c9c:	e006      	b.n	8000cac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000ca0:	689a      	ldr	r2, [r3, #8]
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	4928      	ldr	r1, [pc, #160]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000ca8:	4013      	ands	r3, r2
 8000caa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d006      	beq.n	8000cc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cb8:	4b23      	ldr	r3, [pc, #140]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cba:	68da      	ldr	r2, [r3, #12]
 8000cbc:	4922      	ldr	r1, [pc, #136]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	60cb      	str	r3, [r1, #12]
 8000cc4:	e006      	b.n	8000cd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cc6:	4b20      	ldr	r3, [pc, #128]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cc8:	68da      	ldr	r2, [r3, #12]
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	43db      	mvns	r3, r3
 8000cce:	491e      	ldr	r1, [pc, #120]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d006      	beq.n	8000cee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ce0:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	4918      	ldr	r1, [pc, #96]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	604b      	str	r3, [r1, #4]
 8000cec:	e006      	b.n	8000cfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cee:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	4914      	ldr	r1, [pc, #80]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d021      	beq.n	8000d4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d08:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	490e      	ldr	r1, [pc, #56]	@ (8000d48 <HAL_GPIO_Init+0x2d0>)
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	600b      	str	r3, [r1, #0]
 8000d14:	e021      	b.n	8000d5a <HAL_GPIO_Init+0x2e2>
 8000d16:	bf00      	nop
 8000d18:	10320000 	.word	0x10320000
 8000d1c:	10310000 	.word	0x10310000
 8000d20:	10220000 	.word	0x10220000
 8000d24:	10210000 	.word	0x10210000
 8000d28:	10120000 	.word	0x10120000
 8000d2c:	10110000 	.word	0x10110000
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010000 	.word	0x40010000
 8000d38:	40010800 	.word	0x40010800
 8000d3c:	40010c00 	.word	0x40010c00
 8000d40:	40011000 	.word	0x40011000
 8000d44:	40011400 	.word	0x40011400
 8000d48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <HAL_GPIO_Init+0x304>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	43db      	mvns	r3, r3
 8000d54:	4909      	ldr	r1, [pc, #36]	@ (8000d7c <HAL_GPIO_Init+0x304>)
 8000d56:	4013      	ands	r3, r2
 8000d58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d66:	fa22 f303 	lsr.w	r3, r2, r3
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	f47f ae8e 	bne.w	8000a8c <HAL_GPIO_Init+0x14>
  }
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	372c      	adds	r7, #44	@ 0x2c
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	40010400 	.word	0x40010400

08000d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	807b      	strh	r3, [r7, #2]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d90:	787b      	ldrb	r3, [r7, #1]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d003      	beq.n	8000d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d96:	887a      	ldrh	r2, [r7, #2]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d9c:	e003      	b.n	8000da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d9e:	887b      	ldrh	r3, [r7, #2]
 8000da0:	041a      	lsls	r2, r3, #16
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	611a      	str	r2, [r3, #16]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr

08000db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d101      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e272      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	f000 8087 	beq.w	8000ede <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd0:	4b92      	ldr	r3, [pc, #584]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f003 030c 	and.w	r3, r3, #12
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d00c      	beq.n	8000df6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ddc:	4b8f      	ldr	r3, [pc, #572]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f003 030c 	and.w	r3, r3, #12
 8000de4:	2b08      	cmp	r3, #8
 8000de6:	d112      	bne.n	8000e0e <HAL_RCC_OscConfig+0x5e>
 8000de8:	4b8c      	ldr	r3, [pc, #560]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000df4:	d10b      	bne.n	8000e0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df6:	4b89      	ldr	r3, [pc, #548]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d06c      	beq.n	8000edc <HAL_RCC_OscConfig+0x12c>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d168      	bne.n	8000edc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e24c      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e16:	d106      	bne.n	8000e26 <HAL_RCC_OscConfig+0x76>
 8000e18:	4b80      	ldr	r3, [pc, #512]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a7f      	ldr	r2, [pc, #508]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e22:	6013      	str	r3, [r2, #0]
 8000e24:	e02e      	b.n	8000e84 <HAL_RCC_OscConfig+0xd4>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10c      	bne.n	8000e48 <HAL_RCC_OscConfig+0x98>
 8000e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a7a      	ldr	r2, [pc, #488]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e38:	6013      	str	r3, [r2, #0]
 8000e3a:	4b78      	ldr	r3, [pc, #480]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a77      	ldr	r2, [pc, #476]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	e01d      	b.n	8000e84 <HAL_RCC_OscConfig+0xd4>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e50:	d10c      	bne.n	8000e6c <HAL_RCC_OscConfig+0xbc>
 8000e52:	4b72      	ldr	r3, [pc, #456]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a71      	ldr	r2, [pc, #452]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a6e      	ldr	r2, [pc, #440]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e00b      	b.n	8000e84 <HAL_RCC_OscConfig+0xd4>
 8000e6c:	4b6b      	ldr	r3, [pc, #428]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a6a      	ldr	r2, [pc, #424]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	4b68      	ldr	r3, [pc, #416]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a67      	ldr	r2, [pc, #412]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d013      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8c:	f7ff fce2 	bl	8000854 <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e92:	e008      	b.n	8000ea6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e94:	f7ff fcde 	bl	8000854 <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b64      	cmp	r3, #100	@ 0x64
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e200      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea6:	4b5d      	ldr	r3, [pc, #372]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f0      	beq.n	8000e94 <HAL_RCC_OscConfig+0xe4>
 8000eb2:	e014      	b.n	8000ede <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fcce 	bl	8000854 <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ebc:	f7ff fcca 	bl	8000854 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b64      	cmp	r3, #100	@ 0x64
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e1ec      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ece:	4b53      	ldr	r3, [pc, #332]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f0      	bne.n	8000ebc <HAL_RCC_OscConfig+0x10c>
 8000eda:	e000      	b.n	8000ede <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d063      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eea:	4b4c      	ldr	r3, [pc, #304]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d00b      	beq.n	8000f0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ef6:	4b49      	ldr	r3, [pc, #292]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 030c 	and.w	r3, r3, #12
 8000efe:	2b08      	cmp	r3, #8
 8000f00:	d11c      	bne.n	8000f3c <HAL_RCC_OscConfig+0x18c>
 8000f02:	4b46      	ldr	r3, [pc, #280]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d116      	bne.n	8000f3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0e:	4b43      	ldr	r3, [pc, #268]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d005      	beq.n	8000f26 <HAL_RCC_OscConfig+0x176>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	691b      	ldr	r3, [r3, #16]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d001      	beq.n	8000f26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e1c0      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f26:	4b3d      	ldr	r3, [pc, #244]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	4939      	ldr	r1, [pc, #228]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f36:	4313      	orrs	r3, r2
 8000f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3a:	e03a      	b.n	8000fb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	691b      	ldr	r3, [r3, #16]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d020      	beq.n	8000f86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f44:	4b36      	ldr	r3, [pc, #216]	@ (8001020 <HAL_RCC_OscConfig+0x270>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fc83 	bl	8000854 <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f50:	e008      	b.n	8000f64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f52:	f7ff fc7f 	bl	8000854 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e1a1      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f64:	4b2d      	ldr	r3, [pc, #180]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f0      	beq.n	8000f52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f70:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	00db      	lsls	r3, r3, #3
 8000f7e:	4927      	ldr	r1, [pc, #156]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000f80:	4313      	orrs	r3, r2
 8000f82:	600b      	str	r3, [r1, #0]
 8000f84:	e015      	b.n	8000fb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f86:	4b26      	ldr	r3, [pc, #152]	@ (8001020 <HAL_RCC_OscConfig+0x270>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8c:	f7ff fc62 	bl	8000854 <HAL_GetTick>
 8000f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f92:	e008      	b.n	8000fa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f94:	f7ff fc5e 	bl	8000854 <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e180      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f0      	bne.n	8000f94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d03a      	beq.n	8001034 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d019      	beq.n	8000ffa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fc6:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <HAL_RCC_OscConfig+0x274>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fcc:	f7ff fc42 	bl	8000854 <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fd4:	f7ff fc3e 	bl	8000854 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e160      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fea:	f003 0302 	and.w	r3, r3, #2
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0f0      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f000 face 	bl	8001594 <RCC_Delay>
 8000ff8:	e01c      	b.n	8001034 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <HAL_RCC_OscConfig+0x274>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001000:	f7ff fc28 	bl	8000854 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001006:	e00f      	b.n	8001028 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001008:	f7ff fc24 	bl	8000854 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d908      	bls.n	8001028 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e146      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
 800101a:	bf00      	nop
 800101c:	40021000 	.word	0x40021000
 8001020:	42420000 	.word	0x42420000
 8001024:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001028:	4b92      	ldr	r3, [pc, #584]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1e9      	bne.n	8001008 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	2b00      	cmp	r3, #0
 800103e:	f000 80a6 	beq.w	800118e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001042:	2300      	movs	r3, #0
 8001044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001046:	4b8b      	ldr	r3, [pc, #556]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10d      	bne.n	800106e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	4b88      	ldr	r3, [pc, #544]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	4a87      	ldr	r2, [pc, #540]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800105c:	61d3      	str	r3, [r2, #28]
 800105e:	4b85      	ldr	r3, [pc, #532]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800106a:	2301      	movs	r3, #1
 800106c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800106e:	4b82      	ldr	r3, [pc, #520]	@ (8001278 <HAL_RCC_OscConfig+0x4c8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001076:	2b00      	cmp	r3, #0
 8001078:	d118      	bne.n	80010ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800107a:	4b7f      	ldr	r3, [pc, #508]	@ (8001278 <HAL_RCC_OscConfig+0x4c8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a7e      	ldr	r2, [pc, #504]	@ (8001278 <HAL_RCC_OscConfig+0x4c8>)
 8001080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001086:	f7ff fbe5 	bl	8000854 <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800108e:	f7ff fbe1 	bl	8000854 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b64      	cmp	r3, #100	@ 0x64
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e103      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a0:	4b75      	ldr	r3, [pc, #468]	@ (8001278 <HAL_RCC_OscConfig+0x4c8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0f0      	beq.n	800108e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d106      	bne.n	80010c2 <HAL_RCC_OscConfig+0x312>
 80010b4:	4b6f      	ldr	r3, [pc, #444]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	4a6e      	ldr	r2, [pc, #440]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010ba:	f043 0301 	orr.w	r3, r3, #1
 80010be:	6213      	str	r3, [r2, #32]
 80010c0:	e02d      	b.n	800111e <HAL_RCC_OscConfig+0x36e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d10c      	bne.n	80010e4 <HAL_RCC_OscConfig+0x334>
 80010ca:	4b6a      	ldr	r3, [pc, #424]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	4a69      	ldr	r2, [pc, #420]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	f023 0301 	bic.w	r3, r3, #1
 80010d4:	6213      	str	r3, [r2, #32]
 80010d6:	4b67      	ldr	r3, [pc, #412]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010d8:	6a1b      	ldr	r3, [r3, #32]
 80010da:	4a66      	ldr	r2, [pc, #408]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	f023 0304 	bic.w	r3, r3, #4
 80010e0:	6213      	str	r3, [r2, #32]
 80010e2:	e01c      	b.n	800111e <HAL_RCC_OscConfig+0x36e>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	2b05      	cmp	r3, #5
 80010ea:	d10c      	bne.n	8001106 <HAL_RCC_OscConfig+0x356>
 80010ec:	4b61      	ldr	r3, [pc, #388]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010ee:	6a1b      	ldr	r3, [r3, #32]
 80010f0:	4a60      	ldr	r2, [pc, #384]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6213      	str	r3, [r2, #32]
 80010f8:	4b5e      	ldr	r3, [pc, #376]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	4a5d      	ldr	r2, [pc, #372]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80010fe:	f043 0301 	orr.w	r3, r3, #1
 8001102:	6213      	str	r3, [r2, #32]
 8001104:	e00b      	b.n	800111e <HAL_RCC_OscConfig+0x36e>
 8001106:	4b5b      	ldr	r3, [pc, #364]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	6a1b      	ldr	r3, [r3, #32]
 800110a:	4a5a      	ldr	r2, [pc, #360]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 800110c:	f023 0301 	bic.w	r3, r3, #1
 8001110:	6213      	str	r3, [r2, #32]
 8001112:	4b58      	ldr	r3, [pc, #352]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	6a1b      	ldr	r3, [r3, #32]
 8001116:	4a57      	ldr	r2, [pc, #348]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	f023 0304 	bic.w	r3, r3, #4
 800111c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d015      	beq.n	8001152 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001126:	f7ff fb95 	bl	8000854 <HAL_GetTick>
 800112a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800112c:	e00a      	b.n	8001144 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800112e:	f7ff fb91 	bl	8000854 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800113c:	4293      	cmp	r3, r2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e0b1      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001144:	4b4b      	ldr	r3, [pc, #300]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001146:	6a1b      	ldr	r3, [r3, #32]
 8001148:	f003 0302 	and.w	r3, r3, #2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d0ee      	beq.n	800112e <HAL_RCC_OscConfig+0x37e>
 8001150:	e014      	b.n	800117c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001152:	f7ff fb7f 	bl	8000854 <HAL_GetTick>
 8001156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001158:	e00a      	b.n	8001170 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115a:	f7ff fb7b 	bl	8000854 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001168:	4293      	cmp	r3, r2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e09b      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001170:	4b40      	ldr	r3, [pc, #256]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d1ee      	bne.n	800115a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800117c:	7dfb      	ldrb	r3, [r7, #23]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d105      	bne.n	800118e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001182:	4b3c      	ldr	r3, [pc, #240]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	4a3b      	ldr	r2, [pc, #236]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001188:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800118c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69db      	ldr	r3, [r3, #28]
 8001192:	2b00      	cmp	r3, #0
 8001194:	f000 8087 	beq.w	80012a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001198:	4b36      	ldr	r3, [pc, #216]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 030c 	and.w	r3, r3, #12
 80011a0:	2b08      	cmp	r3, #8
 80011a2:	d061      	beq.n	8001268 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d146      	bne.n	800123a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ac:	4b33      	ldr	r3, [pc, #204]	@ (800127c <HAL_RCC_OscConfig+0x4cc>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b2:	f7ff fb4f 	bl	8000854 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ba:	f7ff fb4b 	bl	8000854 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e06d      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011cc:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f0      	bne.n	80011ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a1b      	ldr	r3, [r3, #32]
 80011dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011e0:	d108      	bne.n	80011f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	4921      	ldr	r1, [pc, #132]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	4313      	orrs	r3, r2
 80011f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a19      	ldr	r1, [r3, #32]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001204:	430b      	orrs	r3, r1
 8001206:	491b      	ldr	r1, [pc, #108]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <HAL_RCC_OscConfig+0x4cc>)
 800120e:	2201      	movs	r2, #1
 8001210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001212:	f7ff fb1f 	bl	8000854 <HAL_GetTick>
 8001216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001218:	e008      	b.n	800122c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800121a:	f7ff fb1b 	bl	8000854 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d901      	bls.n	800122c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e03d      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d0f0      	beq.n	800121a <HAL_RCC_OscConfig+0x46a>
 8001238:	e035      	b.n	80012a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_RCC_OscConfig+0x4cc>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fb08 	bl	8000854 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff fb04 	bl	8000854 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e026      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <HAL_RCC_OscConfig+0x4c4>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x498>
 8001266:	e01e      	b.n	80012a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	69db      	ldr	r3, [r3, #28]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d107      	bne.n	8001280 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e019      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
 8001274:	40021000 	.word	0x40021000
 8001278:	40007000 	.word	0x40007000
 800127c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <HAL_RCC_OscConfig+0x500>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	429a      	cmp	r2, r3
 8001292:	d106      	bne.n	80012a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129e:	429a      	cmp	r2, r3
 80012a0:	d001      	beq.n	80012a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40021000 	.word	0x40021000

080012b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e0d0      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d910      	bls.n	80012f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d6:	4b67      	ldr	r3, [pc, #412]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f023 0207 	bic.w	r2, r3, #7
 80012de:	4965      	ldr	r1, [pc, #404]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e6:	4b63      	ldr	r3, [pc, #396]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d001      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e0b8      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d020      	beq.n	8001346 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	2b00      	cmp	r3, #0
 800130e:	d005      	beq.n	800131c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001310:	4b59      	ldr	r3, [pc, #356]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4a58      	ldr	r2, [pc, #352]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001316:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800131a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0308 	and.w	r3, r3, #8
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001328:	4b53      	ldr	r3, [pc, #332]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a52      	ldr	r2, [pc, #328]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001332:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001334:	4b50      	ldr	r3, [pc, #320]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	494d      	ldr	r1, [pc, #308]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	4313      	orrs	r3, r2
 8001344:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	d040      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d107      	bne.n	800136a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	4b47      	ldr	r3, [pc, #284]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d115      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e07f      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001372:	4b41      	ldr	r3, [pc, #260]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d109      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e073      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001382:	4b3d      	ldr	r3, [pc, #244]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e06b      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001392:	4b39      	ldr	r3, [pc, #228]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f023 0203 	bic.w	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	4936      	ldr	r1, [pc, #216]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a4:	f7ff fa56 	bl	8000854 <HAL_GetTick>
 80013a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013aa:	e00a      	b.n	80013c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ac:	f7ff fa52 	bl	8000854 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e053      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 020c 	and.w	r2, r3, #12
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d1eb      	bne.n	80013ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013d4:	4b27      	ldr	r3, [pc, #156]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0307 	and.w	r3, r3, #7
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d210      	bcs.n	8001404 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e2:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 0207 	bic.w	r2, r3, #7
 80013ea:	4922      	ldr	r1, [pc, #136]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f2:	4b20      	ldr	r3, [pc, #128]	@ (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d001      	beq.n	8001404 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e032      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0304 	and.w	r3, r3, #4
 800140c:	2b00      	cmp	r3, #0
 800140e:	d008      	beq.n	8001422 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	4916      	ldr	r1, [pc, #88]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800141e:	4313      	orrs	r3, r2
 8001420:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d009      	beq.n	8001442 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800142e:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	490e      	ldr	r1, [pc, #56]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	4313      	orrs	r3, r2
 8001440:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001442:	f000 f821 	bl	8001488 <HAL_RCC_GetSysClockFreq>
 8001446:	4602      	mov	r2, r0
 8001448:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	490a      	ldr	r1, [pc, #40]	@ (800147c <HAL_RCC_ClockConfig+0x1c8>)
 8001454:	5ccb      	ldrb	r3, [r1, r3]
 8001456:	fa22 f303 	lsr.w	r3, r2, r3
 800145a:	4a09      	ldr	r2, [pc, #36]	@ (8001480 <HAL_RCC_ClockConfig+0x1cc>)
 800145c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <HAL_RCC_ClockConfig+0x1d0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f9b4 	bl	80007d0 <HAL_InitTick>

  return HAL_OK;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40022000 	.word	0x40022000
 8001478:	40021000 	.word	0x40021000
 800147c:	080044e8 	.word	0x080044e8
 8001480:	20000000 	.word	0x20000000
 8001484:	20000004 	.word	0x20000004

08001488 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001488:	b480      	push	{r7}
 800148a:	b087      	sub	sp, #28
 800148c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	2300      	movs	r3, #0
 800149c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <HAL_RCC_GetSysClockFreq+0x94>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f003 030c 	and.w	r3, r3, #12
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	d002      	beq.n	80014b8 <HAL_RCC_GetSysClockFreq+0x30>
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d003      	beq.n	80014be <HAL_RCC_GetSysClockFreq+0x36>
 80014b6:	e027      	b.n	8001508 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014b8:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <HAL_RCC_GetSysClockFreq+0x98>)
 80014ba:	613b      	str	r3, [r7, #16]
      break;
 80014bc:	e027      	b.n	800150e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	0c9b      	lsrs	r3, r3, #18
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014c8:	5cd3      	ldrb	r3, [r2, r3]
 80014ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d010      	beq.n	80014f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_RCC_GetSysClockFreq+0x94>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	0c5b      	lsrs	r3, r3, #17
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	4a11      	ldr	r2, [pc, #68]	@ (8001528 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014e2:	5cd3      	ldrb	r3, [r2, r3]
 80014e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001520 <HAL_RCC_GetSysClockFreq+0x98>)
 80014ea:	fb03 f202 	mul.w	r2, r3, r2
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	e004      	b.n	8001502 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4a0c      	ldr	r2, [pc, #48]	@ (800152c <HAL_RCC_GetSysClockFreq+0xa4>)
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	613b      	str	r3, [r7, #16]
      break;
 8001506:	e002      	b.n	800150e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <HAL_RCC_GetSysClockFreq+0x98>)
 800150a:	613b      	str	r3, [r7, #16]
      break;
 800150c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800150e:	693b      	ldr	r3, [r7, #16]
}
 8001510:	4618      	mov	r0, r3
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	007a1200 	.word	0x007a1200
 8001524:	08004500 	.word	0x08004500
 8001528:	08004510 	.word	0x08004510
 800152c:	003d0900 	.word	0x003d0900

08001530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001534:	4b02      	ldr	r3, [pc, #8]	@ (8001540 <HAL_RCC_GetHCLKFreq+0x10>)
 8001536:	681b      	ldr	r3, [r3, #0]
}
 8001538:	4618      	mov	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	20000000 	.word	0x20000000

08001544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001548:	f7ff fff2 	bl	8001530 <HAL_RCC_GetHCLKFreq>
 800154c:	4602      	mov	r2, r0
 800154e:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	f003 0307 	and.w	r3, r3, #7
 8001558:	4903      	ldr	r1, [pc, #12]	@ (8001568 <HAL_RCC_GetPCLK1Freq+0x24>)
 800155a:	5ccb      	ldrb	r3, [r1, r3]
 800155c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001560:	4618      	mov	r0, r3
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000
 8001568:	080044f8 	.word	0x080044f8

0800156c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001570:	f7ff ffde 	bl	8001530 <HAL_RCC_GetHCLKFreq>
 8001574:	4602      	mov	r2, r0
 8001576:	4b05      	ldr	r3, [pc, #20]	@ (800158c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	0adb      	lsrs	r3, r3, #11
 800157c:	f003 0307 	and.w	r3, r3, #7
 8001580:	4903      	ldr	r1, [pc, #12]	@ (8001590 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001582:	5ccb      	ldrb	r3, [r1, r3]
 8001584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001588:	4618      	mov	r0, r3
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40021000 	.word	0x40021000
 8001590:	080044f8 	.word	0x080044f8

08001594 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800159c:	4b0a      	ldr	r3, [pc, #40]	@ (80015c8 <RCC_Delay+0x34>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	@ (80015cc <RCC_Delay+0x38>)
 80015a2:	fba2 2303 	umull	r2, r3, r2, r3
 80015a6:	0a5b      	lsrs	r3, r3, #9
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	fb02 f303 	mul.w	r3, r2, r3
 80015ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015b0:	bf00      	nop
  }
  while (Delay --);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1e5a      	subs	r2, r3, #1
 80015b6:	60fa      	str	r2, [r7, #12]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1f9      	bne.n	80015b0 <RCC_Delay+0x1c>
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	3714      	adds	r7, #20
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	20000000 	.word	0x20000000
 80015cc:	10624dd3 	.word	0x10624dd3

080015d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e076      	b.n	80016d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d108      	bne.n	80015fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80015f2:	d009      	beq.n	8001608 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
 80015fa:	e005      	b.n	8001608 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d106      	bne.n	8001628 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7fe ff3e 	bl	80004a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2202      	movs	r2, #2
 800162c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800163e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001650:	431a      	orrs	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	68db      	ldr	r3, [r3, #12]
 8001656:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800165a:	431a      	orrs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	431a      	orrs	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800168c:	ea42 0103 	orr.w	r1, r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001694:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	0c1a      	lsrs	r2, r3, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f002 0204 	and.w	r2, r2, #4
 80016ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	69da      	ldr	r2, [r3, #28]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2201      	movs	r2, #1
 80016ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	4613      	mov	r3, r2
 80016e6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80016e8:	f7ff f8b4 	bl	8000854 <HAL_GetTick>
 80016ec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80016ee:	88fb      	ldrh	r3, [r7, #6]
 80016f0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d001      	beq.n	8001702 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80016fe:	2302      	movs	r3, #2
 8001700:	e12a      	b.n	8001958 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d002      	beq.n	800170e <HAL_SPI_Transmit+0x36>
 8001708:	88fb      	ldrh	r3, [r7, #6]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e122      	b.n	8001958 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001718:	2b01      	cmp	r3, #1
 800171a:	d101      	bne.n	8001720 <HAL_SPI_Transmit+0x48>
 800171c:	2302      	movs	r3, #2
 800171e:	e11b      	b.n	8001958 <HAL_SPI_Transmit+0x280>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2201      	movs	r2, #1
 8001724:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2203      	movs	r2, #3
 800172c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2200      	movs	r2, #0
 8001734:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	88fa      	ldrh	r2, [r7, #6]
 8001740:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	88fa      	ldrh	r2, [r7, #6]
 8001746:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2200      	movs	r2, #0
 800174c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2200      	movs	r2, #0
 8001752:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2200      	movs	r2, #0
 8001758:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2200      	movs	r2, #0
 800175e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800176e:	d10f      	bne.n	8001790 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800177e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800178e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800179a:	2b40      	cmp	r3, #64	@ 0x40
 800179c:	d007      	beq.n	80017ae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017b6:	d152      	bne.n	800185e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d002      	beq.n	80017c6 <HAL_SPI_Transmit+0xee>
 80017c0:	8b7b      	ldrh	r3, [r7, #26]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d145      	bne.n	8001852 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	881a      	ldrh	r2, [r3, #0]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	1c9a      	adds	r2, r3, #2
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	3b01      	subs	r3, #1
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80017ea:	e032      	b.n	8001852 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d112      	bne.n	8001820 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	881a      	ldrh	r2, [r3, #0]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	1c9a      	adds	r2, r3, #2
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001814:	b29b      	uxth	r3, r3
 8001816:	3b01      	subs	r3, #1
 8001818:	b29a      	uxth	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800181e:	e018      	b.n	8001852 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001820:	f7ff f818 	bl	8000854 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d803      	bhi.n	8001838 <HAL_SPI_Transmit+0x160>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001836:	d102      	bne.n	800183e <HAL_SPI_Transmit+0x166>
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e082      	b.n	8001958 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001856:	b29b      	uxth	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1c7      	bne.n	80017ec <HAL_SPI_Transmit+0x114>
 800185c:	e053      	b.n	8001906 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <HAL_SPI_Transmit+0x194>
 8001866:	8b7b      	ldrh	r3, [r7, #26]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d147      	bne.n	80018fc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	330c      	adds	r3, #12
 8001876:	7812      	ldrb	r2, [r2, #0]
 8001878:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001888:	b29b      	uxth	r3, r3
 800188a:	3b01      	subs	r3, #1
 800188c:	b29a      	uxth	r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001892:	e033      	b.n	80018fc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d113      	bne.n	80018ca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	330c      	adds	r3, #12
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80018be:	b29b      	uxth	r3, r3
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80018c8:	e018      	b.n	80018fc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80018ca:	f7fe ffc3 	bl	8000854 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d803      	bhi.n	80018e2 <HAL_SPI_Transmit+0x20a>
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e0:	d102      	bne.n	80018e8 <HAL_SPI_Transmit+0x210>
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d109      	bne.n	80018fc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e02d      	b.n	8001958 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001900:	b29b      	uxth	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1c6      	bne.n	8001894 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	6839      	ldr	r1, [r7, #0]
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 fa5a 	bl	8001dc4 <SPI_EndRxTxTransaction>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2220      	movs	r2, #32
 800191a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d10a      	bne.n	800193a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001956:	2300      	movs	r3, #0
  }
}
 8001958:	4618      	mov	r0, r3
 800195a:	3720      	adds	r7, #32
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800196e:	2301      	movs	r3, #1
 8001970:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001972:	f7fe ff6f 	bl	8000854 <HAL_GetTick>
 8001976:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800197e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001986:	887b      	ldrh	r3, [r7, #2]
 8001988:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800198a:	7ffb      	ldrb	r3, [r7, #31]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d00c      	beq.n	80019aa <HAL_SPI_TransmitReceive+0x4a>
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001996:	d106      	bne.n	80019a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <HAL_SPI_TransmitReceive+0x46>
 80019a0:	7ffb      	ldrb	r3, [r7, #31]
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d001      	beq.n	80019aa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80019a6:	2302      	movs	r3, #2
 80019a8:	e17f      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d005      	beq.n	80019bc <HAL_SPI_TransmitReceive+0x5c>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d002      	beq.n	80019bc <HAL_SPI_TransmitReceive+0x5c>
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e174      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d101      	bne.n	80019ce <HAL_SPI_TransmitReceive+0x6e>
 80019ca:	2302      	movs	r3, #2
 80019cc:	e16d      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2201      	movs	r2, #1
 80019d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d003      	beq.n	80019ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2205      	movs	r2, #5
 80019e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2200      	movs	r2, #0
 80019ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	887a      	ldrh	r2, [r7, #2]
 80019fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	887a      	ldrh	r2, [r7, #2]
 8001a00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	68ba      	ldr	r2, [r7, #8]
 8001a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	887a      	ldrh	r2, [r7, #2]
 8001a0c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	887a      	ldrh	r2, [r7, #2]
 8001a12:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a2a:	2b40      	cmp	r3, #64	@ 0x40
 8001a2c:	d007      	beq.n	8001a3e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a46:	d17e      	bne.n	8001b46 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d002      	beq.n	8001a56 <HAL_SPI_TransmitReceive+0xf6>
 8001a50:	8afb      	ldrh	r3, [r7, #22]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d16c      	bne.n	8001b30 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	881a      	ldrh	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	1c9a      	adds	r2, r3, #2
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a7a:	e059      	b.n	8001b30 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d11b      	bne.n	8001ac2 <HAL_SPI_TransmitReceive+0x162>
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d016      	beq.n	8001ac2 <HAL_SPI_TransmitReceive+0x162>
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d113      	bne.n	8001ac2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	881a      	ldrh	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	1c9a      	adds	r2, r3, #2
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d119      	bne.n	8001b04 <HAL_SPI_TransmitReceive+0x1a4>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d014      	beq.n	8001b04 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ae4:	b292      	uxth	r2, r2
 8001ae6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aec:	1c9a      	adds	r2, r3, #2
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	3b01      	subs	r3, #1
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001b00:	2301      	movs	r3, #1
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001b04:	f7fe fea6 	bl	8000854 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d80d      	bhi.n	8001b30 <HAL_SPI_TransmitReceive+0x1d0>
 8001b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1a:	d009      	beq.n	8001b30 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e0bc      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1a0      	bne.n	8001a7c <HAL_SPI_TransmitReceive+0x11c>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d19b      	bne.n	8001a7c <HAL_SPI_TransmitReceive+0x11c>
 8001b44:	e082      	b.n	8001c4c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d002      	beq.n	8001b54 <HAL_SPI_TransmitReceive+0x1f4>
 8001b4e:	8afb      	ldrh	r3, [r7, #22]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d171      	bne.n	8001c38 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	330c      	adds	r3, #12
 8001b5e:	7812      	ldrb	r2, [r2, #0]
 8001b60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	1c5a      	adds	r2, r3, #1
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	3b01      	subs	r3, #1
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b7a:	e05d      	b.n	8001c38 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d11c      	bne.n	8001bc4 <HAL_SPI_TransmitReceive+0x264>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d017      	beq.n	8001bc4 <HAL_SPI_TransmitReceive+0x264>
 8001b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d114      	bne.n	8001bc4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	330c      	adds	r3, #12
 8001ba4:	7812      	ldrb	r2, [r2, #0]
 8001ba6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bac:	1c5a      	adds	r2, r3, #1
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d119      	bne.n	8001c06 <HAL_SPI_TransmitReceive+0x2a6>
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d014      	beq.n	8001c06 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68da      	ldr	r2, [r3, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001c02:	2301      	movs	r3, #1
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001c06:	f7fe fe25 	bl	8000854 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	6a3b      	ldr	r3, [r7, #32]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d803      	bhi.n	8001c1e <HAL_SPI_TransmitReceive+0x2be>
 8001c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c1c:	d102      	bne.n	8001c24 <HAL_SPI_TransmitReceive+0x2c4>
 8001c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d109      	bne.n	8001c38 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e038      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d19c      	bne.n	8001b7c <HAL_SPI_TransmitReceive+0x21c>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d197      	bne.n	8001b7c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c4c:	6a3a      	ldr	r2, [r7, #32]
 8001c4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f000 f8b7 	bl	8001dc4 <SPI_EndRxTxTransaction>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d008      	beq.n	8001c6e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2220      	movs	r2, #32
 8001c60:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e01d      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10a      	bne.n	8001c8c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e000      	b.n	8001caa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
  }
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3728      	adds	r7, #40	@ 0x28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	603b      	str	r3, [r7, #0]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001cc4:	f7fe fdc6 	bl	8000854 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ccc:	1a9b      	subs	r3, r3, r2
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001cd4:	f7fe fdbe 	bl	8000854 <HAL_GetTick>
 8001cd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001cda:	4b39      	ldr	r3, [pc, #228]	@ (8001dc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	015b      	lsls	r3, r3, #5
 8001ce0:	0d1b      	lsrs	r3, r3, #20
 8001ce2:	69fa      	ldr	r2, [r7, #28]
 8001ce4:	fb02 f303 	mul.w	r3, r2, r3
 8001ce8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001cea:	e054      	b.n	8001d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf2:	d050      	beq.n	8001d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001cf4:	f7fe fdae 	bl	8000854 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d902      	bls.n	8001d0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d13d      	bne.n	8001d86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001d18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d22:	d111      	bne.n	8001d48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d2c:	d004      	beq.n	8001d38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d107      	bne.n	8001d48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d50:	d10f      	bne.n	8001d72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e017      	b.n	8001db6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	bf0c      	ite	eq
 8001da6:	2301      	moveq	r3, #1
 8001da8:	2300      	movne	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	461a      	mov	r2, r3
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d19b      	bne.n	8001cec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3720      	adds	r7, #32
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000000 	.word	0x20000000

08001dc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af02      	add	r7, sp, #8
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2102      	movs	r1, #2
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f7ff ff6a 	bl	8001cb4 <SPI_WaitFlagStateUntilTimeout>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d007      	beq.n	8001df6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dea:	f043 0220 	orr.w	r2, r3, #32
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e013      	b.n	8001e1e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	f7ff ff57 	bl	8001cb4 <SPI_WaitFlagStateUntilTimeout>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d007      	beq.n	8001e1c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e10:	f043 0220 	orr.w	r2, r3, #32
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e000      	b.n	8001e1e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d101      	bne.n	8001e38 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e042      	b.n	8001ebe <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d106      	bne.n	8001e52 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7fe fc37 	bl	80006c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2224      	movs	r2, #36	@ 0x24
 8001e56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e68:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f972 	bl	8002154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	691a      	ldr	r2, [r3, #16]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e7e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	695a      	ldr	r2, [r3, #20]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e8e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68da      	ldr	r2, [r3, #12]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e9e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2220      	movs	r2, #32
 8001eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2220      	movs	r2, #32
 8001eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b08a      	sub	sp, #40	@ 0x28
 8001eca:	af02      	add	r7, sp, #8
 8001ecc:	60f8      	str	r0, [r7, #12]
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b20      	cmp	r3, #32
 8001ee4:	d175      	bne.n	8001fd2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <HAL_UART_Transmit+0x2c>
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e06e      	b.n	8001fd4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2221      	movs	r2, #33	@ 0x21
 8001f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f04:	f7fe fca6 	bl	8000854 <HAL_GetTick>
 8001f08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	88fa      	ldrh	r2, [r7, #6]
 8001f14:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f1e:	d108      	bne.n	8001f32 <HAL_UART_Transmit+0x6c>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d104      	bne.n	8001f32 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	61bb      	str	r3, [r7, #24]
 8001f30:	e003      	b.n	8001f3a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f3a:	e02e      	b.n	8001f9a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	2200      	movs	r2, #0
 8001f44:	2180      	movs	r1, #128	@ 0x80
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 f848 	bl	8001fdc <UART_WaitOnFlagUntilTimeout>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2220      	movs	r2, #32
 8001f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e03a      	b.n	8001fd4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10b      	bne.n	8001f7c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f72:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	3302      	adds	r3, #2
 8001f78:	61bb      	str	r3, [r7, #24]
 8001f7a:	e007      	b.n	8001f8c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	781a      	ldrb	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1cb      	bne.n	8001f3c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	2200      	movs	r2, #0
 8001fac:	2140      	movs	r1, #64	@ 0x40
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 f814 	bl	8001fdc <UART_WaitOnFlagUntilTimeout>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d005      	beq.n	8001fc6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e006      	b.n	8001fd4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	e000      	b.n	8001fd4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001fd2:	2302      	movs	r3, #2
  }
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3720      	adds	r7, #32
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fec:	e03b      	b.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fee:	6a3b      	ldr	r3, [r7, #32]
 8001ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff4:	d037      	beq.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ff6:	f7fe fc2d 	bl	8000854 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	6a3a      	ldr	r2, [r7, #32]
 8002002:	429a      	cmp	r2, r3
 8002004:	d302      	bcc.n	800200c <UART_WaitOnFlagUntilTimeout+0x30>
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e03a      	b.n	8002086 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b00      	cmp	r3, #0
 800201c:	d023      	beq.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2b80      	cmp	r3, #128	@ 0x80
 8002022:	d020      	beq.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	2b40      	cmp	r3, #64	@ 0x40
 8002028:	d01d      	beq.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	2b08      	cmp	r3, #8
 8002036:	d116      	bne.n	8002066 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f81d 	bl	800208e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2208      	movs	r2, #8
 8002058:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e00f      	b.n	8002086 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4013      	ands	r3, r2
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	429a      	cmp	r2, r3
 8002074:	bf0c      	ite	eq
 8002076:	2301      	moveq	r3, #1
 8002078:	2300      	movne	r3, #0
 800207a:	b2db      	uxtb	r3, r3
 800207c:	461a      	mov	r2, r3
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	429a      	cmp	r2, r3
 8002082:	d0b4      	beq.n	8001fee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800208e:	b480      	push	{r7}
 8002090:	b095      	sub	sp, #84	@ 0x54
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	330c      	adds	r3, #12
 800209c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800209e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020a0:	e853 3f00 	ldrex	r3, [r3]
 80020a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80020a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80020ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	330c      	adds	r3, #12
 80020b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80020b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80020bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80020be:	e841 2300 	strex	r3, r2, [r1]
 80020c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80020c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1e5      	bne.n	8002096 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	3314      	adds	r3, #20
 80020d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	e853 3f00 	ldrex	r3, [r3]
 80020d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	3314      	adds	r3, #20
 80020e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80020f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020f2:	e841 2300 	strex	r3, r2, [r1]
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80020f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1e5      	bne.n	80020ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	2b01      	cmp	r3, #1
 8002104:	d119      	bne.n	800213a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	330c      	adds	r3, #12
 800210c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	e853 3f00 	ldrex	r3, [r3]
 8002114:	60bb      	str	r3, [r7, #8]
   return(result);
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	f023 0310 	bic.w	r3, r3, #16
 800211c:	647b      	str	r3, [r7, #68]	@ 0x44
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	330c      	adds	r3, #12
 8002124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002126:	61ba      	str	r2, [r7, #24]
 8002128:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800212a:	6979      	ldr	r1, [r7, #20]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	e841 2300 	strex	r3, r2, [r1]
 8002132:	613b      	str	r3, [r7, #16]
   return(result);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1e5      	bne.n	8002106 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002148:	bf00      	nop
 800214a:	3754      	adds	r7, #84	@ 0x54
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr
	...

08002154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	4313      	orrs	r3, r2
 8002182:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800218e:	f023 030c 	bic.w	r3, r3, #12
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	68b9      	ldr	r1, [r7, #8]
 8002198:	430b      	orrs	r3, r1
 800219a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699a      	ldr	r2, [r3, #24]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002268 <UART_SetConfig+0x114>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d103      	bne.n	80021c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80021bc:	f7ff f9d6 	bl	800156c <HAL_RCC_GetPCLK2Freq>
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	e002      	b.n	80021ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80021c4:	f7ff f9be 	bl	8001544 <HAL_RCC_GetPCLK1Freq>
 80021c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	009a      	lsls	r2, r3, #2
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e0:	4a22      	ldr	r2, [pc, #136]	@ (800226c <UART_SetConfig+0x118>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	0119      	lsls	r1, r3, #4
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	009a      	lsls	r2, r3, #2
 80021f4:	441a      	add	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002200:	4b1a      	ldr	r3, [pc, #104]	@ (800226c <UART_SetConfig+0x118>)
 8002202:	fba3 0302 	umull	r0, r3, r3, r2
 8002206:	095b      	lsrs	r3, r3, #5
 8002208:	2064      	movs	r0, #100	@ 0x64
 800220a:	fb00 f303 	mul.w	r3, r0, r3
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	3332      	adds	r3, #50	@ 0x32
 8002214:	4a15      	ldr	r2, [pc, #84]	@ (800226c <UART_SetConfig+0x118>)
 8002216:	fba2 2303 	umull	r2, r3, r2, r3
 800221a:	095b      	lsrs	r3, r3, #5
 800221c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002220:	4419      	add	r1, r3
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	009a      	lsls	r2, r3, #2
 800222c:	441a      	add	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	fbb2 f2f3 	udiv	r2, r2, r3
 8002238:	4b0c      	ldr	r3, [pc, #48]	@ (800226c <UART_SetConfig+0x118>)
 800223a:	fba3 0302 	umull	r0, r3, r3, r2
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	2064      	movs	r0, #100	@ 0x64
 8002242:	fb00 f303 	mul.w	r3, r0, r3
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	011b      	lsls	r3, r3, #4
 800224a:	3332      	adds	r3, #50	@ 0x32
 800224c:	4a07      	ldr	r2, [pc, #28]	@ (800226c <UART_SetConfig+0x118>)
 800224e:	fba2 2303 	umull	r2, r3, r2, r3
 8002252:	095b      	lsrs	r3, r3, #5
 8002254:	f003 020f 	and.w	r2, r3, #15
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	440a      	add	r2, r1
 800225e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002260:	bf00      	nop
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40013800 	.word	0x40013800
 800226c:	51eb851f 	.word	0x51eb851f

08002270 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8002274:	4904      	ldr	r1, [pc, #16]	@ (8002288 <MX_FATFS_Init+0x18>)
 8002276:	4805      	ldr	r0, [pc, #20]	@ (800228c <MX_FATFS_Init+0x1c>)
 8002278:	f001 fbde 	bl	8003a38 <FATFS_LinkDriver>
 800227c:	4603      	mov	r3, r0
 800227e:	461a      	mov	r2, r3
 8002280:	4b03      	ldr	r3, [pc, #12]	@ (8002290 <MX_FATFS_Init+0x20>)
 8002282:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	2000037c 	.word	0x2000037c
 800228c:	2000000c 	.word	0x2000000c
 8002290:	20000378 	.word	0x20000378

08002294 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    // Stat = STA_NOINIT;
    // return Stat;
    return USER_SPI_initialize(pdrv);
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f000 f9d3 	bl	800264c <USER_SPI_initialize>
 80022a6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    // Stat = STA_NOINIT;
    // return Stat;
    return USER_SPI_status(pdrv);
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	4618      	mov	r0, r3
 80022be:	f000 fab1 	bl	8002824 <USER_SPI_status>
 80022c2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	4603      	mov	r3, r0
 80022da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    // return RES_OK;
    return USER_SPI_read(pdrv, buff, sector, count);
 80022dc:	7bf8      	ldrb	r0, [r7, #15]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	68b9      	ldr	r1, [r7, #8]
 80022e4:	f000 fab2 	bl	800284c <USER_SPI_read>
 80022e8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	603b      	str	r3, [r7, #0]
 80022fe:	4603      	mov	r3, r0
 8002300:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    // return RES_OK;
    return USER_SPI_write(pdrv, buff, sector, count);
 8002302:	7bf8      	ldrb	r0, [r7, #15]
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	f000 fb05 	bl	8002918 <USER_SPI_write>
 800230e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	603a      	str	r2, [r7, #0]
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	460b      	mov	r3, r1
 8002326:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    // DRESULT res = RES_ERROR;
    // return res;
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8002328:	79b9      	ldrb	r1, [r7, #6]
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f000 fb6e 	bl	8002a10 <USER_SPI_ioctl>
 8002334:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002348:	f7fe fa84 	bl	8000854 <HAL_GetTick>
 800234c:	4603      	mov	r3, r0
 800234e:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <SPI_Timer_On+0x20>)
 8002350:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8002352:	4a04      	ldr	r2, [pc, #16]	@ (8002364 <SPI_Timer_On+0x24>)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6013      	str	r3, [r2, #0]
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000384 	.word	0x20000384
 8002364:	20000388 	.word	0x20000388

08002368 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800236c:	f7fe fa72 	bl	8000854 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <SPI_Timer_Status+0x24>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	1ad2      	subs	r2, r2, r3
 8002378:	4b05      	ldr	r3, [pc, #20]	@ (8002390 <SPI_Timer_Status+0x28>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	429a      	cmp	r2, r3
 800237e:	bf34      	ite	cc
 8002380:	2301      	movcc	r3, #1
 8002382:	2300      	movcs	r3, #0
 8002384:	b2db      	uxtb	r3, r3
}
 8002386:	4618      	mov	r0, r3
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000384 	.word	0x20000384
 8002390:	20000388 	.word	0x20000388

08002394 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af02      	add	r7, sp, #8
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800239e:	f107 020f 	add.w	r2, r7, #15
 80023a2:	1df9      	adds	r1, r7, #7
 80023a4:	2332      	movs	r3, #50	@ 0x32
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2301      	movs	r3, #1
 80023aa:	4804      	ldr	r0, [pc, #16]	@ (80023bc <xchg_spi+0x28>)
 80023ac:	f7ff fad8 	bl	8001960 <HAL_SPI_TransmitReceive>
    return rxDat;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200002d0 	.word	0x200002d0

080023c0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80023c0:	b590      	push	{r4, r7, lr}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	e00a      	b.n	80023e6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	18d4      	adds	r4, r2, r3
 80023d6:	20ff      	movs	r0, #255	@ 0xff
 80023d8:	f7ff ffdc 	bl	8002394 <xchg_spi>
 80023dc:	4603      	mov	r3, r0
 80023de:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3301      	adds	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d3f0      	bcc.n	80023d0 <rcvr_spi_multi+0x10>
	}
}
 80023ee:	bf00      	nop
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd90      	pop	{r4, r7, pc}

080023f8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	b29a      	uxth	r2, r3
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4803      	ldr	r0, [pc, #12]	@ (800241c <xmit_spi_multi+0x24>)
 800240e:	f7ff f963 	bl	80016d8 <HAL_SPI_Transmit>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200002d0 	.word	0x200002d0

08002420 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002428:	f7fe fa14 	bl	8000854 <HAL_GetTick>
 800242c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002432:	20ff      	movs	r0, #255	@ 0xff
 8002434:	f7ff ffae 	bl	8002394 <xchg_spi>
 8002438:	4603      	mov	r3, r0
 800243a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	2bff      	cmp	r3, #255	@ 0xff
 8002440:	d007      	beq.n	8002452 <wait_ready+0x32>
 8002442:	f7fe fa07 	bl	8000854 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	429a      	cmp	r2, r3
 8002450:	d8ef      	bhi.n	8002432 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	2bff      	cmp	r3, #255	@ 0xff
 8002456:	bf0c      	ite	eq
 8002458:	2301      	moveq	r3, #1
 800245a:	2300      	movne	r3, #0
 800245c:	b2db      	uxtb	r3, r3
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800246c:	2201      	movs	r2, #1
 800246e:	2110      	movs	r1, #16
 8002470:	4803      	ldr	r0, [pc, #12]	@ (8002480 <despiselect+0x18>)
 8002472:	f7fe fc85 	bl	8000d80 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002476:	20ff      	movs	r0, #255	@ 0xff
 8002478:	f7ff ff8c 	bl	8002394 <xchg_spi>

}
 800247c:	bf00      	nop
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40010800 	.word	0x40010800

08002484 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002488:	2200      	movs	r2, #0
 800248a:	2110      	movs	r1, #16
 800248c:	4809      	ldr	r0, [pc, #36]	@ (80024b4 <spiselect+0x30>)
 800248e:	f7fe fc77 	bl	8000d80 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002492:	20ff      	movs	r0, #255	@ 0xff
 8002494:	f7ff ff7e 	bl	8002394 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002498:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800249c:	f7ff ffc0 	bl	8002420 <wait_ready>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <spiselect+0x26>
 80024a6:	2301      	movs	r3, #1
 80024a8:	e002      	b.n	80024b0 <spiselect+0x2c>

	despiselect();
 80024aa:	f7ff ffdd 	bl	8002468 <despiselect>
	return 0;	/* Timeout */
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40010800 	.word	0x40010800

080024b8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80024c2:	20c8      	movs	r0, #200	@ 0xc8
 80024c4:	f7ff ff3c 	bl	8002340 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80024c8:	20ff      	movs	r0, #255	@ 0xff
 80024ca:	f7ff ff63 	bl	8002394 <xchg_spi>
 80024ce:	4603      	mov	r3, r0
 80024d0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
 80024d4:	2bff      	cmp	r3, #255	@ 0xff
 80024d6:	d104      	bne.n	80024e2 <rcvr_datablock+0x2a>
 80024d8:	f7ff ff46 	bl	8002368 <SPI_Timer_Status>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f2      	bne.n	80024c8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	2bfe      	cmp	r3, #254	@ 0xfe
 80024e6:	d001      	beq.n	80024ec <rcvr_datablock+0x34>
 80024e8:	2300      	movs	r3, #0
 80024ea:	e00a      	b.n	8002502 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80024ec:	6839      	ldr	r1, [r7, #0]
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff ff66 	bl	80023c0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80024f4:	20ff      	movs	r0, #255	@ 0xff
 80024f6:	f7ff ff4d 	bl	8002394 <xchg_spi>
 80024fa:	20ff      	movs	r0, #255	@ 0xff
 80024fc:	f7ff ff4a 	bl	8002394 <xchg_spi>

	return 1;						/* Function succeeded */
 8002500:	2301      	movs	r3, #1
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	460b      	mov	r3, r1
 8002514:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002516:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800251a:	f7ff ff81 	bl	8002420 <wait_ready>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <xmit_datablock+0x1e>
 8002524:	2300      	movs	r3, #0
 8002526:	e01e      	b.n	8002566 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff ff32 	bl	8002394 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	2bfd      	cmp	r3, #253	@ 0xfd
 8002534:	d016      	beq.n	8002564 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ff5c 	bl	80023f8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002540:	20ff      	movs	r0, #255	@ 0xff
 8002542:	f7ff ff27 	bl	8002394 <xchg_spi>
 8002546:	20ff      	movs	r0, #255	@ 0xff
 8002548:	f7ff ff24 	bl	8002394 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800254c:	20ff      	movs	r0, #255	@ 0xff
 800254e:	f7ff ff21 	bl	8002394 <xchg_spi>
 8002552:	4603      	mov	r3, r0
 8002554:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002556:	7bfb      	ldrb	r3, [r7, #15]
 8002558:	f003 031f 	and.w	r3, r3, #31
 800255c:	2b05      	cmp	r3, #5
 800255e:	d001      	beq.n	8002564 <xmit_datablock+0x5a>
 8002560:	2300      	movs	r3, #0
 8002562:	e000      	b.n	8002566 <xmit_datablock+0x5c>
	}
	return 1;
 8002564:	2301      	movs	r3, #1
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	4603      	mov	r3, r0
 8002576:	6039      	str	r1, [r7, #0]
 8002578:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	2b00      	cmp	r3, #0
 8002580:	da0e      	bge.n	80025a0 <send_cmd+0x32>
		cmd &= 0x7F;
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002588:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800258a:	2100      	movs	r1, #0
 800258c:	2037      	movs	r0, #55	@ 0x37
 800258e:	f7ff ffee 	bl	800256e <send_cmd>
 8002592:	4603      	mov	r3, r0
 8002594:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002596:	7bbb      	ldrb	r3, [r7, #14]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d901      	bls.n	80025a0 <send_cmd+0x32>
 800259c:	7bbb      	ldrb	r3, [r7, #14]
 800259e:	e051      	b.n	8002644 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d008      	beq.n	80025b8 <send_cmd+0x4a>
		despiselect();
 80025a6:	f7ff ff5f 	bl	8002468 <despiselect>
		if (!spiselect()) return 0xFF;
 80025aa:	f7ff ff6b 	bl	8002484 <spiselect>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <send_cmd+0x4a>
 80025b4:	23ff      	movs	r3, #255	@ 0xff
 80025b6:	e045      	b.n	8002644 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fee7 	bl	8002394 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	0e1b      	lsrs	r3, r3, #24
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fee1 	bl	8002394 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	0c1b      	lsrs	r3, r3, #16
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff fedb 	bl	8002394 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	0a1b      	lsrs	r3, r3, #8
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fed5 	bl	8002394 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fed0 	bl	8002394 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <send_cmd+0x94>
 80025fe:	2395      	movs	r3, #149	@ 0x95
 8002600:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	2b08      	cmp	r3, #8
 8002606:	d101      	bne.n	800260c <send_cmd+0x9e>
 8002608:	2387      	movs	r3, #135	@ 0x87
 800260a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fec0 	bl	8002394 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	2b0c      	cmp	r3, #12
 8002618:	d102      	bne.n	8002620 <send_cmd+0xb2>
 800261a:	20ff      	movs	r0, #255	@ 0xff
 800261c:	f7ff feba 	bl	8002394 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8002620:	230a      	movs	r3, #10
 8002622:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8002624:	20ff      	movs	r0, #255	@ 0xff
 8002626:	f7ff feb5 	bl	8002394 <xchg_spi>
 800262a:	4603      	mov	r3, r0
 800262c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800262e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002632:	2b00      	cmp	r3, #0
 8002634:	da05      	bge.n	8002642 <send_cmd+0xd4>
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	3b01      	subs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f0      	bne.n	8002624 <send_cmd+0xb6>

	return res;							/* Return received response */
 8002642:	7bbb      	ldrb	r3, [r7, #14]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <USER_SPI_initialize+0x14>
 800265c:	2301      	movs	r3, #1
 800265e:	e0d6      	b.n	800280e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8002660:	4b6d      	ldr	r3, [pc, #436]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <USER_SPI_initialize+0x2a>
 800266e:	4b6a      	ldr	r3, [pc, #424]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	e0cb      	b.n	800280e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8002676:	4b69      	ldr	r3, [pc, #420]	@ (800281c <USER_SPI_initialize+0x1d0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8002680:	4b66      	ldr	r3, [pc, #408]	@ (800281c <USER_SPI_initialize+0x1d0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8002688:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800268a:	230a      	movs	r3, #10
 800268c:	73fb      	strb	r3, [r7, #15]
 800268e:	e005      	b.n	800269c <USER_SPI_initialize+0x50>
 8002690:	20ff      	movs	r0, #255	@ 0xff
 8002692:	f7ff fe7f 	bl	8002394 <xchg_spi>
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	3b01      	subs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f6      	bne.n	8002690 <USER_SPI_initialize+0x44>

	ty = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80026a6:	2100      	movs	r1, #0
 80026a8:	2000      	movs	r0, #0
 80026aa:	f7ff ff60 	bl	800256e <send_cmd>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	f040 808b 	bne.w	80027cc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80026b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026ba:	f7ff fe41 	bl	8002340 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80026be:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80026c2:	2008      	movs	r0, #8
 80026c4:	f7ff ff53 	bl	800256e <send_cmd>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d151      	bne.n	8002772 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80026ce:	2300      	movs	r3, #0
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	e00d      	b.n	80026f0 <USER_SPI_initialize+0xa4>
 80026d4:	7bfc      	ldrb	r4, [r7, #15]
 80026d6:	20ff      	movs	r0, #255	@ 0xff
 80026d8:	f7ff fe5c 	bl	8002394 <xchg_spi>
 80026dc:	4603      	mov	r3, r0
 80026de:	461a      	mov	r2, r3
 80026e0:	f104 0310 	add.w	r3, r4, #16
 80026e4:	443b      	add	r3, r7
 80026e6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	3301      	adds	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d9ee      	bls.n	80026d4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80026f6:	7abb      	ldrb	r3, [r7, #10]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d167      	bne.n	80027cc <USER_SPI_initialize+0x180>
 80026fc:	7afb      	ldrb	r3, [r7, #11]
 80026fe:	2baa      	cmp	r3, #170	@ 0xaa
 8002700:	d164      	bne.n	80027cc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002702:	bf00      	nop
 8002704:	f7ff fe30 	bl	8002368 <SPI_Timer_Status>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d007      	beq.n	800271e <USER_SPI_initialize+0xd2>
 800270e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002712:	20a9      	movs	r0, #169	@ 0xa9
 8002714:	f7ff ff2b 	bl	800256e <send_cmd>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1f2      	bne.n	8002704 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800271e:	f7ff fe23 	bl	8002368 <SPI_Timer_Status>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d051      	beq.n	80027cc <USER_SPI_initialize+0x180>
 8002728:	2100      	movs	r1, #0
 800272a:	203a      	movs	r0, #58	@ 0x3a
 800272c:	f7ff ff1f 	bl	800256e <send_cmd>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d14a      	bne.n	80027cc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8002736:	2300      	movs	r3, #0
 8002738:	73fb      	strb	r3, [r7, #15]
 800273a:	e00d      	b.n	8002758 <USER_SPI_initialize+0x10c>
 800273c:	7bfc      	ldrb	r4, [r7, #15]
 800273e:	20ff      	movs	r0, #255	@ 0xff
 8002740:	f7ff fe28 	bl	8002394 <xchg_spi>
 8002744:	4603      	mov	r3, r0
 8002746:	461a      	mov	r2, r3
 8002748:	f104 0310 	add.w	r3, r4, #16
 800274c:	443b      	add	r3, r7
 800274e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	3301      	adds	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	2b03      	cmp	r3, #3
 800275c:	d9ee      	bls.n	800273c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800275e:	7a3b      	ldrb	r3, [r7, #8]
 8002760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <USER_SPI_initialize+0x120>
 8002768:	230c      	movs	r3, #12
 800276a:	e000      	b.n	800276e <USER_SPI_initialize+0x122>
 800276c:	2304      	movs	r3, #4
 800276e:	737b      	strb	r3, [r7, #13]
 8002770:	e02c      	b.n	80027cc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8002772:	2100      	movs	r1, #0
 8002774:	20a9      	movs	r0, #169	@ 0xa9
 8002776:	f7ff fefa 	bl	800256e <send_cmd>
 800277a:	4603      	mov	r3, r0
 800277c:	2b01      	cmp	r3, #1
 800277e:	d804      	bhi.n	800278a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8002780:	2302      	movs	r3, #2
 8002782:	737b      	strb	r3, [r7, #13]
 8002784:	23a9      	movs	r3, #169	@ 0xa9
 8002786:	73bb      	strb	r3, [r7, #14]
 8002788:	e003      	b.n	8002792 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800278a:	2301      	movs	r3, #1
 800278c:	737b      	strb	r3, [r7, #13]
 800278e:	2301      	movs	r3, #1
 8002790:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8002792:	bf00      	nop
 8002794:	f7ff fde8 	bl	8002368 <SPI_Timer_Status>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d007      	beq.n	80027ae <USER_SPI_initialize+0x162>
 800279e:	7bbb      	ldrb	r3, [r7, #14]
 80027a0:	2100      	movs	r1, #0
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff fee3 	bl	800256e <send_cmd>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1f2      	bne.n	8002794 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80027ae:	f7ff fddb 	bl	8002368 <SPI_Timer_Status>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <USER_SPI_initialize+0x17c>
 80027b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027bc:	2010      	movs	r0, #16
 80027be:	f7ff fed6 	bl	800256e <send_cmd>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <USER_SPI_initialize+0x180>
				ty = 0;
 80027c8:	2300      	movs	r3, #0
 80027ca:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80027cc:	4a14      	ldr	r2, [pc, #80]	@ (8002820 <USER_SPI_initialize+0x1d4>)
 80027ce:	7b7b      	ldrb	r3, [r7, #13]
 80027d0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80027d2:	f7ff fe49 	bl	8002468 <despiselect>

	if (ty) {			/* OK */
 80027d6:	7b7b      	ldrb	r3, [r7, #13]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d012      	beq.n	8002802 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80027dc:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <USER_SPI_initialize+0x1d0>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80027e6:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <USER_SPI_initialize+0x1d0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0210 	orr.w	r2, r2, #16
 80027ee:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80027f0:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	f023 0301 	bic.w	r3, r3, #1
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 80027fe:	701a      	strb	r2, [r3, #0]
 8002800:	e002      	b.n	8002808 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8002802:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8002808:	4b03      	ldr	r3, [pc, #12]	@ (8002818 <USER_SPI_initialize+0x1cc>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	b2db      	uxtb	r3, r3
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	bd90      	pop	{r4, r7, pc}
 8002816:	bf00      	nop
 8002818:	20000020 	.word	0x20000020
 800281c:	200002d0 	.word	0x200002d0
 8002820:	20000380 	.word	0x20000380

08002824 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <USER_SPI_status+0x14>
 8002834:	2301      	movs	r3, #1
 8002836:	e002      	b.n	800283e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002838:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <USER_SPI_status+0x24>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	b2db      	uxtb	r3, r3
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr
 8002848:	20000020 	.word	0x20000020

0800284c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	4603      	mov	r3, r0
 800285a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800285c:	7bfb      	ldrb	r3, [r7, #15]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d102      	bne.n	8002868 <USER_SPI_read+0x1c>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <USER_SPI_read+0x20>
 8002868:	2304      	movs	r3, #4
 800286a:	e04d      	b.n	8002908 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800286c:	4b28      	ldr	r3, [pc, #160]	@ (8002910 <USER_SPI_read+0xc4>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <USER_SPI_read+0x32>
 800287a:	2303      	movs	r3, #3
 800287c:	e044      	b.n	8002908 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800287e:	4b25      	ldr	r3, [pc, #148]	@ (8002914 <USER_SPI_read+0xc8>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d102      	bne.n	8002890 <USER_SPI_read+0x44>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	025b      	lsls	r3, r3, #9
 800288e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d111      	bne.n	80028ba <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	2011      	movs	r0, #17
 800289a:	f7ff fe68 	bl	800256e <send_cmd>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d129      	bne.n	80028f8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80028a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028a8:	68b8      	ldr	r0, [r7, #8]
 80028aa:	f7ff fe05 	bl	80024b8 <rcvr_datablock>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d021      	beq.n	80028f8 <USER_SPI_read+0xac>
			count = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	e01e      	b.n	80028f8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	2012      	movs	r0, #18
 80028be:	f7ff fe56 	bl	800256e <send_cmd>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d117      	bne.n	80028f8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80028c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028cc:	68b8      	ldr	r0, [r7, #8]
 80028ce:	f7ff fdf3 	bl	80024b8 <rcvr_datablock>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00a      	beq.n	80028ee <USER_SPI_read+0xa2>
				buff += 512;
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80028de:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	603b      	str	r3, [r7, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1ed      	bne.n	80028c8 <USER_SPI_read+0x7c>
 80028ec:	e000      	b.n	80028f0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80028ee:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80028f0:	2100      	movs	r1, #0
 80028f2:	200c      	movs	r0, #12
 80028f4:	f7ff fe3b 	bl	800256e <send_cmd>
		}
	}
	despiselect();
 80028f8:	f7ff fdb6 	bl	8002468 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	bf14      	ite	ne
 8002902:	2301      	movne	r3, #1
 8002904:	2300      	moveq	r3, #0
 8002906:	b2db      	uxtb	r3, r3
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20000020 	.word	0x20000020
 8002914:	20000380 	.word	0x20000380

08002918 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	4603      	mov	r3, r0
 8002926:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002928:	7bfb      	ldrb	r3, [r7, #15]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d102      	bne.n	8002934 <USER_SPI_write+0x1c>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <USER_SPI_write+0x20>
 8002934:	2304      	movs	r3, #4
 8002936:	e063      	b.n	8002a00 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8002938:	4b33      	ldr	r3, [pc, #204]	@ (8002a08 <USER_SPI_write+0xf0>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <USER_SPI_write+0x32>
 8002946:	2303      	movs	r3, #3
 8002948:	e05a      	b.n	8002a00 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800294a:	4b2f      	ldr	r3, [pc, #188]	@ (8002a08 <USER_SPI_write+0xf0>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <USER_SPI_write+0x44>
 8002958:	2302      	movs	r3, #2
 800295a:	e051      	b.n	8002a00 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800295c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a0c <USER_SPI_write+0xf4>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <USER_SPI_write+0x56>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	025b      	lsls	r3, r3, #9
 800296c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d110      	bne.n	8002996 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	2018      	movs	r0, #24
 8002978:	f7ff fdf9 	bl	800256e <send_cmd>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d136      	bne.n	80029f0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8002982:	21fe      	movs	r1, #254	@ 0xfe
 8002984:	68b8      	ldr	r0, [r7, #8]
 8002986:	f7ff fdc0 	bl	800250a <xmit_datablock>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d02f      	beq.n	80029f0 <USER_SPI_write+0xd8>
			count = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	e02c      	b.n	80029f0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8002996:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <USER_SPI_write+0xf4>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	f003 0306 	and.w	r3, r3, #6
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <USER_SPI_write+0x92>
 80029a2:	6839      	ldr	r1, [r7, #0]
 80029a4:	2097      	movs	r0, #151	@ 0x97
 80029a6:	f7ff fde2 	bl	800256e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	2019      	movs	r0, #25
 80029ae:	f7ff fdde 	bl	800256e <send_cmd>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d11b      	bne.n	80029f0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80029b8:	21fc      	movs	r1, #252	@ 0xfc
 80029ba:	68b8      	ldr	r0, [r7, #8]
 80029bc:	f7ff fda5 	bl	800250a <xmit_datablock>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <USER_SPI_write+0xc4>
				buff += 512;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80029cc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	3b01      	subs	r3, #1
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1ee      	bne.n	80029b8 <USER_SPI_write+0xa0>
 80029da:	e000      	b.n	80029de <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80029dc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80029de:	21fd      	movs	r1, #253	@ 0xfd
 80029e0:	2000      	movs	r0, #0
 80029e2:	f7ff fd92 	bl	800250a <xmit_datablock>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <USER_SPI_write+0xd8>
 80029ec:	2301      	movs	r3, #1
 80029ee:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80029f0:	f7ff fd3a 	bl	8002468 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	bf14      	ite	ne
 80029fa:	2301      	movne	r3, #1
 80029fc:	2300      	moveq	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000020 	.word	0x20000020
 8002a0c:	20000380 	.word	0x20000380

08002a10 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08c      	sub	sp, #48	@ 0x30
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	603a      	str	r2, [r7, #0]
 8002a1a:	71fb      	strb	r3, [r7, #7]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8002a20:	79fb      	ldrb	r3, [r7, #7]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <USER_SPI_ioctl+0x1a>
 8002a26:	2304      	movs	r3, #4
 8002a28:	e15a      	b.n	8002ce0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002a2a:	4baf      	ldr	r3, [pc, #700]	@ (8002ce8 <USER_SPI_ioctl+0x2d8>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <USER_SPI_ioctl+0x2c>
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e151      	b.n	8002ce0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8002a42:	79bb      	ldrb	r3, [r7, #6]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	f200 8136 	bhi.w	8002cb6 <USER_SPI_ioctl+0x2a6>
 8002a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a50 <USER_SPI_ioctl+0x40>)
 8002a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a50:	08002a65 	.word	0x08002a65
 8002a54:	08002a79 	.word	0x08002a79
 8002a58:	08002cb7 	.word	0x08002cb7
 8002a5c:	08002b25 	.word	0x08002b25
 8002a60:	08002c1b 	.word	0x08002c1b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002a64:	f7ff fd0e 	bl	8002484 <spiselect>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 8127 	beq.w	8002cbe <USER_SPI_ioctl+0x2ae>
 8002a70:	2300      	movs	r3, #0
 8002a72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002a76:	e122      	b.n	8002cbe <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8002a78:	2100      	movs	r1, #0
 8002a7a:	2009      	movs	r0, #9
 8002a7c:	f7ff fd77 	bl	800256e <send_cmd>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f040 811d 	bne.w	8002cc2 <USER_SPI_ioctl+0x2b2>
 8002a88:	f107 030c 	add.w	r3, r7, #12
 8002a8c:	2110      	movs	r1, #16
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fd12 	bl	80024b8 <rcvr_datablock>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8113 	beq.w	8002cc2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002a9c:	7b3b      	ldrb	r3, [r7, #12]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d111      	bne.n	8002aca <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8002aa6:	7d7b      	ldrb	r3, [r7, #21]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	7d3b      	ldrb	r3, [r7, #20]
 8002aac:	021b      	lsls	r3, r3, #8
 8002aae:	4413      	add	r3, r2
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	7cfb      	ldrb	r3, [r7, #19]
 8002ab4:	041b      	lsls	r3, r3, #16
 8002ab6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8002aba:	4413      	add	r3, r2
 8002abc:	3301      	adds	r3, #1
 8002abe:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	029a      	lsls	r2, r3, #10
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	e028      	b.n	8002b1c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002aca:	7c7b      	ldrb	r3, [r7, #17]
 8002acc:	f003 030f 	and.w	r3, r3, #15
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	7dbb      	ldrb	r3, [r7, #22]
 8002ad4:	09db      	lsrs	r3, r3, #7
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	4413      	add	r3, r2
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	7d7b      	ldrb	r3, [r7, #21]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f003 0306 	and.w	r3, r3, #6
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	3302      	adds	r3, #2
 8002aee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8002af2:	7d3b      	ldrb	r3, [r7, #20]
 8002af4:	099b      	lsrs	r3, r3, #6
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	461a      	mov	r2, r3
 8002afa:	7cfb      	ldrb	r3, [r7, #19]
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	441a      	add	r2, r3
 8002b00:	7cbb      	ldrb	r3, [r7, #18]
 8002b02:	029b      	lsls	r3, r3, #10
 8002b04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b08:	4413      	add	r3, r2
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8002b0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b12:	3b09      	subs	r3, #9
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	409a      	lsls	r2, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8002b22:	e0ce      	b.n	8002cc2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8002b24:	4b71      	ldr	r3, [pc, #452]	@ (8002cec <USER_SPI_ioctl+0x2dc>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d031      	beq.n	8002b94 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8002b30:	2100      	movs	r1, #0
 8002b32:	208d      	movs	r0, #141	@ 0x8d
 8002b34:	f7ff fd1b 	bl	800256e <send_cmd>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f040 80c3 	bne.w	8002cc6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8002b40:	20ff      	movs	r0, #255	@ 0xff
 8002b42:	f7ff fc27 	bl	8002394 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8002b46:	f107 030c 	add.w	r3, r7, #12
 8002b4a:	2110      	movs	r1, #16
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fcb3 	bl	80024b8 <rcvr_datablock>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 80b6 	beq.w	8002cc6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8002b5a:	2330      	movs	r3, #48	@ 0x30
 8002b5c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002b60:	e007      	b.n	8002b72 <USER_SPI_ioctl+0x162>
 8002b62:	20ff      	movs	r0, #255	@ 0xff
 8002b64:	f7ff fc16 	bl	8002394 <xchg_spi>
 8002b68:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002b72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f3      	bne.n	8002b62 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8002b7a:	7dbb      	ldrb	r3, [r7, #22]
 8002b7c:	091b      	lsrs	r3, r3, #4
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	2310      	movs	r3, #16
 8002b84:	fa03 f202 	lsl.w	r2, r3, r2
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8002b92:	e098      	b.n	8002cc6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002b94:	2100      	movs	r1, #0
 8002b96:	2009      	movs	r0, #9
 8002b98:	f7ff fce9 	bl	800256e <send_cmd>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 8091 	bne.w	8002cc6 <USER_SPI_ioctl+0x2b6>
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	2110      	movs	r1, #16
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff fc84 	bl	80024b8 <rcvr_datablock>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 8087 	beq.w	8002cc6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	@ (8002cec <USER_SPI_ioctl+0x2dc>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d012      	beq.n	8002bea <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8002bc4:	7dbb      	ldrb	r3, [r7, #22]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002bcc:	7dfa      	ldrb	r2, [r7, #23]
 8002bce:	09d2      	lsrs	r2, r2, #7
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	7e7b      	ldrb	r3, [r7, #25]
 8002bd8:	099b      	lsrs	r3, r3, #6
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e013      	b.n	8002c12 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8002bea:	7dbb      	ldrb	r3, [r7, #22]
 8002bec:	109b      	asrs	r3, r3, #2
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	7dfa      	ldrb	r2, [r7, #23]
 8002bf8:	00d2      	lsls	r2, r2, #3
 8002bfa:	f002 0218 	and.w	r2, r2, #24
 8002bfe:	7df9      	ldrb	r1, [r7, #23]
 8002c00:	0949      	lsrs	r1, r1, #5
 8002c02:	b2c9      	uxtb	r1, r1
 8002c04:	440a      	add	r2, r1
 8002c06:	3201      	adds	r2, #1
 8002c08:	fb02 f303 	mul.w	r3, r2, r3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002c18:	e055      	b.n	8002cc6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002c1a:	4b34      	ldr	r3, [pc, #208]	@ (8002cec <USER_SPI_ioctl+0x2dc>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	f003 0306 	and.w	r3, r3, #6
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d051      	beq.n	8002cca <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002c26:	f107 020c 	add.w	r2, r7, #12
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	210b      	movs	r1, #11
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff feee 	bl	8002a10 <USER_SPI_ioctl>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d149      	bne.n	8002cce <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002c3a:	7b3b      	ldrb	r3, [r7, #12]
 8002c3c:	099b      	lsrs	r3, r3, #6
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d104      	bne.n	8002c4e <USER_SPI_ioctl+0x23e>
 8002c44:	7dbb      	ldrb	r3, [r7, #22]
 8002c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d041      	beq.n	8002cd2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	623b      	str	r3, [r7, #32]
 8002c52:	6a3b      	ldr	r3, [r7, #32]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c58:	6a3b      	ldr	r3, [r7, #32]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8002c5e:	4b23      	ldr	r3, [pc, #140]	@ (8002cec <USER_SPI_ioctl+0x2dc>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d105      	bne.n	8002c76 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8002c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c6c:	025b      	lsls	r3, r3, #9
 8002c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	025b      	lsls	r3, r3, #9
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8002c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c78:	2020      	movs	r0, #32
 8002c7a:	f7ff fc78 	bl	800256e <send_cmd>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d128      	bne.n	8002cd6 <USER_SPI_ioctl+0x2c6>
 8002c84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c86:	2021      	movs	r0, #33	@ 0x21
 8002c88:	f7ff fc71 	bl	800256e <send_cmd>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d121      	bne.n	8002cd6 <USER_SPI_ioctl+0x2c6>
 8002c92:	2100      	movs	r1, #0
 8002c94:	2026      	movs	r0, #38	@ 0x26
 8002c96:	f7ff fc6a 	bl	800256e <send_cmd>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d11a      	bne.n	8002cd6 <USER_SPI_ioctl+0x2c6>
 8002ca0:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002ca4:	f7ff fbbc 	bl	8002420 <wait_ready>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d013      	beq.n	8002cd6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8002cb4:	e00f      	b.n	8002cd6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8002cb6:	2304      	movs	r3, #4
 8002cb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002cbc:	e00c      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		break;
 8002cbe:	bf00      	nop
 8002cc0:	e00a      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		break;
 8002cc2:	bf00      	nop
 8002cc4:	e008      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		break;
 8002cc6:	bf00      	nop
 8002cc8:	e006      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002cca:	bf00      	nop
 8002ccc:	e004      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002cce:	bf00      	nop
 8002cd0:	e002      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002cd2:	bf00      	nop
 8002cd4:	e000      	b.n	8002cd8 <USER_SPI_ioctl+0x2c8>
		break;
 8002cd6:	bf00      	nop
	}

	despiselect();
 8002cd8:	f7ff fbc6 	bl	8002468 <despiselect>

	return res;
 8002cdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3730      	adds	r7, #48	@ 0x30
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000020 	.word	0x20000020
 8002cec:	20000380 	.word	0x20000380

08002cf0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <disk_status+0x30>)
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	79fa      	ldrb	r2, [r7, #7]
 8002d08:	4905      	ldr	r1, [pc, #20]	@ (8002d20 <disk_status+0x30>)
 8002d0a:	440a      	add	r2, r1
 8002d0c:	7a12      	ldrb	r2, [r2, #8]
 8002d0e:	4610      	mov	r0, r2
 8002d10:	4798      	blx	r3
 8002d12:	4603      	mov	r3, r0
 8002d14:	73fb      	strb	r3, [r7, #15]
  return stat;
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200003ac 	.word	0x200003ac

08002d24 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4a0d      	ldr	r2, [pc, #52]	@ (8002d6c <disk_initialize+0x48>)
 8002d36:	5cd3      	ldrb	r3, [r2, r3]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d111      	bne.n	8002d60 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	4a0b      	ldr	r2, [pc, #44]	@ (8002d6c <disk_initialize+0x48>)
 8002d40:	2101      	movs	r1, #1
 8002d42:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	4a09      	ldr	r2, [pc, #36]	@ (8002d6c <disk_initialize+0x48>)
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	79fa      	ldrb	r2, [r7, #7]
 8002d52:	4906      	ldr	r1, [pc, #24]	@ (8002d6c <disk_initialize+0x48>)
 8002d54:	440a      	add	r2, r1
 8002d56:	7a12      	ldrb	r2, [r2, #8]
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4798      	blx	r3
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200003ac 	.word	0x200003ac

08002d70 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002d70:	b590      	push	{r4, r7, lr}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
 8002d7a:	603b      	str	r3, [r7, #0]
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	4a0a      	ldr	r2, [pc, #40]	@ (8002dac <disk_read+0x3c>)
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	689c      	ldr	r4, [r3, #8]
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	4a07      	ldr	r2, [pc, #28]	@ (8002dac <disk_read+0x3c>)
 8002d90:	4413      	add	r3, r2
 8002d92:	7a18      	ldrb	r0, [r3, #8]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	47a0      	blx	r4
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	75fb      	strb	r3, [r7, #23]
  return res;
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	371c      	adds	r7, #28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd90      	pop	{r4, r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200003ac 	.word	0x200003ac

08002db0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8002db0:	b590      	push	{r4, r7, lr}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <disk_write+0x3c>)
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	68dc      	ldr	r4, [r3, #12]
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	4a07      	ldr	r2, [pc, #28]	@ (8002dec <disk_write+0x3c>)
 8002dd0:	4413      	add	r3, r2
 8002dd2:	7a18      	ldrb	r0, [r3, #8]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68b9      	ldr	r1, [r7, #8]
 8002dda:	47a0      	blx	r4
 8002ddc:	4603      	mov	r3, r0
 8002dde:	75fb      	strb	r3, [r7, #23]
  return res;
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	371c      	adds	r7, #28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd90      	pop	{r4, r7, pc}
 8002dea:	bf00      	nop
 8002dec:	200003ac 	.word	0x200003ac

08002df0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
 8002dfc:	e016      	b.n	8002e2c <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002dfe:	4910      	ldr	r1, [pc, #64]	@ (8002e40 <clear_lock+0x50>)
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d108      	bne.n	8002e26 <clear_lock+0x36>
 8002e14:	490a      	ldr	r1, [pc, #40]	@ (8002e40 <clear_lock+0x50>)
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4413      	add	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d9e5      	bls.n	8002dfe <clear_lock+0xe>
	}
}
 8002e32:	bf00      	nop
 8002e34:	bf00      	nop
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	20000394 	.word	0x20000394

08002e44 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d038      	beq.n	8002ecc <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002e60:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	f7ff ff9f 	bl	8002db0 <disk_write>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <sync_window+0x3a>
			res = FR_DISK_ERR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	e026      	b.n	8002ecc <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	1ad2      	subs	r2, r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d218      	bcs.n	8002ecc <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	e010      	b.n	8002ec6 <sync_window+0x82>
					wsect += fs->fsize;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	4413      	add	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	2301      	movs	r3, #1
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	f7ff ff78 	bl	8002db0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d8eb      	bhi.n	8002ea4 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b084      	sub	sp, #16
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
 8002ede:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d01b      	beq.n	8002f28 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff ffa7 	bl	8002e44 <sync_window>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002efa:	7bfb      	ldrb	r3, [r7, #15]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d113      	bne.n	8002f28 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	2301      	movs	r3, #1
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	f7ff ff30 	bl	8002d70 <disk_read>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d004      	beq.n	8002f20 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002f16:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
		}
	}
	return res;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b086      	sub	sp, #24
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d905      	bls.n	8002f4e <get_fat+0x1c>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d302      	bcc.n	8002f54 <get_fat+0x22>
		val = 1;	/* Internal error */
 8002f4e:	2301      	movs	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	e0a3      	b.n	800309c <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002f54:	f04f 33ff 	mov.w	r3, #4294967295
 8002f58:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d068      	beq.n	8003036 <get_fat+0x104>
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	f300 808f 	bgt.w	8003088 <get_fat+0x156>
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d002      	beq.n	8002f74 <get_fat+0x42>
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d03f      	beq.n	8002ff2 <get_fat+0xc0>
 8002f72:	e089      	b.n	8003088 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	085b      	lsrs	r3, r3, #1
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	0a5b      	lsrs	r3, r3, #9
 8002f8c:	4413      	add	r3, r2
 8002f8e:	4619      	mov	r1, r3
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ffa0 	bl	8002ed6 <move_window>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d178      	bne.n	800308e <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	60fa      	str	r2, [r7, #12]
 8002fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	5cd3      	ldrb	r3, [r2, r3]
 8002faa:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	0a5b      	lsrs	r3, r3, #9
 8002fb6:	4413      	add	r3, r2
 8002fb8:	4619      	mov	r1, r3
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ff8b 	bl	8002ed6 <move_window>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d165      	bne.n	8003092 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	5cd3      	ldrb	r3, [r2, r3]
 8002fd0:	021b      	lsls	r3, r3, #8
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <get_fat+0xb6>
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	e002      	b.n	8002fee <get_fat+0xbc>
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fee:	617b      	str	r3, [r7, #20]
			break;
 8002ff0:	e054      	b.n	800309c <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	4413      	add	r3, r2
 8002ffe:	4619      	mov	r1, r3
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff ff68 	bl	8002ed6 <move_window>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d144      	bne.n	8003096 <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	4413      	add	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	3301      	adds	r3, #1
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	b21b      	sxth	r3, r3
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	b21a      	sxth	r2, r3
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	b21b      	sxth	r3, r3
 800302c:	4313      	orrs	r3, r2
 800302e:	b21b      	sxth	r3, r3
 8003030:	b29b      	uxth	r3, r3
 8003032:	617b      	str	r3, [r7, #20]
			break;
 8003034:	e032      	b.n	800309c <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	09db      	lsrs	r3, r3, #7
 8003040:	4413      	add	r3, r2
 8003042:	4619      	mov	r1, r3
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff ff46 	bl	8002ed6 <move_window>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d124      	bne.n	800309a <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	4413      	add	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	3303      	adds	r3, #3
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	061a      	lsls	r2, r3, #24
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	3302      	adds	r3, #2
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	041b      	lsls	r3, r3, #16
 800306e:	431a      	orrs	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	3301      	adds	r3, #1
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	4313      	orrs	r3, r2
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	7812      	ldrb	r2, [r2, #0]
 800307e:	4313      	orrs	r3, r2
 8003080:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003084:	617b      	str	r3, [r7, #20]
			break;
 8003086:	e009      	b.n	800309c <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8003088:	2301      	movs	r3, #1
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	e006      	b.n	800309c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800308e:	bf00      	nop
 8003090:	e004      	b.n	800309c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003092:	bf00      	nop
 8003094:	e002      	b.n	800309c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003096:	bf00      	nop
 8003098:	e000      	b.n	800309c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800309a:	bf00      	nop
		}
	}

	return val;
 800309c:	697b      	ldr	r3, [r7, #20]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b087      	sub	sp, #28
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80030ae:	f04f 33ff 	mov.w	r3, #4294967295
 80030b2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d031      	beq.n	8003120 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	e002      	b.n	80030ca <get_ldnumber+0x24>
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	3301      	adds	r3, #1
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	d903      	bls.n	80030da <get_ldnumber+0x34>
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2b3a      	cmp	r3, #58	@ 0x3a
 80030d8:	d1f4      	bne.n	80030c4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b3a      	cmp	r3, #58	@ 0x3a
 80030e0:	d11c      	bne.n	800311c <get_ldnumber+0x76>
			tp = *path;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	60fa      	str	r2, [r7, #12]
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	3b30      	subs	r3, #48	@ 0x30
 80030f2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b09      	cmp	r3, #9
 80030f8:	d80e      	bhi.n	8003118 <get_ldnumber+0x72>
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d10a      	bne.n	8003118 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d107      	bne.n	8003118 <get_ldnumber+0x72>
					vol = (int)i;
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	3301      	adds	r3, #1
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	e002      	b.n	8003122 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800311c:	2300      	movs	r3, #0
 800311e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003120:	693b      	ldr	r3, [r7, #16]
}
 8003122:	4618      	mov	r0, r3
 8003124:	371c      	adds	r7, #28
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f04f 32ff 	mov.w	r2, #4294967295
 8003144:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8003148:	6839      	ldr	r1, [r7, #0]
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff fec3 	bl	8002ed6 <move_window>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <check_fs+0x2e>
		return 3;
 8003156:	2303      	movs	r3, #3
 8003158:	e04b      	b.n	80031f2 <check_fs+0xc6>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8003160:	3301      	adds	r3, #1
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	b21b      	sxth	r3, r3
 8003166:	021b      	lsls	r3, r3, #8
 8003168:	b21a      	sxth	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8003170:	b21b      	sxth	r3, r3
 8003172:	4313      	orrs	r3, r2
 8003174:	b21b      	sxth	r3, r3
 8003176:	4a21      	ldr	r2, [pc, #132]	@ (80031fc <check_fs+0xd0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d001      	beq.n	8003180 <check_fs+0x54>
		return 2;
 800317c:	2302      	movs	r3, #2
 800317e:	e038      	b.n	80031f2 <check_fs+0xc6>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3336      	adds	r3, #54	@ 0x36
 8003184:	3303      	adds	r3, #3
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	061a      	lsls	r2, r3, #24
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	3336      	adds	r3, #54	@ 0x36
 800318e:	3302      	adds	r3, #2
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	041b      	lsls	r3, r3, #16
 8003194:	431a      	orrs	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3336      	adds	r3, #54	@ 0x36
 800319a:	3301      	adds	r3, #1
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	4313      	orrs	r3, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80031ae:	4a14      	ldr	r2, [pc, #80]	@ (8003200 <check_fs+0xd4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d101      	bne.n	80031b8 <check_fs+0x8c>
		return 0;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e01c      	b.n	80031f2 <check_fs+0xc6>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3352      	adds	r3, #82	@ 0x52
 80031bc:	3303      	adds	r3, #3
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	061a      	lsls	r2, r3, #24
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3352      	adds	r3, #82	@ 0x52
 80031c6:	3302      	adds	r3, #2
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	041b      	lsls	r3, r3, #16
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3352      	adds	r3, #82	@ 0x52
 80031d2:	3301      	adds	r3, #1
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	021b      	lsls	r3, r3, #8
 80031d8:	4313      	orrs	r3, r2
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80031e6:	4a06      	ldr	r2, [pc, #24]	@ (8003200 <check_fs+0xd4>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d101      	bne.n	80031f0 <check_fs+0xc4>
		return 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	e000      	b.n	80031f2 <check_fs+0xc6>

	return 1;
 80031f0:	2301      	movs	r3, #1
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	ffffaa55 	.word	0xffffaa55
 8003200:	00544146 	.word	0x00544146

08003204 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b096      	sub	sp, #88	@ 0x58
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	4613      	mov	r3, r2
 8003210:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003218:	68b8      	ldr	r0, [r7, #8]
 800321a:	f7ff ff44 	bl	80030a6 <get_ldnumber>
 800321e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8003220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003222:	2b00      	cmp	r3, #0
 8003224:	da01      	bge.n	800322a <find_volume+0x26>
 8003226:	230b      	movs	r3, #11
 8003228:	e299      	b.n	800375e <find_volume+0x55a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800322a:	4a9e      	ldr	r2, [pc, #632]	@ (80034a4 <find_volume+0x2a0>)
 800322c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800322e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003232:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <find_volume+0x3a>
 800323a:	230c      	movs	r3, #12
 800323c:	e28f      	b.n	800375e <find_volume+0x55a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003242:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8003244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003246:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800324a:	2b00      	cmp	r3, #0
 800324c:	d01b      	beq.n	8003286 <find_volume+0x82>
		stat = disk_status(fs->drv);
 800324e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003250:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fd4b 	bl	8002cf0 <disk_status>
 800325a:	4603      	mov	r3, r0
 800325c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003260:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10c      	bne.n	8003286 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d007      	beq.n	8003282 <find_volume+0x7e>
 8003272:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800327e:	230a      	movs	r3, #10
 8003280:	e26d      	b.n	800375e <find_volume+0x55a>
			return FR_OK;				/* The file system object is valid */
 8003282:	2300      	movs	r3, #0
 8003284:	e26b      	b.n	800375e <find_volume+0x55a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8003286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800328e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003290:	b2da      	uxtb	r2, r3
 8003292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003294:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800329a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff fd40 	bl	8002d24 <disk_initialize>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80032aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80032b6:	2303      	movs	r3, #3
 80032b8:	e251      	b.n	800375e <find_volume+0x55a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d007      	beq.n	80032d0 <find_volume+0xcc>
 80032c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 80032cc:	230a      	movs	r3, #10
 80032ce:	e246      	b.n	800375e <find_volume+0x55a>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80032d4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80032d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80032d8:	f7ff ff28 	bl	800312c <check_fs>
 80032dc:	4603      	mov	r3, r0
 80032de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80032e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d153      	bne.n	8003392 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80032ea:	2300      	movs	r3, #0
 80032ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80032ee:	e028      	b.n	8003342 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80032f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80032fa:	4413      	add	r3, r2
 80032fc:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80032fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003300:	3304      	adds	r3, #4
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d012      	beq.n	800332e <find_volume+0x12a>
 8003308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330a:	330b      	adds	r3, #11
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	061a      	lsls	r2, r3, #24
 8003310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003312:	330a      	adds	r3, #10
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	041b      	lsls	r3, r3, #16
 8003318:	431a      	orrs	r2, r3
 800331a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800331c:	3309      	adds	r3, #9
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	4313      	orrs	r3, r2
 8003324:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003326:	3208      	adds	r2, #8
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	431a      	orrs	r2, r3
 800332c:	e000      	b.n	8003330 <find_volume+0x12c>
 800332e:	2200      	movs	r2, #0
 8003330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	3358      	adds	r3, #88	@ 0x58
 8003336:	443b      	add	r3, r7
 8003338:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800333c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800333e:	3301      	adds	r3, #1
 8003340:	643b      	str	r3, [r7, #64]	@ 0x40
 8003342:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003344:	2b03      	cmp	r3, #3
 8003346:	d9d3      	bls.n	80032f0 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8003348:	2300      	movs	r3, #0
 800334a:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800334c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <find_volume+0x154>
 8003352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003354:	3b01      	subs	r3, #1
 8003356:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8003358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	3358      	adds	r3, #88	@ 0x58
 800335e:	443b      	add	r3, r7
 8003360:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003364:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8003366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003368:	2b00      	cmp	r3, #0
 800336a:	d005      	beq.n	8003378 <find_volume+0x174>
 800336c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800336e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003370:	f7ff fedc 	bl	800312c <check_fs>
 8003374:	4603      	mov	r3, r0
 8003376:	e000      	b.n	800337a <find_volume+0x176>
 8003378:	2302      	movs	r3, #2
 800337a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800337e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003382:	2b00      	cmp	r3, #0
 8003384:	d005      	beq.n	8003392 <find_volume+0x18e>
 8003386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003388:	3301      	adds	r3, #1
 800338a:	643b      	str	r3, [r7, #64]	@ 0x40
 800338c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800338e:	2b03      	cmp	r3, #3
 8003390:	d9e2      	bls.n	8003358 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003392:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003396:	2b03      	cmp	r3, #3
 8003398:	d101      	bne.n	800339e <find_volume+0x19a>
 800339a:	2301      	movs	r3, #1
 800339c:	e1df      	b.n	800375e <find_volume+0x55a>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800339e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <find_volume+0x1a6>
 80033a6:	230d      	movs	r3, #13
 80033a8:	e1d9      	b.n	800375e <find_volume+0x55a>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	7b1b      	ldrb	r3, [r3, #12]
 80033ae:	b21b      	sxth	r3, r3
 80033b0:	021b      	lsls	r3, r3, #8
 80033b2:	b21a      	sxth	r2, r3
 80033b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033b6:	7adb      	ldrb	r3, [r3, #11]
 80033b8:	b21b      	sxth	r3, r3
 80033ba:	4313      	orrs	r3, r2
 80033bc:	b21b      	sxth	r3, r3
 80033be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033c2:	d001      	beq.n	80033c8 <find_volume+0x1c4>
		return FR_NO_FILESYSTEM;
 80033c4:	230d      	movs	r3, #13
 80033c6:	e1ca      	b.n	800375e <find_volume+0x55a>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80033c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ca:	7ddb      	ldrb	r3, [r3, #23]
 80033cc:	b21b      	sxth	r3, r3
 80033ce:	021b      	lsls	r3, r3, #8
 80033d0:	b21a      	sxth	r2, r3
 80033d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d4:	7d9b      	ldrb	r3, [r3, #22]
 80033d6:	b21b      	sxth	r3, r3
 80033d8:	4313      	orrs	r3, r2
 80033da:	b21b      	sxth	r3, r3
 80033dc:	b29b      	uxth	r3, r3
 80033de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80033e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d112      	bne.n	800340c <find_volume+0x208>
 80033e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80033ec:	061a      	lsls	r2, r3, #24
 80033ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80033f4:	041b      	lsls	r3, r3, #16
 80033f6:	431a      	orrs	r2, r3
 80033f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033fa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033fe:	021b      	lsls	r3, r3, #8
 8003400:	4313      	orrs	r3, r2
 8003402:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003404:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8003408:	4313      	orrs	r3, r2
 800340a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 800340c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003410:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8003414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003416:	7c1a      	ldrb	r2, [r3, #16]
 8003418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341a:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800341e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003420:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003424:	2b01      	cmp	r3, #1
 8003426:	d006      	beq.n	8003436 <find_volume+0x232>
 8003428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800342e:	2b02      	cmp	r3, #2
 8003430:	d001      	beq.n	8003436 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8003432:	230d      	movs	r3, #13
 8003434:	e193      	b.n	800375e <find_volume+0x55a>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8003436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003438:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800343c:	461a      	mov	r2, r3
 800343e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003440:	fb02 f303 	mul.w	r3, r2, r3
 8003444:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8003446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003448:	7b5a      	ldrb	r2, [r3, #13]
 800344a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800344c:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8003450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003452:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00a      	beq.n	8003470 <find_volume+0x26c>
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8003460:	461a      	mov	r2, r3
 8003462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003464:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8003468:	3b01      	subs	r3, #1
 800346a:	4013      	ands	r3, r2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8003470:	230d      	movs	r3, #13
 8003472:	e174      	b.n	800375e <find_volume+0x55a>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8003474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003476:	7c9b      	ldrb	r3, [r3, #18]
 8003478:	b21b      	sxth	r3, r3
 800347a:	021b      	lsls	r3, r3, #8
 800347c:	b21a      	sxth	r2, r3
 800347e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003480:	7c5b      	ldrb	r3, [r3, #17]
 8003482:	b21b      	sxth	r3, r3
 8003484:	4313      	orrs	r3, r2
 8003486:	b21b      	sxth	r3, r3
 8003488:	b29a      	uxth	r2, r3
 800348a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348c:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8003490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003492:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 80034a0:	230d      	movs	r3, #13
 80034a2:	e15c      	b.n	800375e <find_volume+0x55a>
 80034a4:	2000038c 	.word	0x2000038c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80034a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034aa:	7d1b      	ldrb	r3, [r3, #20]
 80034ac:	b21b      	sxth	r3, r3
 80034ae:	021b      	lsls	r3, r3, #8
 80034b0:	b21a      	sxth	r2, r3
 80034b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b4:	7cdb      	ldrb	r3, [r3, #19]
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	4313      	orrs	r3, r2
 80034ba:	b21b      	sxth	r3, r3
 80034bc:	b29b      	uxth	r3, r3
 80034be:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80034c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d112      	bne.n	80034ec <find_volume+0x2e8>
 80034c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80034cc:	061a      	lsls	r2, r3, #24
 80034ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034d0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80034d4:	041b      	lsls	r3, r3, #16
 80034d6:	431a      	orrs	r2, r3
 80034d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80034de:	021b      	lsls	r3, r3, #8
 80034e0:	4313      	orrs	r3, r2
 80034e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034e4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80034ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ee:	7bdb      	ldrb	r3, [r3, #15]
 80034f0:	b21b      	sxth	r3, r3
 80034f2:	021b      	lsls	r3, r3, #8
 80034f4:	b21a      	sxth	r2, r3
 80034f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f8:	7b9b      	ldrb	r3, [r3, #14]
 80034fa:	b21b      	sxth	r3, r3
 80034fc:	4313      	orrs	r3, r2
 80034fe:	b21b      	sxth	r3, r3
 8003500:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8003502:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <find_volume+0x308>
 8003508:	230d      	movs	r3, #13
 800350a:	e128      	b.n	800375e <find_volume+0x55a>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800350c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800350e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003510:	4413      	add	r3, r2
 8003512:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003514:	f8b2 2208 	ldrh.w	r2, [r2, #520]	@ 0x208
 8003518:	0912      	lsrs	r2, r2, #4
 800351a:	b292      	uxth	r2, r2
 800351c:	4413      	add	r3, r2
 800351e:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003520:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003524:	429a      	cmp	r2, r3
 8003526:	d201      	bcs.n	800352c <find_volume+0x328>
 8003528:	230d      	movs	r3, #13
 800352a:	e118      	b.n	800375e <find_volume+0x55a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800352c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800352e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003534:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8003538:	fbb3 f3f2 	udiv	r3, r3, r2
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <find_volume+0x344>
 8003544:	230d      	movs	r3, #13
 8003546:	e10a      	b.n	800375e <find_volume+0x55a>
	fmt = FS_FAT12;
 8003548:	2301      	movs	r3, #1
 800354a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8003554:	4293      	cmp	r3, r2
 8003556:	d902      	bls.n	800355e <find_volume+0x35a>
 8003558:	2302      	movs	r3, #2
 800355a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8003564:	4293      	cmp	r3, r2
 8003566:	d902      	bls.n	800356e <find_volume+0x36a>
 8003568:	2303      	movs	r3, #3
 800356a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	1c9a      	adds	r2, r3, #2
 8003572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003574:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8003578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800357a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800357c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8003580:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003584:	441a      	add	r2, r3
 8003586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003588:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800358c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800358e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003590:	441a      	add	r2, r3
 8003592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003594:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
	if (fmt == FS_FAT32) {
 8003598:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800359c:	2b03      	cmp	r3, #3
 800359e:	d121      	bne.n	80035e4 <find_volume+0x3e0>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80035a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035a2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <find_volume+0x3aa>
 80035aa:	230d      	movs	r3, #13
 80035ac:	e0d7      	b.n	800375e <find_volume+0x55a>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80035ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80035b4:	061a      	lsls	r2, r3, #24
 80035b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80035bc:	041b      	lsls	r3, r3, #16
 80035be:	431a      	orrs	r2, r3
 80035c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80035c6:	021b      	lsls	r3, r3, #8
 80035c8:	4313      	orrs	r3, r2
 80035ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035cc:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 80035d0:	431a      	orrs	r2, r3
 80035d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d4:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80035d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80035e2:	e025      	b.n	8003630 <find_volume+0x42c>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80035e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e6:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <find_volume+0x3ee>
 80035ee:	230d      	movs	r3, #13
 80035f0:	e0b5      	b.n	800375e <find_volume+0x55a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80035f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f4:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80035f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035fa:	441a      	add	r2, r3
 80035fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fe:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003602:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003606:	2b02      	cmp	r3, #2
 8003608:	d104      	bne.n	8003614 <find_volume+0x410>
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	e00c      	b.n	800362e <find_volume+0x42a>
 8003614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003616:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800361a:	4613      	mov	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	4413      	add	r3, r2
 8003620:	085a      	lsrs	r2, r3, #1
 8003622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003624:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800362e:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8003630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003632:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8003636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003638:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800363c:	0a5b      	lsrs	r3, r3, #9
 800363e:	429a      	cmp	r2, r3
 8003640:	d201      	bcs.n	8003646 <find_volume+0x442>
		return FR_NO_FILESYSTEM;
 8003642:	230d      	movs	r3, #13
 8003644:	e08b      	b.n	800375e <find_volume+0x55a>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8003646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003648:	f04f 32ff 	mov.w	r2, #4294967295
 800364c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 8003650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003652:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8003656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003658:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800365c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365e:	2280      	movs	r2, #128	@ 0x80
 8003660:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8003664:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003668:	2b03      	cmp	r3, #3
 800366a:	d164      	bne.n	8003736 <find_volume+0x532>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800366c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800366e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003672:	b21b      	sxth	r3, r3
 8003674:	021b      	lsls	r3, r3, #8
 8003676:	b21a      	sxth	r2, r3
 8003678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800367e:	b21b      	sxth	r3, r3
 8003680:	4313      	orrs	r3, r2
 8003682:	b21b      	sxth	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	d156      	bne.n	8003736 <find_volume+0x532>
		&& move_window(fs, bsect + 1) == FR_OK)
 8003688:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800368a:	3301      	adds	r3, #1
 800368c:	4619      	mov	r1, r3
 800368e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003690:	f7ff fc21 	bl	8002ed6 <move_window>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d14d      	bne.n	8003736 <find_volume+0x532>
	{
		fs->fsi_flag = 0;
 800369a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80036a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a4:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 80036a8:	b21b      	sxth	r3, r3
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	b21a      	sxth	r2, r3
 80036ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b0:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 80036b4:	b21b      	sxth	r3, r3
 80036b6:	4313      	orrs	r3, r2
 80036b8:	b21b      	sxth	r3, r3
 80036ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003768 <find_volume+0x564>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d13a      	bne.n	8003736 <find_volume+0x532>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80036c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c2:	78db      	ldrb	r3, [r3, #3]
 80036c4:	061a      	lsls	r2, r3, #24
 80036c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c8:	789b      	ldrb	r3, [r3, #2]
 80036ca:	041b      	lsls	r3, r3, #16
 80036cc:	431a      	orrs	r2, r3
 80036ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d0:	785b      	ldrb	r3, [r3, #1]
 80036d2:	021b      	lsls	r3, r3, #8
 80036d4:	4313      	orrs	r3, r2
 80036d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80036d8:	7812      	ldrb	r2, [r2, #0]
 80036da:	4313      	orrs	r3, r2
 80036dc:	4a23      	ldr	r2, [pc, #140]	@ (800376c <find_volume+0x568>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d129      	bne.n	8003736 <find_volume+0x532>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80036e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e4:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 80036e8:	061a      	lsls	r2, r3, #24
 80036ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ec:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 80036f0:	041b      	lsls	r3, r3, #16
 80036f2:	431a      	orrs	r2, r3
 80036f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f6:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 80036fa:	021b      	lsls	r3, r3, #8
 80036fc:	4313      	orrs	r3, r2
 80036fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003700:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 8003704:	4313      	orrs	r3, r2
 8003706:	4a1a      	ldr	r2, [pc, #104]	@ (8003770 <find_volume+0x56c>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d114      	bne.n	8003736 <find_volume+0x532>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800370c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800370e:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 8003712:	061a      	lsls	r2, r3, #24
 8003714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003716:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 800371a:	041b      	lsls	r3, r3, #16
 800371c:	431a      	orrs	r2, r3
 800371e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003720:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	4313      	orrs	r3, r2
 8003728:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800372a:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 800372e:	431a      	orrs	r2, r3
 8003730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003732:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8003736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003738:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800373c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <find_volume+0x570>)
 8003742:	881b      	ldrh	r3, [r3, #0]
 8003744:	3301      	adds	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	4b0a      	ldr	r3, [pc, #40]	@ (8003774 <find_volume+0x570>)
 800374a:	801a      	strh	r2, [r3, #0]
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <find_volume+0x570>)
 800374e:	881a      	ldrh	r2, [r3, #0]
 8003750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003752:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8003756:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003758:	f7ff fb4a 	bl	8002df0 <clear_lock>
#endif

	return FR_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3758      	adds	r7, #88	@ 0x58
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	ffffaa55 	.word	0xffffaa55
 800376c:	41615252 	.word	0x41615252
 8003770:	61417272 	.word	0x61417272
 8003774:	20000390 	.word	0x20000390

08003778 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b088      	sub	sp, #32
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	4613      	mov	r3, r2
 8003784:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800378a:	f107 0310 	add.w	r3, r7, #16
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fc89 	bl	80030a6 <get_ldnumber>
 8003794:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	2b00      	cmp	r3, #0
 800379a:	da01      	bge.n	80037a0 <f_mount+0x28>
 800379c:	230b      	movs	r3, #11
 800379e:	e02d      	b.n	80037fc <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80037a0:	4a18      	ldr	r2, [pc, #96]	@ (8003804 <f_mount+0x8c>)
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80037b0:	69b8      	ldr	r0, [r7, #24]
 80037b2:	f7ff fb1d 	bl	8002df0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	}

	if (fs) {
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d003      	beq.n	80037cc <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	490d      	ldr	r1, [pc, #52]	@ (8003804 <f_mount+0x8c>)
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <f_mount+0x6a>
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d001      	beq.n	80037e6 <f_mount+0x6e>
 80037e2:	2300      	movs	r3, #0
 80037e4:	e00a      	b.n	80037fc <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80037e6:	f107 0108 	add.w	r1, r7, #8
 80037ea:	f107 030c 	add.w	r3, r7, #12
 80037ee:	2200      	movs	r2, #0
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff fd07 	bl	8003204 <find_volume>
 80037f6:	4603      	mov	r3, r0
 80037f8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80037fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3720      	adds	r7, #32
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	2000038c 	.word	0x2000038c

08003808 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08e      	sub	sp, #56	@ 0x38
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8003814:	f107 030c 	add.w	r3, r7, #12
 8003818:	2200      	movs	r2, #0
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff fcf1 	bl	8003204 <find_volume>
 8003822:	4603      	mov	r3, r0
 8003824:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	fs = *fatfs;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800382e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003832:	2b00      	cmp	r3, #0
 8003834:	f040 80b0 	bne.w	8003998 <f_getfree+0x190>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003844:	3b02      	subs	r3, #2
 8003846:	429a      	cmp	r2, r3
 8003848:	d805      	bhi.n	8003856 <f_getfree+0x4e>
			*nclst = fs->free_clust;
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	e0a0      	b.n	8003998 <f_getfree+0x190>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800385c:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800385e:	2300      	movs	r3, #0
 8003860:	633b      	str	r3, [r7, #48]	@ 0x30
			if (fat == FS_FAT12) {
 8003862:	7efb      	ldrb	r3, [r7, #27]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d125      	bne.n	80038b4 <f_getfree+0xac>
				clst = 2;
 8003868:	2302      	movs	r3, #2
 800386a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				do {
					stat = get_fat(fs, clst);
 800386c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800386e:	69f8      	ldr	r0, [r7, #28]
 8003870:	f7ff fb5f 	bl	8002f32 <get_fat>
 8003874:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387c:	d103      	bne.n	8003886 <f_getfree+0x7e>
 800387e:	2301      	movs	r3, #1
 8003880:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003884:	e078      	b.n	8003978 <f_getfree+0x170>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d103      	bne.n	8003894 <f_getfree+0x8c>
 800388c:	2302      	movs	r3, #2
 800388e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003892:	e071      	b.n	8003978 <f_getfree+0x170>
					if (stat == 0) n++;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d102      	bne.n	80038a0 <f_getfree+0x98>
 800389a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389c:	3301      	adds	r3, #1
 800389e:	633b      	str	r3, [r7, #48]	@ 0x30
				} while (++clst < fs->n_fatent);
 80038a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a2:	3301      	adds	r3, #1
 80038a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80038ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d3dc      	bcc.n	800386c <f_getfree+0x64>
 80038b2:	e061      	b.n	8003978 <f_getfree+0x170>
			} else {
				clst = fs->n_fatent;
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80038ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
				sect = fs->fatbase;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80038c2:	62bb      	str	r3, [r7, #40]	@ 0x28
				i = 0; p = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038c8:	2300      	movs	r3, #0
 80038ca:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d112      	bne.n	80038f8 <f_getfree+0xf0>
						res = move_window(fs, sect++);
 80038d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80038d8:	4619      	mov	r1, r3
 80038da:	69f8      	ldr	r0, [r7, #28]
 80038dc:	f7ff fafb 	bl	8002ed6 <move_window>
 80038e0:	4603      	mov	r3, r0
 80038e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						if (res != FR_OK) break;
 80038e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d143      	bne.n	8003976 <f_getfree+0x16e>
						p = fs->win.d8;
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 80038f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80038f6:	627b      	str	r3, [r7, #36]	@ 0x24
					}
					if (fat == FS_FAT16) {
 80038f8:	7efb      	ldrb	r3, [r7, #27]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d116      	bne.n	800392c <f_getfree+0x124>
						if (LD_WORD(p) == 0) n++;
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	3301      	adds	r3, #1
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	b21b      	sxth	r3, r3
 8003906:	021b      	lsls	r3, r3, #8
 8003908:	b21a      	sxth	r2, r3
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	b21b      	sxth	r3, r3
 8003910:	4313      	orrs	r3, r2
 8003912:	b21b      	sxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <f_getfree+0x116>
 8003918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391a:	3301      	adds	r3, #1
 800391c:	633b      	str	r3, [r7, #48]	@ 0x30
						p += 2; i -= 2;
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	3302      	adds	r3, #2
 8003922:	623b      	str	r3, [r7, #32]
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	3b02      	subs	r3, #2
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
 800392a:	e01d      	b.n	8003968 <f_getfree+0x160>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	3303      	adds	r3, #3
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	061a      	lsls	r2, r3, #24
 8003934:	6a3b      	ldr	r3, [r7, #32]
 8003936:	3302      	adds	r3, #2
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	041b      	lsls	r3, r3, #16
 800393c:	431a      	orrs	r2, r3
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	3301      	adds	r3, #1
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	4313      	orrs	r3, r2
 8003948:	6a3a      	ldr	r2, [r7, #32]
 800394a:	7812      	ldrb	r2, [r2, #0]
 800394c:	4313      	orrs	r3, r2
 800394e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d102      	bne.n	800395c <f_getfree+0x154>
 8003956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003958:	3301      	adds	r3, #1
 800395a:	633b      	str	r3, [r7, #48]	@ 0x30
						p += 4; i -= 4;
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	3304      	adds	r3, #4
 8003960:	623b      	str	r3, [r7, #32]
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	3b04      	subs	r3, #4
 8003966:	627b      	str	r3, [r7, #36]	@ 0x24
					}
				} while (--clst);
 8003968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396a:	3b01      	subs	r3, #1
 800396c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800396e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1ab      	bne.n	80038cc <f_getfree+0xc4>
 8003974:	e000      	b.n	8003978 <f_getfree+0x170>
						if (res != FR_OK) break;
 8003976:	bf00      	nop
			}
			fs->free_clust = n;
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800397c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			fs->fsi_flag |= 1;
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	b2da      	uxtb	r2, r3
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
			*nclst = n;
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003996:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8003998:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800399c:	4618      	mov	r0, r3
 800399e:	3738      	adds	r7, #56	@ 0x38
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	4613      	mov	r3, r2
 80039b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80039b2:	2301      	movs	r3, #1
 80039b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80039b6:	2300      	movs	r3, #0
 80039b8:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80039ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039bc:	7a5b      	ldrb	r3, [r3, #9]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d831      	bhi.n	8003a28 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80039c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039c6:	7a5b      	ldrb	r3, [r3, #9]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	4b19      	ldr	r3, [pc, #100]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039ce:	2100      	movs	r1, #0
 80039d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 80039d2:	4b18      	ldr	r3, [pc, #96]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039d4:	7a5b      	ldrb	r3, [r3, #9]
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	4a16      	ldr	r2, [pc, #88]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 80039e2:	4b14      	ldr	r3, [pc, #80]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039e4:	7a5b      	ldrb	r3, [r3, #9]
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039ec:	4413      	add	r3, r2
 80039ee:	79fa      	ldrb	r2, [r7, #7]
 80039f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80039f2:	4b10      	ldr	r3, [pc, #64]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039f4:	7a5b      	ldrb	r3, [r3, #9]
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	b2d1      	uxtb	r1, r2
 80039fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003a34 <FATFS_LinkDriverEx+0x90>)
 80039fe:	7251      	strb	r1, [r2, #9]
 8003a00:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8003a02:	7dbb      	ldrb	r3, [r7, #22]
 8003a04:	3330      	adds	r3, #48	@ 0x30
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	223a      	movs	r2, #58	@ 0x3a
 8003a12:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	3302      	adds	r3, #2
 8003a18:	222f      	movs	r2, #47	@ 0x2f
 8003a1a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	3303      	adds	r3, #3
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	200003ac 	.word	0x200003ac

08003a38 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	6839      	ldr	r1, [r7, #0]
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff ffac 	bl	80039a4 <FATFS_LinkDriverEx>
 8003a4c:	4603      	mov	r3, r0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <siprintf>:
 8003a58:	b40e      	push	{r1, r2, r3}
 8003a5a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a5e:	b510      	push	{r4, lr}
 8003a60:	2400      	movs	r4, #0
 8003a62:	b09d      	sub	sp, #116	@ 0x74
 8003a64:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003a66:	9002      	str	r0, [sp, #8]
 8003a68:	9006      	str	r0, [sp, #24]
 8003a6a:	9107      	str	r1, [sp, #28]
 8003a6c:	9104      	str	r1, [sp, #16]
 8003a6e:	4809      	ldr	r0, [pc, #36]	@ (8003a94 <siprintf+0x3c>)
 8003a70:	4909      	ldr	r1, [pc, #36]	@ (8003a98 <siprintf+0x40>)
 8003a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a76:	9105      	str	r1, [sp, #20]
 8003a78:	6800      	ldr	r0, [r0, #0]
 8003a7a:	a902      	add	r1, sp, #8
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003a80:	f000 f992 	bl	8003da8 <_svfiprintf_r>
 8003a84:	9b02      	ldr	r3, [sp, #8]
 8003a86:	701c      	strb	r4, [r3, #0]
 8003a88:	b01d      	add	sp, #116	@ 0x74
 8003a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a8e:	b003      	add	sp, #12
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	20000024 	.word	0x20000024
 8003a98:	ffff0208 	.word	0xffff0208

08003a9c <memset>:
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	4402      	add	r2, r0
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d100      	bne.n	8003aa6 <memset+0xa>
 8003aa4:	4770      	bx	lr
 8003aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8003aaa:	e7f9      	b.n	8003aa0 <memset+0x4>

08003aac <__errno>:
 8003aac:	4b01      	ldr	r3, [pc, #4]	@ (8003ab4 <__errno+0x8>)
 8003aae:	6818      	ldr	r0, [r3, #0]
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	20000024 	.word	0x20000024

08003ab8 <__libc_init_array>:
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	2600      	movs	r6, #0
 8003abc:	4d0c      	ldr	r5, [pc, #48]	@ (8003af0 <__libc_init_array+0x38>)
 8003abe:	4c0d      	ldr	r4, [pc, #52]	@ (8003af4 <__libc_init_array+0x3c>)
 8003ac0:	1b64      	subs	r4, r4, r5
 8003ac2:	10a4      	asrs	r4, r4, #2
 8003ac4:	42a6      	cmp	r6, r4
 8003ac6:	d109      	bne.n	8003adc <__libc_init_array+0x24>
 8003ac8:	f000 fc76 	bl	80043b8 <_init>
 8003acc:	2600      	movs	r6, #0
 8003ace:	4d0a      	ldr	r5, [pc, #40]	@ (8003af8 <__libc_init_array+0x40>)
 8003ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8003afc <__libc_init_array+0x44>)
 8003ad2:	1b64      	subs	r4, r4, r5
 8003ad4:	10a4      	asrs	r4, r4, #2
 8003ad6:	42a6      	cmp	r6, r4
 8003ad8:	d105      	bne.n	8003ae6 <__libc_init_array+0x2e>
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ae0:	4798      	blx	r3
 8003ae2:	3601      	adds	r6, #1
 8003ae4:	e7ee      	b.n	8003ac4 <__libc_init_array+0xc>
 8003ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aea:	4798      	blx	r3
 8003aec:	3601      	adds	r6, #1
 8003aee:	e7f2      	b.n	8003ad6 <__libc_init_array+0x1e>
 8003af0:	08004548 	.word	0x08004548
 8003af4:	08004548 	.word	0x08004548
 8003af8:	08004548 	.word	0x08004548
 8003afc:	0800454c 	.word	0x0800454c

08003b00 <__retarget_lock_acquire_recursive>:
 8003b00:	4770      	bx	lr

08003b02 <__retarget_lock_release_recursive>:
 8003b02:	4770      	bx	lr

08003b04 <_free_r>:
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4605      	mov	r5, r0
 8003b08:	2900      	cmp	r1, #0
 8003b0a:	d040      	beq.n	8003b8e <_free_r+0x8a>
 8003b0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b10:	1f0c      	subs	r4, r1, #4
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	bfb8      	it	lt
 8003b16:	18e4      	addlt	r4, r4, r3
 8003b18:	f000 f8de 	bl	8003cd8 <__malloc_lock>
 8003b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b90 <_free_r+0x8c>)
 8003b1e:	6813      	ldr	r3, [r2, #0]
 8003b20:	b933      	cbnz	r3, 8003b30 <_free_r+0x2c>
 8003b22:	6063      	str	r3, [r4, #4]
 8003b24:	6014      	str	r4, [r2, #0]
 8003b26:	4628      	mov	r0, r5
 8003b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b2c:	f000 b8da 	b.w	8003ce4 <__malloc_unlock>
 8003b30:	42a3      	cmp	r3, r4
 8003b32:	d908      	bls.n	8003b46 <_free_r+0x42>
 8003b34:	6820      	ldr	r0, [r4, #0]
 8003b36:	1821      	adds	r1, r4, r0
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	bf01      	itttt	eq
 8003b3c:	6819      	ldreq	r1, [r3, #0]
 8003b3e:	685b      	ldreq	r3, [r3, #4]
 8003b40:	1809      	addeq	r1, r1, r0
 8003b42:	6021      	streq	r1, [r4, #0]
 8003b44:	e7ed      	b.n	8003b22 <_free_r+0x1e>
 8003b46:	461a      	mov	r2, r3
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	b10b      	cbz	r3, 8003b50 <_free_r+0x4c>
 8003b4c:	42a3      	cmp	r3, r4
 8003b4e:	d9fa      	bls.n	8003b46 <_free_r+0x42>
 8003b50:	6811      	ldr	r1, [r2, #0]
 8003b52:	1850      	adds	r0, r2, r1
 8003b54:	42a0      	cmp	r0, r4
 8003b56:	d10b      	bne.n	8003b70 <_free_r+0x6c>
 8003b58:	6820      	ldr	r0, [r4, #0]
 8003b5a:	4401      	add	r1, r0
 8003b5c:	1850      	adds	r0, r2, r1
 8003b5e:	4283      	cmp	r3, r0
 8003b60:	6011      	str	r1, [r2, #0]
 8003b62:	d1e0      	bne.n	8003b26 <_free_r+0x22>
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	4408      	add	r0, r1
 8003b6a:	6010      	str	r0, [r2, #0]
 8003b6c:	6053      	str	r3, [r2, #4]
 8003b6e:	e7da      	b.n	8003b26 <_free_r+0x22>
 8003b70:	d902      	bls.n	8003b78 <_free_r+0x74>
 8003b72:	230c      	movs	r3, #12
 8003b74:	602b      	str	r3, [r5, #0]
 8003b76:	e7d6      	b.n	8003b26 <_free_r+0x22>
 8003b78:	6820      	ldr	r0, [r4, #0]
 8003b7a:	1821      	adds	r1, r4, r0
 8003b7c:	428b      	cmp	r3, r1
 8003b7e:	bf01      	itttt	eq
 8003b80:	6819      	ldreq	r1, [r3, #0]
 8003b82:	685b      	ldreq	r3, [r3, #4]
 8003b84:	1809      	addeq	r1, r1, r0
 8003b86:	6021      	streq	r1, [r4, #0]
 8003b88:	6063      	str	r3, [r4, #4]
 8003b8a:	6054      	str	r4, [r2, #4]
 8003b8c:	e7cb      	b.n	8003b26 <_free_r+0x22>
 8003b8e:	bd38      	pop	{r3, r4, r5, pc}
 8003b90:	200004fc 	.word	0x200004fc

08003b94 <sbrk_aligned>:
 8003b94:	b570      	push	{r4, r5, r6, lr}
 8003b96:	4e0f      	ldr	r6, [pc, #60]	@ (8003bd4 <sbrk_aligned+0x40>)
 8003b98:	460c      	mov	r4, r1
 8003b9a:	6831      	ldr	r1, [r6, #0]
 8003b9c:	4605      	mov	r5, r0
 8003b9e:	b911      	cbnz	r1, 8003ba6 <sbrk_aligned+0x12>
 8003ba0:	f000 fba8 	bl	80042f4 <_sbrk_r>
 8003ba4:	6030      	str	r0, [r6, #0]
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	4628      	mov	r0, r5
 8003baa:	f000 fba3 	bl	80042f4 <_sbrk_r>
 8003bae:	1c43      	adds	r3, r0, #1
 8003bb0:	d103      	bne.n	8003bba <sbrk_aligned+0x26>
 8003bb2:	f04f 34ff 	mov.w	r4, #4294967295
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	bd70      	pop	{r4, r5, r6, pc}
 8003bba:	1cc4      	adds	r4, r0, #3
 8003bbc:	f024 0403 	bic.w	r4, r4, #3
 8003bc0:	42a0      	cmp	r0, r4
 8003bc2:	d0f8      	beq.n	8003bb6 <sbrk_aligned+0x22>
 8003bc4:	1a21      	subs	r1, r4, r0
 8003bc6:	4628      	mov	r0, r5
 8003bc8:	f000 fb94 	bl	80042f4 <_sbrk_r>
 8003bcc:	3001      	adds	r0, #1
 8003bce:	d1f2      	bne.n	8003bb6 <sbrk_aligned+0x22>
 8003bd0:	e7ef      	b.n	8003bb2 <sbrk_aligned+0x1e>
 8003bd2:	bf00      	nop
 8003bd4:	200004f8 	.word	0x200004f8

08003bd8 <_malloc_r>:
 8003bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bdc:	1ccd      	adds	r5, r1, #3
 8003bde:	f025 0503 	bic.w	r5, r5, #3
 8003be2:	3508      	adds	r5, #8
 8003be4:	2d0c      	cmp	r5, #12
 8003be6:	bf38      	it	cc
 8003be8:	250c      	movcc	r5, #12
 8003bea:	2d00      	cmp	r5, #0
 8003bec:	4606      	mov	r6, r0
 8003bee:	db01      	blt.n	8003bf4 <_malloc_r+0x1c>
 8003bf0:	42a9      	cmp	r1, r5
 8003bf2:	d904      	bls.n	8003bfe <_malloc_r+0x26>
 8003bf4:	230c      	movs	r3, #12
 8003bf6:	6033      	str	r3, [r6, #0]
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003cd4 <_malloc_r+0xfc>
 8003c02:	f000 f869 	bl	8003cd8 <__malloc_lock>
 8003c06:	f8d8 3000 	ldr.w	r3, [r8]
 8003c0a:	461c      	mov	r4, r3
 8003c0c:	bb44      	cbnz	r4, 8003c60 <_malloc_r+0x88>
 8003c0e:	4629      	mov	r1, r5
 8003c10:	4630      	mov	r0, r6
 8003c12:	f7ff ffbf 	bl	8003b94 <sbrk_aligned>
 8003c16:	1c43      	adds	r3, r0, #1
 8003c18:	4604      	mov	r4, r0
 8003c1a:	d158      	bne.n	8003cce <_malloc_r+0xf6>
 8003c1c:	f8d8 4000 	ldr.w	r4, [r8]
 8003c20:	4627      	mov	r7, r4
 8003c22:	2f00      	cmp	r7, #0
 8003c24:	d143      	bne.n	8003cae <_malloc_r+0xd6>
 8003c26:	2c00      	cmp	r4, #0
 8003c28:	d04b      	beq.n	8003cc2 <_malloc_r+0xea>
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	4639      	mov	r1, r7
 8003c2e:	4630      	mov	r0, r6
 8003c30:	eb04 0903 	add.w	r9, r4, r3
 8003c34:	f000 fb5e 	bl	80042f4 <_sbrk_r>
 8003c38:	4581      	cmp	r9, r0
 8003c3a:	d142      	bne.n	8003cc2 <_malloc_r+0xea>
 8003c3c:	6821      	ldr	r1, [r4, #0]
 8003c3e:	4630      	mov	r0, r6
 8003c40:	1a6d      	subs	r5, r5, r1
 8003c42:	4629      	mov	r1, r5
 8003c44:	f7ff ffa6 	bl	8003b94 <sbrk_aligned>
 8003c48:	3001      	adds	r0, #1
 8003c4a:	d03a      	beq.n	8003cc2 <_malloc_r+0xea>
 8003c4c:	6823      	ldr	r3, [r4, #0]
 8003c4e:	442b      	add	r3, r5
 8003c50:	6023      	str	r3, [r4, #0]
 8003c52:	f8d8 3000 	ldr.w	r3, [r8]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	bb62      	cbnz	r2, 8003cb4 <_malloc_r+0xdc>
 8003c5a:	f8c8 7000 	str.w	r7, [r8]
 8003c5e:	e00f      	b.n	8003c80 <_malloc_r+0xa8>
 8003c60:	6822      	ldr	r2, [r4, #0]
 8003c62:	1b52      	subs	r2, r2, r5
 8003c64:	d420      	bmi.n	8003ca8 <_malloc_r+0xd0>
 8003c66:	2a0b      	cmp	r2, #11
 8003c68:	d917      	bls.n	8003c9a <_malloc_r+0xc2>
 8003c6a:	1961      	adds	r1, r4, r5
 8003c6c:	42a3      	cmp	r3, r4
 8003c6e:	6025      	str	r5, [r4, #0]
 8003c70:	bf18      	it	ne
 8003c72:	6059      	strne	r1, [r3, #4]
 8003c74:	6863      	ldr	r3, [r4, #4]
 8003c76:	bf08      	it	eq
 8003c78:	f8c8 1000 	streq.w	r1, [r8]
 8003c7c:	5162      	str	r2, [r4, r5]
 8003c7e:	604b      	str	r3, [r1, #4]
 8003c80:	4630      	mov	r0, r6
 8003c82:	f000 f82f 	bl	8003ce4 <__malloc_unlock>
 8003c86:	f104 000b 	add.w	r0, r4, #11
 8003c8a:	1d23      	adds	r3, r4, #4
 8003c8c:	f020 0007 	bic.w	r0, r0, #7
 8003c90:	1ac2      	subs	r2, r0, r3
 8003c92:	bf1c      	itt	ne
 8003c94:	1a1b      	subne	r3, r3, r0
 8003c96:	50a3      	strne	r3, [r4, r2]
 8003c98:	e7af      	b.n	8003bfa <_malloc_r+0x22>
 8003c9a:	6862      	ldr	r2, [r4, #4]
 8003c9c:	42a3      	cmp	r3, r4
 8003c9e:	bf0c      	ite	eq
 8003ca0:	f8c8 2000 	streq.w	r2, [r8]
 8003ca4:	605a      	strne	r2, [r3, #4]
 8003ca6:	e7eb      	b.n	8003c80 <_malloc_r+0xa8>
 8003ca8:	4623      	mov	r3, r4
 8003caa:	6864      	ldr	r4, [r4, #4]
 8003cac:	e7ae      	b.n	8003c0c <_malloc_r+0x34>
 8003cae:	463c      	mov	r4, r7
 8003cb0:	687f      	ldr	r7, [r7, #4]
 8003cb2:	e7b6      	b.n	8003c22 <_malloc_r+0x4a>
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	42a3      	cmp	r3, r4
 8003cba:	d1fb      	bne.n	8003cb4 <_malloc_r+0xdc>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	6053      	str	r3, [r2, #4]
 8003cc0:	e7de      	b.n	8003c80 <_malloc_r+0xa8>
 8003cc2:	230c      	movs	r3, #12
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	6033      	str	r3, [r6, #0]
 8003cc8:	f000 f80c 	bl	8003ce4 <__malloc_unlock>
 8003ccc:	e794      	b.n	8003bf8 <_malloc_r+0x20>
 8003cce:	6005      	str	r5, [r0, #0]
 8003cd0:	e7d6      	b.n	8003c80 <_malloc_r+0xa8>
 8003cd2:	bf00      	nop
 8003cd4:	200004fc 	.word	0x200004fc

08003cd8 <__malloc_lock>:
 8003cd8:	4801      	ldr	r0, [pc, #4]	@ (8003ce0 <__malloc_lock+0x8>)
 8003cda:	f7ff bf11 	b.w	8003b00 <__retarget_lock_acquire_recursive>
 8003cde:	bf00      	nop
 8003ce0:	200004f4 	.word	0x200004f4

08003ce4 <__malloc_unlock>:
 8003ce4:	4801      	ldr	r0, [pc, #4]	@ (8003cec <__malloc_unlock+0x8>)
 8003ce6:	f7ff bf0c 	b.w	8003b02 <__retarget_lock_release_recursive>
 8003cea:	bf00      	nop
 8003cec:	200004f4 	.word	0x200004f4

08003cf0 <__ssputs_r>:
 8003cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf4:	461f      	mov	r7, r3
 8003cf6:	688e      	ldr	r6, [r1, #8]
 8003cf8:	4682      	mov	sl, r0
 8003cfa:	42be      	cmp	r6, r7
 8003cfc:	460c      	mov	r4, r1
 8003cfe:	4690      	mov	r8, r2
 8003d00:	680b      	ldr	r3, [r1, #0]
 8003d02:	d82d      	bhi.n	8003d60 <__ssputs_r+0x70>
 8003d04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003d0c:	d026      	beq.n	8003d5c <__ssputs_r+0x6c>
 8003d0e:	6965      	ldr	r5, [r4, #20]
 8003d10:	6909      	ldr	r1, [r1, #16]
 8003d12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d16:	eba3 0901 	sub.w	r9, r3, r1
 8003d1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d1e:	1c7b      	adds	r3, r7, #1
 8003d20:	444b      	add	r3, r9
 8003d22:	106d      	asrs	r5, r5, #1
 8003d24:	429d      	cmp	r5, r3
 8003d26:	bf38      	it	cc
 8003d28:	461d      	movcc	r5, r3
 8003d2a:	0553      	lsls	r3, r2, #21
 8003d2c:	d527      	bpl.n	8003d7e <__ssputs_r+0x8e>
 8003d2e:	4629      	mov	r1, r5
 8003d30:	f7ff ff52 	bl	8003bd8 <_malloc_r>
 8003d34:	4606      	mov	r6, r0
 8003d36:	b360      	cbz	r0, 8003d92 <__ssputs_r+0xa2>
 8003d38:	464a      	mov	r2, r9
 8003d3a:	6921      	ldr	r1, [r4, #16]
 8003d3c:	f000 faf8 	bl	8004330 <memcpy>
 8003d40:	89a3      	ldrh	r3, [r4, #12]
 8003d42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d4a:	81a3      	strh	r3, [r4, #12]
 8003d4c:	6126      	str	r6, [r4, #16]
 8003d4e:	444e      	add	r6, r9
 8003d50:	6026      	str	r6, [r4, #0]
 8003d52:	463e      	mov	r6, r7
 8003d54:	6165      	str	r5, [r4, #20]
 8003d56:	eba5 0509 	sub.w	r5, r5, r9
 8003d5a:	60a5      	str	r5, [r4, #8]
 8003d5c:	42be      	cmp	r6, r7
 8003d5e:	d900      	bls.n	8003d62 <__ssputs_r+0x72>
 8003d60:	463e      	mov	r6, r7
 8003d62:	4632      	mov	r2, r6
 8003d64:	4641      	mov	r1, r8
 8003d66:	6820      	ldr	r0, [r4, #0]
 8003d68:	f000 faaa 	bl	80042c0 <memmove>
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	68a3      	ldr	r3, [r4, #8]
 8003d70:	1b9b      	subs	r3, r3, r6
 8003d72:	60a3      	str	r3, [r4, #8]
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	4433      	add	r3, r6
 8003d78:	6023      	str	r3, [r4, #0]
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	462a      	mov	r2, r5
 8003d80:	f000 fae4 	bl	800434c <_realloc_r>
 8003d84:	4606      	mov	r6, r0
 8003d86:	2800      	cmp	r0, #0
 8003d88:	d1e0      	bne.n	8003d4c <__ssputs_r+0x5c>
 8003d8a:	4650      	mov	r0, sl
 8003d8c:	6921      	ldr	r1, [r4, #16]
 8003d8e:	f7ff feb9 	bl	8003b04 <_free_r>
 8003d92:	230c      	movs	r3, #12
 8003d94:	f8ca 3000 	str.w	r3, [sl]
 8003d98:	89a3      	ldrh	r3, [r4, #12]
 8003d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003da2:	81a3      	strh	r3, [r4, #12]
 8003da4:	e7e9      	b.n	8003d7a <__ssputs_r+0x8a>
	...

08003da8 <_svfiprintf_r>:
 8003da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dac:	4698      	mov	r8, r3
 8003dae:	898b      	ldrh	r3, [r1, #12]
 8003db0:	4607      	mov	r7, r0
 8003db2:	061b      	lsls	r3, r3, #24
 8003db4:	460d      	mov	r5, r1
 8003db6:	4614      	mov	r4, r2
 8003db8:	b09d      	sub	sp, #116	@ 0x74
 8003dba:	d510      	bpl.n	8003dde <_svfiprintf_r+0x36>
 8003dbc:	690b      	ldr	r3, [r1, #16]
 8003dbe:	b973      	cbnz	r3, 8003dde <_svfiprintf_r+0x36>
 8003dc0:	2140      	movs	r1, #64	@ 0x40
 8003dc2:	f7ff ff09 	bl	8003bd8 <_malloc_r>
 8003dc6:	6028      	str	r0, [r5, #0]
 8003dc8:	6128      	str	r0, [r5, #16]
 8003dca:	b930      	cbnz	r0, 8003dda <_svfiprintf_r+0x32>
 8003dcc:	230c      	movs	r3, #12
 8003dce:	603b      	str	r3, [r7, #0]
 8003dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd4:	b01d      	add	sp, #116	@ 0x74
 8003dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dda:	2340      	movs	r3, #64	@ 0x40
 8003ddc:	616b      	str	r3, [r5, #20]
 8003dde:	2300      	movs	r3, #0
 8003de0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003de2:	2320      	movs	r3, #32
 8003de4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003de8:	2330      	movs	r3, #48	@ 0x30
 8003dea:	f04f 0901 	mov.w	r9, #1
 8003dee:	f8cd 800c 	str.w	r8, [sp, #12]
 8003df2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003f8c <_svfiprintf_r+0x1e4>
 8003df6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003dfa:	4623      	mov	r3, r4
 8003dfc:	469a      	mov	sl, r3
 8003dfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e02:	b10a      	cbz	r2, 8003e08 <_svfiprintf_r+0x60>
 8003e04:	2a25      	cmp	r2, #37	@ 0x25
 8003e06:	d1f9      	bne.n	8003dfc <_svfiprintf_r+0x54>
 8003e08:	ebba 0b04 	subs.w	fp, sl, r4
 8003e0c:	d00b      	beq.n	8003e26 <_svfiprintf_r+0x7e>
 8003e0e:	465b      	mov	r3, fp
 8003e10:	4622      	mov	r2, r4
 8003e12:	4629      	mov	r1, r5
 8003e14:	4638      	mov	r0, r7
 8003e16:	f7ff ff6b 	bl	8003cf0 <__ssputs_r>
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	f000 80a7 	beq.w	8003f6e <_svfiprintf_r+0x1c6>
 8003e20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e22:	445a      	add	r2, fp
 8003e24:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e26:	f89a 3000 	ldrb.w	r3, [sl]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 809f 	beq.w	8003f6e <_svfiprintf_r+0x1c6>
 8003e30:	2300      	movs	r3, #0
 8003e32:	f04f 32ff 	mov.w	r2, #4294967295
 8003e36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e3a:	f10a 0a01 	add.w	sl, sl, #1
 8003e3e:	9304      	str	r3, [sp, #16]
 8003e40:	9307      	str	r3, [sp, #28]
 8003e42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003e46:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e48:	4654      	mov	r4, sl
 8003e4a:	2205      	movs	r2, #5
 8003e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e50:	484e      	ldr	r0, [pc, #312]	@ (8003f8c <_svfiprintf_r+0x1e4>)
 8003e52:	f000 fa5f 	bl	8004314 <memchr>
 8003e56:	9a04      	ldr	r2, [sp, #16]
 8003e58:	b9d8      	cbnz	r0, 8003e92 <_svfiprintf_r+0xea>
 8003e5a:	06d0      	lsls	r0, r2, #27
 8003e5c:	bf44      	itt	mi
 8003e5e:	2320      	movmi	r3, #32
 8003e60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e64:	0711      	lsls	r1, r2, #28
 8003e66:	bf44      	itt	mi
 8003e68:	232b      	movmi	r3, #43	@ 0x2b
 8003e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e6e:	f89a 3000 	ldrb.w	r3, [sl]
 8003e72:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e74:	d015      	beq.n	8003ea2 <_svfiprintf_r+0xfa>
 8003e76:	4654      	mov	r4, sl
 8003e78:	2000      	movs	r0, #0
 8003e7a:	f04f 0c0a 	mov.w	ip, #10
 8003e7e:	9a07      	ldr	r2, [sp, #28]
 8003e80:	4621      	mov	r1, r4
 8003e82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e86:	3b30      	subs	r3, #48	@ 0x30
 8003e88:	2b09      	cmp	r3, #9
 8003e8a:	d94b      	bls.n	8003f24 <_svfiprintf_r+0x17c>
 8003e8c:	b1b0      	cbz	r0, 8003ebc <_svfiprintf_r+0x114>
 8003e8e:	9207      	str	r2, [sp, #28]
 8003e90:	e014      	b.n	8003ebc <_svfiprintf_r+0x114>
 8003e92:	eba0 0308 	sub.w	r3, r0, r8
 8003e96:	fa09 f303 	lsl.w	r3, r9, r3
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	46a2      	mov	sl, r4
 8003e9e:	9304      	str	r3, [sp, #16]
 8003ea0:	e7d2      	b.n	8003e48 <_svfiprintf_r+0xa0>
 8003ea2:	9b03      	ldr	r3, [sp, #12]
 8003ea4:	1d19      	adds	r1, r3, #4
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	9103      	str	r1, [sp, #12]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	bfbb      	ittet	lt
 8003eae:	425b      	neglt	r3, r3
 8003eb0:	f042 0202 	orrlt.w	r2, r2, #2
 8003eb4:	9307      	strge	r3, [sp, #28]
 8003eb6:	9307      	strlt	r3, [sp, #28]
 8003eb8:	bfb8      	it	lt
 8003eba:	9204      	strlt	r2, [sp, #16]
 8003ebc:	7823      	ldrb	r3, [r4, #0]
 8003ebe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ec0:	d10a      	bne.n	8003ed8 <_svfiprintf_r+0x130>
 8003ec2:	7863      	ldrb	r3, [r4, #1]
 8003ec4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ec6:	d132      	bne.n	8003f2e <_svfiprintf_r+0x186>
 8003ec8:	9b03      	ldr	r3, [sp, #12]
 8003eca:	3402      	adds	r4, #2
 8003ecc:	1d1a      	adds	r2, r3, #4
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	9203      	str	r2, [sp, #12]
 8003ed2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003ed6:	9305      	str	r3, [sp, #20]
 8003ed8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003f90 <_svfiprintf_r+0x1e8>
 8003edc:	2203      	movs	r2, #3
 8003ede:	4650      	mov	r0, sl
 8003ee0:	7821      	ldrb	r1, [r4, #0]
 8003ee2:	f000 fa17 	bl	8004314 <memchr>
 8003ee6:	b138      	cbz	r0, 8003ef8 <_svfiprintf_r+0x150>
 8003ee8:	2240      	movs	r2, #64	@ 0x40
 8003eea:	9b04      	ldr	r3, [sp, #16]
 8003eec:	eba0 000a 	sub.w	r0, r0, sl
 8003ef0:	4082      	lsls	r2, r0
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	3401      	adds	r4, #1
 8003ef6:	9304      	str	r3, [sp, #16]
 8003ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003efc:	2206      	movs	r2, #6
 8003efe:	4825      	ldr	r0, [pc, #148]	@ (8003f94 <_svfiprintf_r+0x1ec>)
 8003f00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f04:	f000 fa06 	bl	8004314 <memchr>
 8003f08:	2800      	cmp	r0, #0
 8003f0a:	d036      	beq.n	8003f7a <_svfiprintf_r+0x1d2>
 8003f0c:	4b22      	ldr	r3, [pc, #136]	@ (8003f98 <_svfiprintf_r+0x1f0>)
 8003f0e:	bb1b      	cbnz	r3, 8003f58 <_svfiprintf_r+0x1b0>
 8003f10:	9b03      	ldr	r3, [sp, #12]
 8003f12:	3307      	adds	r3, #7
 8003f14:	f023 0307 	bic.w	r3, r3, #7
 8003f18:	3308      	adds	r3, #8
 8003f1a:	9303      	str	r3, [sp, #12]
 8003f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f1e:	4433      	add	r3, r6
 8003f20:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f22:	e76a      	b.n	8003dfa <_svfiprintf_r+0x52>
 8003f24:	460c      	mov	r4, r1
 8003f26:	2001      	movs	r0, #1
 8003f28:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f2c:	e7a8      	b.n	8003e80 <_svfiprintf_r+0xd8>
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f04f 0c0a 	mov.w	ip, #10
 8003f34:	4619      	mov	r1, r3
 8003f36:	3401      	adds	r4, #1
 8003f38:	9305      	str	r3, [sp, #20]
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f40:	3a30      	subs	r2, #48	@ 0x30
 8003f42:	2a09      	cmp	r2, #9
 8003f44:	d903      	bls.n	8003f4e <_svfiprintf_r+0x1a6>
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0c6      	beq.n	8003ed8 <_svfiprintf_r+0x130>
 8003f4a:	9105      	str	r1, [sp, #20]
 8003f4c:	e7c4      	b.n	8003ed8 <_svfiprintf_r+0x130>
 8003f4e:	4604      	mov	r4, r0
 8003f50:	2301      	movs	r3, #1
 8003f52:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f56:	e7f0      	b.n	8003f3a <_svfiprintf_r+0x192>
 8003f58:	ab03      	add	r3, sp, #12
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	462a      	mov	r2, r5
 8003f5e:	4638      	mov	r0, r7
 8003f60:	4b0e      	ldr	r3, [pc, #56]	@ (8003f9c <_svfiprintf_r+0x1f4>)
 8003f62:	a904      	add	r1, sp, #16
 8003f64:	f3af 8000 	nop.w
 8003f68:	1c42      	adds	r2, r0, #1
 8003f6a:	4606      	mov	r6, r0
 8003f6c:	d1d6      	bne.n	8003f1c <_svfiprintf_r+0x174>
 8003f6e:	89ab      	ldrh	r3, [r5, #12]
 8003f70:	065b      	lsls	r3, r3, #25
 8003f72:	f53f af2d 	bmi.w	8003dd0 <_svfiprintf_r+0x28>
 8003f76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f78:	e72c      	b.n	8003dd4 <_svfiprintf_r+0x2c>
 8003f7a:	ab03      	add	r3, sp, #12
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	462a      	mov	r2, r5
 8003f80:	4638      	mov	r0, r7
 8003f82:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <_svfiprintf_r+0x1f4>)
 8003f84:	a904      	add	r1, sp, #16
 8003f86:	f000 f87d 	bl	8004084 <_printf_i>
 8003f8a:	e7ed      	b.n	8003f68 <_svfiprintf_r+0x1c0>
 8003f8c:	08004512 	.word	0x08004512
 8003f90:	08004518 	.word	0x08004518
 8003f94:	0800451c 	.word	0x0800451c
 8003f98:	00000000 	.word	0x00000000
 8003f9c:	08003cf1 	.word	0x08003cf1

08003fa0 <_printf_common>:
 8003fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fa4:	4616      	mov	r6, r2
 8003fa6:	4698      	mov	r8, r3
 8003fa8:	688a      	ldr	r2, [r1, #8]
 8003faa:	690b      	ldr	r3, [r1, #16]
 8003fac:	4607      	mov	r7, r0
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	bfb8      	it	lt
 8003fb2:	4613      	movlt	r3, r2
 8003fb4:	6033      	str	r3, [r6, #0]
 8003fb6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fba:	460c      	mov	r4, r1
 8003fbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003fc0:	b10a      	cbz	r2, 8003fc6 <_printf_common+0x26>
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	6033      	str	r3, [r6, #0]
 8003fc6:	6823      	ldr	r3, [r4, #0]
 8003fc8:	0699      	lsls	r1, r3, #26
 8003fca:	bf42      	ittt	mi
 8003fcc:	6833      	ldrmi	r3, [r6, #0]
 8003fce:	3302      	addmi	r3, #2
 8003fd0:	6033      	strmi	r3, [r6, #0]
 8003fd2:	6825      	ldr	r5, [r4, #0]
 8003fd4:	f015 0506 	ands.w	r5, r5, #6
 8003fd8:	d106      	bne.n	8003fe8 <_printf_common+0x48>
 8003fda:	f104 0a19 	add.w	sl, r4, #25
 8003fde:	68e3      	ldr	r3, [r4, #12]
 8003fe0:	6832      	ldr	r2, [r6, #0]
 8003fe2:	1a9b      	subs	r3, r3, r2
 8003fe4:	42ab      	cmp	r3, r5
 8003fe6:	dc2b      	bgt.n	8004040 <_printf_common+0xa0>
 8003fe8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003fec:	6822      	ldr	r2, [r4, #0]
 8003fee:	3b00      	subs	r3, #0
 8003ff0:	bf18      	it	ne
 8003ff2:	2301      	movne	r3, #1
 8003ff4:	0692      	lsls	r2, r2, #26
 8003ff6:	d430      	bmi.n	800405a <_printf_common+0xba>
 8003ff8:	4641      	mov	r1, r8
 8003ffa:	4638      	mov	r0, r7
 8003ffc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004000:	47c8      	blx	r9
 8004002:	3001      	adds	r0, #1
 8004004:	d023      	beq.n	800404e <_printf_common+0xae>
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	6922      	ldr	r2, [r4, #16]
 800400a:	f003 0306 	and.w	r3, r3, #6
 800400e:	2b04      	cmp	r3, #4
 8004010:	bf14      	ite	ne
 8004012:	2500      	movne	r5, #0
 8004014:	6833      	ldreq	r3, [r6, #0]
 8004016:	f04f 0600 	mov.w	r6, #0
 800401a:	bf08      	it	eq
 800401c:	68e5      	ldreq	r5, [r4, #12]
 800401e:	f104 041a 	add.w	r4, r4, #26
 8004022:	bf08      	it	eq
 8004024:	1aed      	subeq	r5, r5, r3
 8004026:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800402a:	bf08      	it	eq
 800402c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004030:	4293      	cmp	r3, r2
 8004032:	bfc4      	itt	gt
 8004034:	1a9b      	subgt	r3, r3, r2
 8004036:	18ed      	addgt	r5, r5, r3
 8004038:	42b5      	cmp	r5, r6
 800403a:	d11a      	bne.n	8004072 <_printf_common+0xd2>
 800403c:	2000      	movs	r0, #0
 800403e:	e008      	b.n	8004052 <_printf_common+0xb2>
 8004040:	2301      	movs	r3, #1
 8004042:	4652      	mov	r2, sl
 8004044:	4641      	mov	r1, r8
 8004046:	4638      	mov	r0, r7
 8004048:	47c8      	blx	r9
 800404a:	3001      	adds	r0, #1
 800404c:	d103      	bne.n	8004056 <_printf_common+0xb6>
 800404e:	f04f 30ff 	mov.w	r0, #4294967295
 8004052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004056:	3501      	adds	r5, #1
 8004058:	e7c1      	b.n	8003fde <_printf_common+0x3e>
 800405a:	2030      	movs	r0, #48	@ 0x30
 800405c:	18e1      	adds	r1, r4, r3
 800405e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004068:	4422      	add	r2, r4
 800406a:	3302      	adds	r3, #2
 800406c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004070:	e7c2      	b.n	8003ff8 <_printf_common+0x58>
 8004072:	2301      	movs	r3, #1
 8004074:	4622      	mov	r2, r4
 8004076:	4641      	mov	r1, r8
 8004078:	4638      	mov	r0, r7
 800407a:	47c8      	blx	r9
 800407c:	3001      	adds	r0, #1
 800407e:	d0e6      	beq.n	800404e <_printf_common+0xae>
 8004080:	3601      	adds	r6, #1
 8004082:	e7d9      	b.n	8004038 <_printf_common+0x98>

08004084 <_printf_i>:
 8004084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004088:	7e0f      	ldrb	r7, [r1, #24]
 800408a:	4691      	mov	r9, r2
 800408c:	2f78      	cmp	r7, #120	@ 0x78
 800408e:	4680      	mov	r8, r0
 8004090:	460c      	mov	r4, r1
 8004092:	469a      	mov	sl, r3
 8004094:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004096:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800409a:	d807      	bhi.n	80040ac <_printf_i+0x28>
 800409c:	2f62      	cmp	r7, #98	@ 0x62
 800409e:	d80a      	bhi.n	80040b6 <_printf_i+0x32>
 80040a0:	2f00      	cmp	r7, #0
 80040a2:	f000 80d1 	beq.w	8004248 <_printf_i+0x1c4>
 80040a6:	2f58      	cmp	r7, #88	@ 0x58
 80040a8:	f000 80b8 	beq.w	800421c <_printf_i+0x198>
 80040ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80040b4:	e03a      	b.n	800412c <_printf_i+0xa8>
 80040b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040ba:	2b15      	cmp	r3, #21
 80040bc:	d8f6      	bhi.n	80040ac <_printf_i+0x28>
 80040be:	a101      	add	r1, pc, #4	@ (adr r1, 80040c4 <_printf_i+0x40>)
 80040c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040c4:	0800411d 	.word	0x0800411d
 80040c8:	08004131 	.word	0x08004131
 80040cc:	080040ad 	.word	0x080040ad
 80040d0:	080040ad 	.word	0x080040ad
 80040d4:	080040ad 	.word	0x080040ad
 80040d8:	080040ad 	.word	0x080040ad
 80040dc:	08004131 	.word	0x08004131
 80040e0:	080040ad 	.word	0x080040ad
 80040e4:	080040ad 	.word	0x080040ad
 80040e8:	080040ad 	.word	0x080040ad
 80040ec:	080040ad 	.word	0x080040ad
 80040f0:	0800422f 	.word	0x0800422f
 80040f4:	0800415b 	.word	0x0800415b
 80040f8:	080041e9 	.word	0x080041e9
 80040fc:	080040ad 	.word	0x080040ad
 8004100:	080040ad 	.word	0x080040ad
 8004104:	08004251 	.word	0x08004251
 8004108:	080040ad 	.word	0x080040ad
 800410c:	0800415b 	.word	0x0800415b
 8004110:	080040ad 	.word	0x080040ad
 8004114:	080040ad 	.word	0x080040ad
 8004118:	080041f1 	.word	0x080041f1
 800411c:	6833      	ldr	r3, [r6, #0]
 800411e:	1d1a      	adds	r2, r3, #4
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6032      	str	r2, [r6, #0]
 8004124:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004128:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800412c:	2301      	movs	r3, #1
 800412e:	e09c      	b.n	800426a <_printf_i+0x1e6>
 8004130:	6833      	ldr	r3, [r6, #0]
 8004132:	6820      	ldr	r0, [r4, #0]
 8004134:	1d19      	adds	r1, r3, #4
 8004136:	6031      	str	r1, [r6, #0]
 8004138:	0606      	lsls	r6, r0, #24
 800413a:	d501      	bpl.n	8004140 <_printf_i+0xbc>
 800413c:	681d      	ldr	r5, [r3, #0]
 800413e:	e003      	b.n	8004148 <_printf_i+0xc4>
 8004140:	0645      	lsls	r5, r0, #25
 8004142:	d5fb      	bpl.n	800413c <_printf_i+0xb8>
 8004144:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004148:	2d00      	cmp	r5, #0
 800414a:	da03      	bge.n	8004154 <_printf_i+0xd0>
 800414c:	232d      	movs	r3, #45	@ 0x2d
 800414e:	426d      	negs	r5, r5
 8004150:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004154:	230a      	movs	r3, #10
 8004156:	4858      	ldr	r0, [pc, #352]	@ (80042b8 <_printf_i+0x234>)
 8004158:	e011      	b.n	800417e <_printf_i+0xfa>
 800415a:	6821      	ldr	r1, [r4, #0]
 800415c:	6833      	ldr	r3, [r6, #0]
 800415e:	0608      	lsls	r0, r1, #24
 8004160:	f853 5b04 	ldr.w	r5, [r3], #4
 8004164:	d402      	bmi.n	800416c <_printf_i+0xe8>
 8004166:	0649      	lsls	r1, r1, #25
 8004168:	bf48      	it	mi
 800416a:	b2ad      	uxthmi	r5, r5
 800416c:	2f6f      	cmp	r7, #111	@ 0x6f
 800416e:	6033      	str	r3, [r6, #0]
 8004170:	bf14      	ite	ne
 8004172:	230a      	movne	r3, #10
 8004174:	2308      	moveq	r3, #8
 8004176:	4850      	ldr	r0, [pc, #320]	@ (80042b8 <_printf_i+0x234>)
 8004178:	2100      	movs	r1, #0
 800417a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800417e:	6866      	ldr	r6, [r4, #4]
 8004180:	2e00      	cmp	r6, #0
 8004182:	60a6      	str	r6, [r4, #8]
 8004184:	db05      	blt.n	8004192 <_printf_i+0x10e>
 8004186:	6821      	ldr	r1, [r4, #0]
 8004188:	432e      	orrs	r6, r5
 800418a:	f021 0104 	bic.w	r1, r1, #4
 800418e:	6021      	str	r1, [r4, #0]
 8004190:	d04b      	beq.n	800422a <_printf_i+0x1a6>
 8004192:	4616      	mov	r6, r2
 8004194:	fbb5 f1f3 	udiv	r1, r5, r3
 8004198:	fb03 5711 	mls	r7, r3, r1, r5
 800419c:	5dc7      	ldrb	r7, [r0, r7]
 800419e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041a2:	462f      	mov	r7, r5
 80041a4:	42bb      	cmp	r3, r7
 80041a6:	460d      	mov	r5, r1
 80041a8:	d9f4      	bls.n	8004194 <_printf_i+0x110>
 80041aa:	2b08      	cmp	r3, #8
 80041ac:	d10b      	bne.n	80041c6 <_printf_i+0x142>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	07df      	lsls	r7, r3, #31
 80041b2:	d508      	bpl.n	80041c6 <_printf_i+0x142>
 80041b4:	6923      	ldr	r3, [r4, #16]
 80041b6:	6861      	ldr	r1, [r4, #4]
 80041b8:	4299      	cmp	r1, r3
 80041ba:	bfde      	ittt	le
 80041bc:	2330      	movle	r3, #48	@ 0x30
 80041be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041c6:	1b92      	subs	r2, r2, r6
 80041c8:	6122      	str	r2, [r4, #16]
 80041ca:	464b      	mov	r3, r9
 80041cc:	4621      	mov	r1, r4
 80041ce:	4640      	mov	r0, r8
 80041d0:	f8cd a000 	str.w	sl, [sp]
 80041d4:	aa03      	add	r2, sp, #12
 80041d6:	f7ff fee3 	bl	8003fa0 <_printf_common>
 80041da:	3001      	adds	r0, #1
 80041dc:	d14a      	bne.n	8004274 <_printf_i+0x1f0>
 80041de:	f04f 30ff 	mov.w	r0, #4294967295
 80041e2:	b004      	add	sp, #16
 80041e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041e8:	6823      	ldr	r3, [r4, #0]
 80041ea:	f043 0320 	orr.w	r3, r3, #32
 80041ee:	6023      	str	r3, [r4, #0]
 80041f0:	2778      	movs	r7, #120	@ 0x78
 80041f2:	4832      	ldr	r0, [pc, #200]	@ (80042bc <_printf_i+0x238>)
 80041f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80041f8:	6823      	ldr	r3, [r4, #0]
 80041fa:	6831      	ldr	r1, [r6, #0]
 80041fc:	061f      	lsls	r7, r3, #24
 80041fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8004202:	d402      	bmi.n	800420a <_printf_i+0x186>
 8004204:	065f      	lsls	r7, r3, #25
 8004206:	bf48      	it	mi
 8004208:	b2ad      	uxthmi	r5, r5
 800420a:	6031      	str	r1, [r6, #0]
 800420c:	07d9      	lsls	r1, r3, #31
 800420e:	bf44      	itt	mi
 8004210:	f043 0320 	orrmi.w	r3, r3, #32
 8004214:	6023      	strmi	r3, [r4, #0]
 8004216:	b11d      	cbz	r5, 8004220 <_printf_i+0x19c>
 8004218:	2310      	movs	r3, #16
 800421a:	e7ad      	b.n	8004178 <_printf_i+0xf4>
 800421c:	4826      	ldr	r0, [pc, #152]	@ (80042b8 <_printf_i+0x234>)
 800421e:	e7e9      	b.n	80041f4 <_printf_i+0x170>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	f023 0320 	bic.w	r3, r3, #32
 8004226:	6023      	str	r3, [r4, #0]
 8004228:	e7f6      	b.n	8004218 <_printf_i+0x194>
 800422a:	4616      	mov	r6, r2
 800422c:	e7bd      	b.n	80041aa <_printf_i+0x126>
 800422e:	6833      	ldr	r3, [r6, #0]
 8004230:	6825      	ldr	r5, [r4, #0]
 8004232:	1d18      	adds	r0, r3, #4
 8004234:	6961      	ldr	r1, [r4, #20]
 8004236:	6030      	str	r0, [r6, #0]
 8004238:	062e      	lsls	r6, r5, #24
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	d501      	bpl.n	8004242 <_printf_i+0x1be>
 800423e:	6019      	str	r1, [r3, #0]
 8004240:	e002      	b.n	8004248 <_printf_i+0x1c4>
 8004242:	0668      	lsls	r0, r5, #25
 8004244:	d5fb      	bpl.n	800423e <_printf_i+0x1ba>
 8004246:	8019      	strh	r1, [r3, #0]
 8004248:	2300      	movs	r3, #0
 800424a:	4616      	mov	r6, r2
 800424c:	6123      	str	r3, [r4, #16]
 800424e:	e7bc      	b.n	80041ca <_printf_i+0x146>
 8004250:	6833      	ldr	r3, [r6, #0]
 8004252:	2100      	movs	r1, #0
 8004254:	1d1a      	adds	r2, r3, #4
 8004256:	6032      	str	r2, [r6, #0]
 8004258:	681e      	ldr	r6, [r3, #0]
 800425a:	6862      	ldr	r2, [r4, #4]
 800425c:	4630      	mov	r0, r6
 800425e:	f000 f859 	bl	8004314 <memchr>
 8004262:	b108      	cbz	r0, 8004268 <_printf_i+0x1e4>
 8004264:	1b80      	subs	r0, r0, r6
 8004266:	6060      	str	r0, [r4, #4]
 8004268:	6863      	ldr	r3, [r4, #4]
 800426a:	6123      	str	r3, [r4, #16]
 800426c:	2300      	movs	r3, #0
 800426e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004272:	e7aa      	b.n	80041ca <_printf_i+0x146>
 8004274:	4632      	mov	r2, r6
 8004276:	4649      	mov	r1, r9
 8004278:	4640      	mov	r0, r8
 800427a:	6923      	ldr	r3, [r4, #16]
 800427c:	47d0      	blx	sl
 800427e:	3001      	adds	r0, #1
 8004280:	d0ad      	beq.n	80041de <_printf_i+0x15a>
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	079b      	lsls	r3, r3, #30
 8004286:	d413      	bmi.n	80042b0 <_printf_i+0x22c>
 8004288:	68e0      	ldr	r0, [r4, #12]
 800428a:	9b03      	ldr	r3, [sp, #12]
 800428c:	4298      	cmp	r0, r3
 800428e:	bfb8      	it	lt
 8004290:	4618      	movlt	r0, r3
 8004292:	e7a6      	b.n	80041e2 <_printf_i+0x15e>
 8004294:	2301      	movs	r3, #1
 8004296:	4632      	mov	r2, r6
 8004298:	4649      	mov	r1, r9
 800429a:	4640      	mov	r0, r8
 800429c:	47d0      	blx	sl
 800429e:	3001      	adds	r0, #1
 80042a0:	d09d      	beq.n	80041de <_printf_i+0x15a>
 80042a2:	3501      	adds	r5, #1
 80042a4:	68e3      	ldr	r3, [r4, #12]
 80042a6:	9903      	ldr	r1, [sp, #12]
 80042a8:	1a5b      	subs	r3, r3, r1
 80042aa:	42ab      	cmp	r3, r5
 80042ac:	dcf2      	bgt.n	8004294 <_printf_i+0x210>
 80042ae:	e7eb      	b.n	8004288 <_printf_i+0x204>
 80042b0:	2500      	movs	r5, #0
 80042b2:	f104 0619 	add.w	r6, r4, #25
 80042b6:	e7f5      	b.n	80042a4 <_printf_i+0x220>
 80042b8:	08004523 	.word	0x08004523
 80042bc:	08004534 	.word	0x08004534

080042c0 <memmove>:
 80042c0:	4288      	cmp	r0, r1
 80042c2:	b510      	push	{r4, lr}
 80042c4:	eb01 0402 	add.w	r4, r1, r2
 80042c8:	d902      	bls.n	80042d0 <memmove+0x10>
 80042ca:	4284      	cmp	r4, r0
 80042cc:	4623      	mov	r3, r4
 80042ce:	d807      	bhi.n	80042e0 <memmove+0x20>
 80042d0:	1e43      	subs	r3, r0, #1
 80042d2:	42a1      	cmp	r1, r4
 80042d4:	d008      	beq.n	80042e8 <memmove+0x28>
 80042d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042de:	e7f8      	b.n	80042d2 <memmove+0x12>
 80042e0:	4601      	mov	r1, r0
 80042e2:	4402      	add	r2, r0
 80042e4:	428a      	cmp	r2, r1
 80042e6:	d100      	bne.n	80042ea <memmove+0x2a>
 80042e8:	bd10      	pop	{r4, pc}
 80042ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042f2:	e7f7      	b.n	80042e4 <memmove+0x24>

080042f4 <_sbrk_r>:
 80042f4:	b538      	push	{r3, r4, r5, lr}
 80042f6:	2300      	movs	r3, #0
 80042f8:	4d05      	ldr	r5, [pc, #20]	@ (8004310 <_sbrk_r+0x1c>)
 80042fa:	4604      	mov	r4, r0
 80042fc:	4608      	mov	r0, r1
 80042fe:	602b      	str	r3, [r5, #0]
 8004300:	f7fc f978 	bl	80005f4 <_sbrk>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_sbrk_r+0x1a>
 8004308:	682b      	ldr	r3, [r5, #0]
 800430a:	b103      	cbz	r3, 800430e <_sbrk_r+0x1a>
 800430c:	6023      	str	r3, [r4, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	200004f0 	.word	0x200004f0

08004314 <memchr>:
 8004314:	4603      	mov	r3, r0
 8004316:	b510      	push	{r4, lr}
 8004318:	b2c9      	uxtb	r1, r1
 800431a:	4402      	add	r2, r0
 800431c:	4293      	cmp	r3, r2
 800431e:	4618      	mov	r0, r3
 8004320:	d101      	bne.n	8004326 <memchr+0x12>
 8004322:	2000      	movs	r0, #0
 8004324:	e003      	b.n	800432e <memchr+0x1a>
 8004326:	7804      	ldrb	r4, [r0, #0]
 8004328:	3301      	adds	r3, #1
 800432a:	428c      	cmp	r4, r1
 800432c:	d1f6      	bne.n	800431c <memchr+0x8>
 800432e:	bd10      	pop	{r4, pc}

08004330 <memcpy>:
 8004330:	440a      	add	r2, r1
 8004332:	4291      	cmp	r1, r2
 8004334:	f100 33ff 	add.w	r3, r0, #4294967295
 8004338:	d100      	bne.n	800433c <memcpy+0xc>
 800433a:	4770      	bx	lr
 800433c:	b510      	push	{r4, lr}
 800433e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004342:	4291      	cmp	r1, r2
 8004344:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004348:	d1f9      	bne.n	800433e <memcpy+0xe>
 800434a:	bd10      	pop	{r4, pc}

0800434c <_realloc_r>:
 800434c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004350:	4607      	mov	r7, r0
 8004352:	4614      	mov	r4, r2
 8004354:	460d      	mov	r5, r1
 8004356:	b921      	cbnz	r1, 8004362 <_realloc_r+0x16>
 8004358:	4611      	mov	r1, r2
 800435a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800435e:	f7ff bc3b 	b.w	8003bd8 <_malloc_r>
 8004362:	b92a      	cbnz	r2, 8004370 <_realloc_r+0x24>
 8004364:	f7ff fbce 	bl	8003b04 <_free_r>
 8004368:	4625      	mov	r5, r4
 800436a:	4628      	mov	r0, r5
 800436c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004370:	f000 f81a 	bl	80043a8 <_malloc_usable_size_r>
 8004374:	4284      	cmp	r4, r0
 8004376:	4606      	mov	r6, r0
 8004378:	d802      	bhi.n	8004380 <_realloc_r+0x34>
 800437a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800437e:	d8f4      	bhi.n	800436a <_realloc_r+0x1e>
 8004380:	4621      	mov	r1, r4
 8004382:	4638      	mov	r0, r7
 8004384:	f7ff fc28 	bl	8003bd8 <_malloc_r>
 8004388:	4680      	mov	r8, r0
 800438a:	b908      	cbnz	r0, 8004390 <_realloc_r+0x44>
 800438c:	4645      	mov	r5, r8
 800438e:	e7ec      	b.n	800436a <_realloc_r+0x1e>
 8004390:	42b4      	cmp	r4, r6
 8004392:	4622      	mov	r2, r4
 8004394:	4629      	mov	r1, r5
 8004396:	bf28      	it	cs
 8004398:	4632      	movcs	r2, r6
 800439a:	f7ff ffc9 	bl	8004330 <memcpy>
 800439e:	4629      	mov	r1, r5
 80043a0:	4638      	mov	r0, r7
 80043a2:	f7ff fbaf 	bl	8003b04 <_free_r>
 80043a6:	e7f1      	b.n	800438c <_realloc_r+0x40>

080043a8 <_malloc_usable_size_r>:
 80043a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043ac:	1f18      	subs	r0, r3, #4
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	bfbc      	itt	lt
 80043b2:	580b      	ldrlt	r3, [r1, r0]
 80043b4:	18c0      	addlt	r0, r0, r3
 80043b6:	4770      	bx	lr

080043b8 <_init>:
 80043b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ba:	bf00      	nop
 80043bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043be:	bc08      	pop	{r3}
 80043c0:	469e      	mov	lr, r3
 80043c2:	4770      	bx	lr

080043c4 <_fini>:
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	bf00      	nop
 80043c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ca:	bc08      	pop	{r3}
 80043cc:	469e      	mov	lr, r3
 80043ce:	4770      	bx	lr
