# do mips-project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/gabrielzezze/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/gabrielzezze/Desktop/mips-project/soma_constante.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:36 on Oct 30,2020
# vcom -reportprogress 300 -2008 -work work /home/gabrielzezze/Desktop/mips-project/soma_constante.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity soma_constante
# -- Compiling architecture comportamento of soma_constante
# End time: 15:06:36 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/gabrielzezze/Desktop/mips-project/registrador_generico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:36 on Oct 30,2020
# vcom -reportprogress 300 -2008 -work work /home/gabrielzezze/Desktop/mips-project/registrador_generico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_generico
# -- Compiling architecture comportamento of registrador_generico
# End time: 15:06:36 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/gabrielzezze/Desktop/mips-project/rom_mips.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:36 on Oct 30,2020
# vcom -reportprogress 300 -2008 -work work /home/gabrielzezze/Desktop/mips-project/rom_mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom_mips
# -- Compiling architecture assincrona of rom_mips
# End time: 15:06:36 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/gabrielzezze/Desktop/mips-project/banco_registradores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:36 on Oct 30,2020
# vcom -reportprogress 300 -2008 -work work /home/gabrielzezze/Desktop/mips-project/banco_registradores.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity banco_registradores
# -- Compiling architecture comportamento of banco_registradores
# ** Warning: /home/gabrielzezze/Desktop/mips-project/banco_registradores.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 15:06:37 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
