arch                                	circuit      	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status               	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                         	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_frac_N10_40nm.xml                	mult_5x6.blif	common       	0.33                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	4      	11    	-1          	-1      	success                  	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_pack_disable/run002/k6_frac_N10_40nm.xml/mult_5x6.blif/common                	17348      	11                	11                 	59                 	70                   	0                 	48                  	26                    	4           	4            	16               	clb                      	auto       	0.03     	155                  	0.03      	0.00             	2.26753       	-18.3823            	-2.26753            	nan                                                          	5.8955e-05                       	4.3892e-05           	0.00716838                      	0.00567197          	32            	230              	19                                    	215576                	215576               	19628.8                          	1226.80                             	0.08                     	0.0261585                                	0.0217133                    	238                        	12                               	308                        	672                               	15144                      	7807                     	2.86052            	nan                                               	-24.6091 	-2.86052 	0       	0       	23512.3                     	1469.52                        	0.01                	0.00433274                          	0.00401076              
k6_frac_N10_40nm_disable_packing.xml	mult_5x6.blif	common       	0.05                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	-1    	-1          	-1      	exited with return code 1	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_pack_disable/run002/k6_frac_N10_40nm_disable_packing.xml/mult_5x6.blif/common	10528      	11                	11                 	59                 	70                   	0                 	-1                  	-1                    	-1          	-1           	-1               	-1                       	-1         	0.00     	-1                   	-1        	-1               	-1            	-1                  	-1                  	-1                                                           	-1                               	-1                   	-1                              	-1                  	-1            	-1               	-1                                    	-1                    	-1                   	-1                               	-1                                  	-1                       	-1                                       	-1                           	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      
