
*** Running vivado
    with args -log base_zynq_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_zynq_design_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source base_zynq_design_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196860 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/sukinull/Build/project_basex/project_basex.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_zynq_design_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.035 ; gain = 269.984 ; free physical = 1496 ; free virtual = 14055
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1174.059 ; gain = 7.008 ; free physical = 1493 ; free virtual = 14052
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188fc3e49

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1664.574 ; gain = 0.000 ; free physical = 1144 ; free virtual = 13703

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 131 cells.
Phase 2 Constant Propagation | Checksum: 208e6a3c8

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1664.574 ; gain = 0.000 ; free physical = 1143 ; free virtual = 13702

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 308 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 296 unconnected cells.
Phase 3 Sweep | Checksum: 20da8af61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1664.574 ; gain = 0.000 ; free physical = 1143 ; free virtual = 13702
Ending Logic Optimization Task | Checksum: 20da8af61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1664.574 ; gain = 0.000 ; free physical = 1143 ; free virtual = 13702
Implement Debug Cores | Checksum: 1cc1ddf4e
Logic Optimization | Checksum: 1cc1ddf4e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 20da8af61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1664.582 ; gain = 0.000 ; free physical = 1135 ; free virtual = 13694
Ending Power Optimization Task | Checksum: 20da8af61

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1664.582 ; gain = 0.008 ; free physical = 1135 ; free virtual = 13694
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1664.582 ; gain = 497.547 ; free physical = 1135 ; free virtual = 13694
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1684.582 ; gain = 0.000 ; free physical = 1132 ; free virtual = 13692
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sukinull/Build/project_basex/project_basex.runs/impl_1/base_zynq_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1460dbd53

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1684.602 ; gain = 0.000 ; free physical = 1128 ; free virtual = 13687

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.602 ; gain = 0.000 ; free physical = 1128 ; free virtual = 13687
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.602 ; gain = 0.000 ; free physical = 1128 ; free virtual = 13687

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: ad003fa4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1684.602 ; gain = 0.000 ; free physical = 1128 ; free virtual = 13687
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: ad003fa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13686

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: ad003fa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13686

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 143d38ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13686
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e86729fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13686

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 112ee9aa0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685
Phase 2.1.2.1 Place Init Design | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685
Phase 2.1.2 Build Placer Netlist Model | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685
Phase 2.1 Placer Initialization Core | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685
Phase 2 Placer Initialization | Checksum: 166cb5663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.641 ; gain = 150.039 ; free physical = 1126 ; free virtual = 13685

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c4777366

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1113 ; free virtual = 13673

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c4777366

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1113 ; free virtual = 13673

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1592fd143

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1104 ; free virtual = 13663

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1b4b647f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1104 ; free virtual = 13663

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1b4b647f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1104 ; free virtual = 13663

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: ff9f7869

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1104 ; free virtual = 13664

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1a2a2e5cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1104 ; free virtual = 13664

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 4.6 Small Shape Detail Placement | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 4 Detail Placement | Checksum: 28be0897d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 23d3d4d1c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 23d3d4d1c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.150. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 5.2.2 Post Placement Optimization | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 5.2 Post Commit Optimization | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 5.5 Placer Reporting | Checksum: 21eab74f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 21dbdd7bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21dbdd7bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
Ending Placer Task | Checksum: 1e7d2dd25

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.656 ; gain = 213.055 ; free physical = 1102 ; free virtual = 13661
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.656 ; gain = 213.070 ; free physical = 1102 ; free virtual = 13661
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1897.656 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13661
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1897.656 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13659
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1897.656 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13658
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1897.656 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13658
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118d06c46

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.309 ; gain = 31.652 ; free physical = 978 ; free virtual = 13538

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118d06c46

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.309 ; gain = 31.652 ; free physical = 977 ; free virtual = 13538

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 118d06c46

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.309 ; gain = 31.652 ; free physical = 947 ; free virtual = 13508
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bdf440c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 921 ; free virtual = 13481
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.2   | TNS=0      | WHS=-0.334 | THS=-29.2  |

Phase 2 Router Initialization | Checksum: 287c21539

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 920 ; free virtual = 13480

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f64276cf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 920 ; free virtual = 13480

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 256e87bb8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.9   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15b49b6c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 92140f88

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.9   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 145d5bc84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
Phase 4 Rip-up And Reroute | Checksum: 145d5bc84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 119a0ae6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 119a0ae6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 119a0ae6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: a085b2eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.1   | TNS=0      | WHS=0.103  | THS=0      |

Phase 7 Post Hold Fix | Checksum: e005900d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.254272 %
  Global Horizontal Routing Utilization  = 0.335108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: b1745f01

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: b1745f01

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 165f2c14b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.1   | TNS=0      | WHS=0.103  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 165f2c14b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.348 ; gain = 52.691 ; free physical = 919 ; free virtual = 13480
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1950.348 ; gain = 0.000 ; free physical = 916 ; free virtual = 13480
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sukinull/Build/project_basex/project_basex.runs/impl_1/base_zynq_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_zynq_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/sukinull/Build/project_basex/project_basex.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug 26 21:35:42 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2236.871 ; gain = 226.391 ; free physical = 569 ; free virtual = 13134
bdTcl: /home/sukinull/Build/project_basex/project_basex.runs/impl_1/.Xil/Vivado-44442-localhost.localdomain/HWH/base_zynq_design_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 21:35:42 2015...
