DSCH 3.5
VERSION 21-Oct-18 11:16:42 AM
BB(-54,-25,254,209)
SYM  #FULLADDER
BB(70,150,110,190)
TITLE 80 143  #FULLADDER
MODEL 6000
PROP                                                                                                                                    
REC(75,155,30,30,r)
VIS 5
PIN(85,190,0.000,0.000)Cin
PIN(70,160,0.000,0.000)A
PIN(70,180,0.000,0.000)B
PIN(110,160,0.010,0.006)SUM
PIN(110,180,0.010,0.004)CARRY
LIG(85,185,85,190)
LIG(70,160,75,160)
LIG(70,180,75,180)
LIG(105,160,110,160)
LIG(105,180,110,180)
LIG(75,155,75,185)
LIG(75,155,105,155)
LIG(105,155,105,185)
LIG(105,185,75,185)
VLG module FULLADDER( Cin,A,B,SUM,CARRY);
VLG input Cin,A,B;
VLG output SUM,CARRY;
VLG wire w4,w7,w8,;
VLG xor #(4) xor2_1(w4,A,B);
VLG xor #(3) xor2_2(SUM,w4,Cin);
VLG and #(3) and2_3(w7,w4,Cin);
VLG and #(3) and2_4(w8,B,A);
VLG or #(3) or2_5(CARRY,w7,w8);
VLG endmodule
FSYM
SYM  #light
BB(248,35,254,49)
TITLE 250 49  #OUT
MODEL 49
PROP                                                                                                                                    
REC(249,36,4,4,r)
VIS 1
PIN(250,50,0.000,0.000)OUT
LIG(253,41,253,36)
LIG(253,36,252,35)
LIG(249,36,249,41)
LIG(252,46,252,43)
LIG(251,46,254,46)
LIG(251,48,253,46)
LIG(252,48,254,46)
LIG(248,43,254,43)
LIG(250,43,250,50)
LIG(248,41,248,43)
LIG(254,41,248,41)
LIG(254,43,254,41)
LIG(250,35,249,36)
LIG(252,35,250,35)
FSYM
SYM  #button
BB(-54,136,-45,144)
TITLE -50 140  #A
MODEL 59
PROP                                                                                                                                    
REC(-53,137,6,6,r)
VIS 1
PIN(-45,140,0.000,0.000)A
LIG(-46,140,-45,140)
LIG(-54,144,-54,136)
LIG(-46,144,-54,144)
LIG(-46,136,-46,144)
LIG(-54,136,-46,136)
LIG(-53,143,-53,137)
LIG(-47,143,-53,143)
LIG(-47,137,-47,143)
LIG(-53,137,-47,137)
FSYM
SYM  #nor2
BB(75,-25,110,-5)
TITLE 95 -15  #nor2_1
MODEL 302
PROP                                                                                                                                    
REC(-5,-10,0,0, )
VIS 0
PIN(75,-20,0.000,0.000)a
PIN(75,-10,0.000,0.000)b
PIN(110,-15,0.015,0.002)s
LIG(75,-10,88,-10)
LIG(87,-8,83,-5)
LIG(102,-13,99,-9)
LIG(103,-15,102,-13)
LIG(102,-17,103,-15)
LIG(99,-21,102,-17)
LIG(94,-24,99,-21)
LIG(99,-9,94,-6)
LIG(94,-6,83,-5)
LIG(83,-25,94,-24)
LIG(89,-12,87,-8)
LIG(83,-25,87,-22)
LIG(87,-22,89,-18)
LIG(89,-18,90,-15)
LIG(90,-15,89,-12)
LIG(75,-20,88,-20)
LIG(107,-15,110,-15)
LIG(105,-15,105,-15)
VLG nor nor2(s,a,b);
FSYM
SYM  #nand2
BB(75,5,110,25)
TITLE 87 16  #nand2_2
MODEL 202
PROP   
REC(-5,-10,0,0, )                                                                                                                               
REC(0,0,0,0, )
VIS 0
PIN(75,20,0.000,0.000)b
PIN(75,10,0.000,0.000)a
PIN(110,15,0.010,0.002)s
LIG(75,20,83,20)
LIG(83,5,83,25)
LIG(102,17,99,21)
LIG(103,15,102,17)
LIG(102,13,103,15)
LIG(99,9,102,13)
LIG(94,6,99,9)
LIG(99,21,94,24)
LIG(94,24,83,25)
LIG(83,5,94,6)
LIG(75,10,83,10)
LIG(107,15,110,15)
LIG(105,15,105,15)
VLG nand nand2(out,a,b);
FSYM
SYM  #or2
BB(75,30,110,50)
TITLE 95 40  #or2_3
MODEL 502
PROP                                                                                                                                    
REC(-5,-10,0,0, )
VIS 0
PIN(75,35,0.000,0.000)a
PIN(75,45,0.000,0.000)b
PIN(110,40,0.015,0.002)s
LIG(75,45,88,45)
LIG(87,47,83,50)
LIG(103,40,110,40)
LIG(102,42,99,46)
LIG(103,40,102,42)
LIG(102,38,103,40)
LIG(99,34,102,38)
LIG(94,31,99,34)
LIG(99,46,94,49)
LIG(94,49,83,50)
LIG(83,30,94,31)
LIG(89,43,87,47)
LIG(83,30,87,33)
LIG(87,33,89,37)
LIG(89,37,90,40)
LIG(90,40,89,43)
LIG(75,35,88,35)
VLG or or2(s,a,b);
FSYM
SYM  #and2
BB(75,60,110,80)
TITLE 87 71  #and2_4
MODEL 402
PROP                                                                                                                                    
REC(0,-10,0,0, )
VIS 0
PIN(75,75,0.000,0.000)b
PIN(75,65,0.000,0.000)a
PIN(110,70,0.015,0.004)s
LIG(75,75,83,75)
LIG(83,60,83,80)
LIG(103,70,110,70)
LIG(102,72,99,76)
LIG(103,70,102,72)
LIG(102,68,103,70)
LIG(99,64,102,68)
LIG(94,61,99,64)
LIG(99,76,94,79)
LIG(94,79,83,80)
LIG(83,60,94,61)
LIG(75,65,83,65)
VLG and and2(out,a,b);
FSYM
SYM  #xor2
BB(75,90,110,110)
TITLE 92 100  #xor2_5
MODEL 602
PROP                                                                                                                                    
REC(0,-5,0,0, )
VIS 0
PIN(75,95,0.000,0.000)a
PIN(75,105,0.000,0.000)b
PIN(110,100,0.015,0.002)out
LIG(83,107,79,110)
LIG(87,107,83,110)
LIG(103,100,110,100)
LIG(102,102,99,106)
LIG(103,100,102,102)
LIG(102,98,103,100)
LIG(99,94,102,98)
LIG(94,91,99,94)
LIG(99,106,94,109)
LIG(94,109,83,110)
LIG(83,90,94,91)
LIG(89,103,87,107)
LIG(83,90,87,93)
LIG(87,93,89,97)
LIG(89,97,90,100)
LIG(90,100,89,103)
LIG(79,90,83,93)
LIG(83,93,85,97)
LIG(85,97,86,100)
LIG(86,100,85,103)
LIG(85,103,83,107)
LIG(75,95,84,95)
LIG(75,105,84,105)
VLG xor xor2(out,a,b);
FSYM
SYM  #xnor2
BB(75,120,110,140)
TITLE 92 130  #xnor2_6
MODEL 612
PROP                                                                                                                                    
REC(-175,-25,0,0, )
VIS 0
PIN(75,125,0.000,0.000)a
PIN(75,135,0.000,0.000)b
PIN(110,130,0.015,0.002)out
LIG(83,137,79,140)
LIG(87,137,83,140)
LIG(102,132,99,136)
LIG(103,130,102,132)
LIG(102,128,103,130)
LIG(99,124,102,128)
LIG(94,121,99,124)
LIG(99,136,94,139)
LIG(94,139,83,140)
LIG(83,120,94,121)
LIG(89,133,87,137)
LIG(83,120,87,123)
LIG(87,123,89,127)
LIG(89,127,90,130)
LIG(90,130,89,133)
LIG(79,120,83,123)
LIG(83,123,85,127)
LIG(85,127,86,130)
LIG(86,130,85,133)
LIG(85,133,83,137)
LIG(75,125,84,125)
LIG(75,135,84,135)
LIG(107,130,110,130)
LIG(105,130,105,130)
VLG xnor xnor2(out,a,b);
FSYM
SYM  #xor2
BB(0,170,35,190)
TITLE 17 180  #xor2_7
MODEL 602
PROP                                                                                                                                    
REC(0,15,0,0, )
VIS 0
PIN(0,175,0.000,0.000)a
PIN(0,185,0.000,0.000)b
PIN(35,180,0.015,0.004)out
LIG(8,187,4,190)
LIG(12,187,8,190)
LIG(28,180,35,180)
LIG(27,182,24,186)
LIG(28,180,27,182)
LIG(27,178,28,180)
LIG(24,174,27,178)
LIG(19,171,24,174)
LIG(24,186,19,189)
LIG(19,189,8,190)
LIG(8,170,19,171)
LIG(14,183,12,187)
LIG(8,170,12,173)
LIG(12,173,14,177)
LIG(14,177,15,180)
LIG(15,180,14,183)
LIG(4,170,8,173)
LIG(8,173,10,177)
LIG(10,177,11,180)
LIG(11,180,10,183)
LIG(10,183,8,187)
LIG(0,175,9,175)
LIG(0,185,9,185)
VLG xor xor2(out,a,b);
FSYM
SYM  #button
BB(-54,156,-45,164)
TITLE -50 160  #B
MODEL 59
PROP                                                                                                                                    
REC(-53,157,6,6,r)
VIS 1
PIN(-45,160,0.000,0.000)B
LIG(-46,160,-45,160)
LIG(-54,164,-54,156)
LIG(-46,164,-54,164)
LIG(-46,156,-46,164)
LIG(-54,156,-46,156)
LIG(-53,163,-53,157)
LIG(-47,163,-53,163)
LIG(-47,157,-47,163)
LIG(-53,157,-47,157)
FSYM
SYM  #button
BB(-54,181,-45,189)
TITLE -50 185  #SUB
MODEL 59
PROP                                                                                                                                    
REC(-53,182,6,6,r)
VIS 1
PIN(-45,185,0.000,0.000)SUB
LIG(-46,185,-45,185)
LIG(-54,189,-54,181)
LIG(-46,189,-54,189)
LIG(-46,181,-46,189)
LIG(-54,181,-46,181)
LIG(-53,188,-53,182)
LIG(-47,188,-53,188)
LIG(-47,182,-47,188)
LIG(-53,182,-47,182)
FSYM
SYM  #81MUXLOGIC
BB(190,10,250,110)
TITLE 200 3  #81MUXLOGIC_UP_2
MODEL 6000
PROP                                                                                                                                    
REC(195,15,50,90,r)
VIS 5
PIN(190,20,0.000,0.000)a
PIN(190,30,0.000,0.000)b
PIN(190,40,0.000,0.000)c
PIN(190,50,0.000,0.000)d
PIN(190,60,0.000,0.000)e
PIN(190,70,0.000,0.000)f
PIN(190,80,0.000,0.000)g
PIN(190,90,0.000,0.000)h
PIN(205,110,0.000,0.000)C1
PIN(215,110,0.000,0.000)C2
PIN(225,110,0.000,0.000)C3
PIN(250,50,0.010,0.004)O
LIG(190,20,195,20)
LIG(190,30,195,30)
LIG(190,40,195,40)
LIG(190,50,195,50)
LIG(190,60,195,60)
LIG(190,70,195,70)
LIG(190,80,195,80)
LIG(190,90,195,90)
LIG(205,105,205,110)
LIG(215,105,215,110)
LIG(225,105,225,110)
LIG(245,50,250,50)
LIG(195,15,195,105)
LIG(195,15,245,15)
LIG(245,15,245,105)
LIG(245,105,195,105)
VLG module 81MUXLOGIC( a,b,c,d,e,f,g,h,
VLG C1,C2,C3,O);
VLG input a,b,c,d,e,f,g,h;
VLG input C1,C2,C3;
VLG output O;
VLG wire w2,w3,w4,w5,w6,w8,w9,w10;
VLG wire w11,w12,w13,w14,w15,w16,w18,w23;
VLG wire w30,w31,w32,w33,w34,w35,w36,w37;
VLG wire w38,w39,w40,w41,w42,w43,w44,w45;
VLG wire w46,w47,w48,w49,w50,w51,w52,w53;
VLG wire w54,w55,w56,w57,w58,w59,w60,w61;
VLG wire w62,w63,w64,w65,w66,w67,w68,w69;
VLG wire w70,w71,w72,w73,w74,w75,w76,w77;
VLG wire w78,w79,w80,w81,w82,w83,w84,w85;
VLG wire w86,w87,w88,w89,w90,w91,w92,w93;
VLG wire w94,w95,w96,w97,w98,w99,w100,w101;
VLG wire w102,w103,w104,w105,w106,w107,w108,w109;
VLG wire w110,w111,w112,w113,w114,w115,w116,w117;
VLG wire w118,w119,w120,w121,w122,w123,w124,w125;
VLG wire w126,w127,w128,w129;
VLG not #(3) inv_1(w8,C1);
VLG not #(3) inv_2(w18,C3);
VLG not #(3) inv_3(w23,C2);
VLG xor #(3) xor2_1_4(w30,w2,w3);
VLG xor #(1) xor2_2_5(w5,w30,w4);
VLG and #(2) and2_3_6(w31,w4,w30);
VLG and #(2) and2_4_7(w32,w3,w2);
VLG or #(1) or2_5_8(w6,w31,w32);
VLG or #(2) or3_1_9(w33,w16,w15,w14);
VLG or #(2) or3_2_10(w34,w33,w13,w12);
VLG or #(2) or3_3_11(w35,w34,w11,w10);
VLG or #(2) or2_4_12(O,w35,w9);
VLG xor #(2) xor2_1_5_13(w38,w36,w37);
VLG xor #(1) xor2_2_6_14(w40,w38,w39);
VLG and #(1) and2_3_7_15(w41,w39,w38);
VLG and #(1) and2_4_8_16(w42,w37,w36);
VLG or #(1) or2_5_9_17(w43,w41,w42);
VLG and #(1) and3_1_10_18(w47,w44,w45,w46);
VLG and #(1) and2_2_11_19(w49,w48,w47);
VLG xor #(2) xor2_1_3_12_20(w52,w50,w51);
VLG xor #(1) xor2_2_4_13_21(w54,w52,w53);
VLG and #(1) and2_3_5_14_22(w55,w53,w52);
VLG and #(1) and2_4_6_15_23(w56,w51,w50);
VLG or #(1) or2_5_7_16_24(w57,w55,w56);
VLG and #(2) and3_1_25(w58,c,w8,C2);
VLG and #(2) and2_2_26(w14,w18,w58);
VLG xor #(2) xor2_1_3_27(w61,w59,w60);
VLG xor #(1) xor2_2_4_28(w63,w61,w62);
VLG and #(1) and2_3_5_29(w64,w62,w61);
VLG and #(1) and2_4_6_30(w65,w60,w59);
VLG or #(1) or2_5_7_31(w66,w64,w65);
VLG and #(2) and3_1_32(w67,d,w8,C2);
VLG and #(2) and2_2_33(w13,C3,w67);
VLG xor #(2) xor2_1_3_34(w70,w68,w69);
VLG xor #(1) xor2_2_4_35(w72,w70,w71);
VLG and #(1) and2_3_5_36(w73,w71,w70);
VLG and #(1) and2_4_6_37(w74,w69,w68);
VLG or #(1) or2_5_7_38(w75,w73,w74);
VLG and #(2) and3_1_39(w76,e,C1,w23);
VLG and #(2) and2_2_40(w12,w18,w76);
VLG xor #(2) xor2_1_3_41(w79,w77,w78);
VLG xor #(1) xor2_2_4_42(w81,w79,w80);
VLG and #(1) and2_3_5_43(w82,w80,w79);
VLG and #(1) and2_4_6_44(w83,w78,w77);
VLG or #(1) or2_5_7_45(w84,w82,w83);
VLG and #(2) and3_1_46(w85,f,C1,w23);
VLG and #(2) and2_2_47(w11,C3,w85);
VLG xor #(2) xor2_1_3_48(w88,w86,w87);
VLG xor #(1) xor2_2_4_49(w90,w88,w89);
VLG and #(1) and2_3_5_50(w91,w89,w88);
VLG and #(1) and2_4_6_51(w92,w87,w86);
VLG or #(1) or2_5_7_52(w93,w91,w92);
VLG and #(2) and3_1_53(w94,g,C1,C2);
VLG and #(2) and2_2_54(w10,w18,w94);
VLG xor #(2) xor2_1_3_55(w97,w95,w96);
VLG xor #(1) xor2_2_4_56(w99,w97,w98);
VLG and #(1) and2_3_5_57(w100,w98,w97);
VLG and #(1) and2_4_6_58(w101,w96,w95);
VLG or #(1) or2_5_7_59(w102,w100,w101);
VLG and #(2) and3_1_60(w103,b,w8,w23);
VLG and #(2) and2_2_61(w15,C3,w103);
VLG xor #(2) xor2_1_3_62(w106,w104,w105);
VLG xor #(1) xor2_2_4_63(w108,w106,w107);
VLG and #(1) and2_3_5_64(w109,w107,w106);
VLG and #(1) and2_4_6_65(w110,w105,w104);
VLG or #(1) or2_5_7_66(w111,w109,w110);
VLG and #(2) and3_1_67(w112,a,w8,w23);
VLG and #(2) and2_2_68(w16,w18,w112);
VLG xor #(2) xor2_1_3_69(w115,w113,w114);
VLG xor #(1) xor2_2_4_70(w117,w115,w116);
VLG and #(1) and2_3_5_71(w118,w116,w115);
VLG and #(1) and2_4_6_72(w119,w114,w113);
VLG or #(1) or2_5_7_73(w120,w118,w119);
VLG and #(2) and3_1_74(w121,h,C1,C2);
VLG and #(2) and2_2_75(w9,C3,w121);
VLG xor #(2) xor2_1_3_76(w124,w122,w123);
VLG xor #(1) xor2_2_4_77(w126,w124,w125);
VLG and #(1) and2_3_5_78(w127,w125,w124);
VLG and #(1) and2_4_6_79(w128,w123,w122);
VLG or #(1) or2_5_7_80(w129,w127,w128);
VLG endmodule
FSYM
SYM  #light
BB(153,165,159,179)
TITLE 155 179  #COUT
MODEL 49
PROP                                                                                                                                    
REC(154,166,4,4,r)
VIS 1
PIN(155,180,0.000,0.000)COUT
LIG(158,171,158,166)
LIG(158,166,157,165)
LIG(154,166,154,171)
LIG(157,176,157,173)
LIG(156,176,159,176)
LIG(156,178,158,176)
LIG(157,178,159,176)
LIG(153,173,159,173)
LIG(155,173,155,180)
LIG(153,171,153,173)
LIG(159,171,153,171)
LIG(159,173,159,171)
LIG(155,165,154,166)
LIG(157,165,155,165)
FSYM
SYM  #button
BB(81,200,89,209)
TITLE 85 205  #CIN
MODEL 59
PROP                                                                                                                                    
REC(82,202,6,6,r)
VIS 1
PIN(85,200,0.000,0.000)CIN
LIG(85,201,85,200)
LIG(89,209,81,209)
LIG(89,201,89,209)
LIG(81,201,89,201)
LIG(81,209,81,201)
LIG(88,208,82,208)
LIG(88,202,88,208)
LIG(82,202,88,202)
LIG(82,208,82,202)
FSYM
SYM  #button
BB(211,130,219,139)
TITLE 215 135  #C2
MODEL 59
PROP                                                                                                                                    
REC(212,132,6,6,r)
VIS 1
PIN(215,130,0.000,0.000)C2
LIG(215,131,215,130)
LIG(219,139,211,139)
LIG(219,131,219,139)
LIG(211,131,219,131)
LIG(211,139,211,131)
LIG(218,138,212,138)
LIG(218,132,218,138)
LIG(212,132,218,132)
LIG(212,138,212,132)
FSYM
SYM  #button
BB(221,130,229,139)
TITLE 225 135  #C3
MODEL 59
PROP                                                                                                                                    
REC(222,132,6,6,r)
VIS 1
PIN(225,130,0.000,0.000)C3
LIG(225,131,225,130)
LIG(229,139,221,139)
LIG(229,131,229,139)
LIG(221,131,229,131)
LIG(221,139,221,131)
LIG(228,138,222,138)
LIG(228,132,228,138)
LIG(222,132,228,132)
LIG(222,138,222,132)
FSYM
SYM  #button
BB(201,130,209,139)
TITLE 205 135  #C1
MODEL 59
PROP                                                                                                                                    
REC(202,132,6,6,r)
VIS 1
PIN(205,130,0.000,0.000)C1
LIG(205,131,205,130)
LIG(201,139,209,139)
LIG(201,131,201,139)
LIG(209,131,201,131)
LIG(209,139,209,131)
LIG(202,138,208,138)
LIG(202,132,202,138)
LIG(208,132,202,132)
LIG(208,138,208,132)
FSYM
SYM  #button
BB(166,200,174,209)
TITLE 170 205  #SET
MODEL 59
PROP                                                                                                                                    
REC(167,202,6,6,r)
VIS 1
PIN(170,200,0.000,0.000)SET
LIG(170,201,170,200)
LIG(174,209,166,209)
LIG(174,201,174,209)
LIG(166,201,174,201)
LIG(166,209,166,201)
LIG(173,208,167,208)
LIG(173,202,173,208)
LIG(167,202,173,202)
LIG(167,208,167,202)
FSYM
CNC(170 160)
CNC(170 160)
CNC(-20 135)
CNC(50 10)
CNC(50 35)
CNC(50 65)
CNC(50 95)
CNC(50 125)
CNC(50 140)
CNC(50 140)
CNC(50 140)
CNC(-20 20)
CNC(-20 45)
CNC(-20 75)
CNC(-20 105)
CNC(-20 160)
CNC(135 70)
LIG(110,-15,180,-15)
LIG(180,-15,180,20)
LIG(180,20,190,20)
LIG(110,15,170,15)
LIG(170,15,170,30)
LIG(170,30,190,30)
LIG(110,40,190,40)
LIG(110,70,135,70)
LIG(110,180,155,180)
LIG(190,50,135,50)
LIG(135,50,135,70)
LIG(110,100,150,100)
LIG(150,100,150,60)
LIG(150,60,190,60)
LIG(110,130,160,130)
LIG(160,70,160,130)
LIG(190,70,160,70)
LIG(110,160,170,160)
LIG(170,80,170,160)
LIG(170,80,190,80)
LIG(135,90,190,90)
LIG(85,190,85,200)
LIG(-20,160,-20,135)
LIG(35,180,70,180)
LIG(70,160,50,160)
LIG(50,160,50,140)
LIG(75,-20,50,-20)
LIG(75,10,50,10)
LIG(50,10,50,-20)
LIG(75,35,50,35)
LIG(50,35,50,10)
LIG(75,65,50,65)
LIG(50,65,50,35)
LIG(75,95,50,95)
LIG(50,95,50,65)
LIG(75,125,50,125)
LIG(50,125,50,95)
LIG(-45,140,50,140)
LIG(50,140,50,125)
LIG(-45,160,-20,160)
LIG(0,185,-45,185)
LIG(0,175,-20,175)
LIG(-20,175,-20,160)
LIG(75,-10,-20,-10)
LIG(75,20,-20,20)
LIG(-20,20,-20,-10)
LIG(75,45,-20,45)
LIG(-20,45,-20,20)
LIG(75,75,-20,75)
LIG(-20,75,-20,45)
LIG(75,105,-20,105)
LIG(-20,105,-20,75)
LIG(225,130,225,105)
LIG(215,130,215,105)
LIG(205,130,205,105)
LIG(170,160,170,200)
LIG(-20,135,-20,105)
LIG(75,135,-20,135)
LIG(135,70,135,90)
FFIG H:\VLSI CIRCUIT DESIGN LAB [0-0-0] [D]\Project\PROJECT-20181020T034543Z-001\PROJECT\2NDSTEPMOD_3 - Copy.sch
