#include "include.h" 

// Change list - 20150703
// 1. Decrease time of every display line for increasing time of TP. (C08x) --> No change as before
// 2. Add TP I2C Address. (F380) 
// 3. Set VGH/VGL = Hiz when LCD sleeping. (C590) - Not change
// 4. C3C0 Cancel
// Change list - 20150708
// 1. Change All Not-In-Use CGOUTs from GND output to Hi-Z
// Change list - 20150715
// 1. Gamma adjust for NLC & PLC

//#define		SSD_HACT	1080
//#define		SSD_VACT	1920
//#define		SSD_HSA		0X08 //0x02 //0X14  0x02
//#define		SSD_HBP		0X1A //0x32 //0X19  0x0F
//#define		SSD_HFP		0X08 //0x60 //0X18  0x08
//#define		SSD_VSA		0X02 //0X02 //0X02  0x02
//#define		SSD_VFP		0X2C //0x3C //0X10  0x36
//#define		SSD_VBP		0X26 //0x32 //0X10  0x3C


#define		SSD_HACT	1080
#define		SSD_VACT	1920
#define		SSD_HSA		0X04 //0x02 //0X14  0x02  0X08
#define		SSD_HBP		0X20 //0x32 //0X19  0x0F  0X1A
#define		SSD_HFP		0X20 //0x60 //0X18  0x08  0X08
#define		SSD_VSA		0X02 //0X02 //0X02  0x02  0X02
#define		SSD_VFP		0X10 //0x3C //0X10  0x36  0X2C
#define		SSD_VBP		0X10 //0x32 //0X10  0x3C  0X26


FPGAPORCH_TypeDef FPGA_porchPara = 
{ 
	SSD_HACT, 						//FPGA_HAC
	SSD_VACT, 						//FPGA_VAC
	SSD_HSA, 							//FPGA_HSA
	SSD_HBP, 							//FPGA_HBP
	SSD_HFP,  						//FPGA_HFP
	SSD_VSA, 							//FPGA_VSA
	(SSD_VBP - SSD_VSA), 	//FPGA_VBP
	SSD_VFP	  						//FPGA_VFP
	
//	1080,	//FPGA_HAC
//	1920,	//FPGA_VAC
//	0x02,	//FPGA_HSA
//	0x0F,	//FPGA_HBP
//	0x08,	//FPGA_HFP
//	0x02,	//FPGA_VSA
//	0x3A,	//FPGA_VBP
//	0x36 	//FPGA_VFP
		
};

unsigned short SSDInitCode[]= 
{
	0X1B7,	0X250,	0X205,
	0X1BA,	0X266,	0X2C3,		// 24MHz * 106 / 3 = 848Mbps, 24MHz * 102 / 3 = 816Mbps	 135*24/4=810  
//	0X1BA,	0X272,	0X2C3,	 // 24MHz * 114 / 3 = 912Mbps	 145.96875*24/4=875.8125 
	0X1BB,	0X20A,	0X200,		//	800 / 2 / 8 / 8 = 6.25MHz
//	0X1BB,	0X20F,	0X200,	 // For RA 1to3 set 0x20F.
	0X1B9,	0X201,	0X200,		//PLL Control Register
	0X317,

	0X1B1,	(0X200 | SSD_HSA),	(0X200 | SSD_VSA),		//VSA,HSA
	0X1B2,	(0X200 | SSD_HBP),	(0X200 | SSD_VBP),		//VBP,HBP	
	0X1B3,	(0X200 | SSD_HFP),	(0X200 | SSD_VFP),		//VFP,HFP
	0X1B4,	(0X200 |(SSD_HACT & 0X00FF)),	(0X200 |((SSD_HACT >> 8) & 0X00FF)),		//HACT,	
	0X1B5,	(0X200 |(SSD_VACT & 0X00FF)),	(0X200 |((SSD_VACT >> 8) & 0X00FF)),		//VACT,	

	0X1B6,	0X207,	0X200,		//Non burst mode with sync events
//	0X1B6,	0X20B,	0X200,		//Burst mode

	0X1C9,	0X207,	0X22C,
	0X1CA,	0X20A,	0X228,
	0X1CB,	0X210,	0X205,
	0X1CC,	0X20F,	0X20F,

	0X1DE,	0X203,	0X200,		//Lane Configuration Register
	0X1D6,	0X205,	0X200,

	0X1B8,	0X200,	0X200,
	0X1BD,	0X200,	0X200,

	0XF00
};

unsigned short ET1_InitCode[]= 
{
//-------------  Display Setting  -------------------------	
	
	0X1B7,	0X210,	0X205,

//CMD2 enable
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,	0x201,

	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,

//C080H TCON RTN setting  
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2C0,	
					0x200, //1  TCON_RTN_HI[7:0]
					0x277, //   TCON_RTN_LO[7:0]
					0x200, //   TCON_VFP_HI[7:0]
					0x210, //   10 TCON_VFP_LO[7:0] 36
					0x210, //5  10 TCON_VBP[7:0]  3C
					0x200, //   TCON_PWRSEQ_RTN_HI[7:0]
					0x277, //   TCON_PWRSEQ_RTN_LO[7:0]
					0x210, //   TCON_PWRSEQ_VFP[7:0]
					0x210, //   TCON_PWRSEQ_VBP[7:0]
					0x200, //10 TCON_RTN_VIDEO_HI[7:0]
					0x272, //   77 TCON_RTN_VIDEO_LO[7:0] H-line from 75 to 72
					0x200, //   TCON_VFP_VIDEO_HI[7:0]
					0x210, //   10 TCON_VFP_VIDEO_LO[7:0]
					0x210, //   10 TCON_VBP_VIDEO[7:0]
					0x200, //15 ? check with FT notice OK!

//    Tianma all gate off / all gate on setting
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x280,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2F3,	
//					0x270, //1 // For TP I2C addrss. 20150715 cancel
//					0x238,
//					0x284,
//					0x2C0,
//					0x238, //5
//					0x284,
//					0x2C0,
//					0x200,
//					0x200,
//					0x200, //10
//					0x200,
//					0x200,
//					0x200,
					
					
// C0A0H Source control
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2A0,
	0x1BC,	0x208,	0x200,
	0x1BF,	0x2C0,	
					0x200, //1  reg_tcon_m_shift[7:0] 20150806 0D->00
					0x201, //   reg_tcon_m_pcg_swt[7:0]
					0x205, //   reg_tcon_m_pcg_dri[7:0] 
					0x204, //   reg_tcon_m_pcg_nop[7:0] 20150806 01->04, for H-line fine tuning CKH position.
					0x201, //5  reg_tcon_m_ckh_swt[7:0]
					0x21B, //   reg_tcon_m_ckh_dri[7:0] 
					0x208, //   reg_tcon_m_ckh_nop[7:0]

	//2016-2-17 luosijian reverse scan (panel mounted reversely)
  0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B4,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2C0,  0x250,

// C0D0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2D0,
	0x1BC,	0x208,	0x200,
	0x1BF,	0x2C0,	
					0x200, //1  0D  M_SHIFT_VDO[7:0]
					0x201, //   M_PCG_SWT_VDO[7:0]
					0x205, //   M_PCG_DRI_VDO[7:0]
					0x204, //   M_PCG_NOP_VDO[7:0] 20150806 01->04, for H-line fine tuning CKH position.
					0x201, //5  M_CKH_SWT_VDO[7:0]
					0x21B, //   M_CKH_DRI_VDO[7:0]
					0x208, //   M_CKH_NOP_VDO[7:0]
	
// A587H 	TP term SEL&XSEL setting
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x287,
	0x1BC,	0x205,	0x200,
	0x1BF,	0x2A5,	
					0x233, //1
					0x234,
					0x244,
					0x277, //4  ? check with FT notice OK!
					
// C280H 	LTPS VST Setting1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x205,	0x200,
	0x1BF,	0x2C2,	
					0x282, //1  VST1_SHIFT[7:0]
					0x201, //   P81[5] P81[4] VST1_WIDTH[3:0]
					0x20B, //   VST1_CHOP_HEAD[7:0]
					0x225, //4  VST1_SHIFT_TAIL[7:0] 

// C2B0H 	LTPS CKV Setting1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2C2,	
					0x282, //1
					0x281,
					0x200,
					0x20B,
					0x200, //5
					0x281,
					0x200,
					0x200,
					0x20B,
					0x200, //10
					0x200,
					0x201,
					0x200,
					0x20B,
					0x200, //15

// C2C0H 	LTPS CKV Setting2
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2C0,
	0x1BC,	0x206,	0x200,
	0x1BF,	0x2C2,	
					0x201, //1
					0x202,
					0x200,
					0x20B,
					0x200, //5

// C2DAH 	LTPS CKV Setting3
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2DA,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C2,	
					0x233, //1
					0x233,					

// C3AAH 	- ?
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2AA,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C3,	
					0x29C, //1
					0x299,
					
					
//// H line influnence	- 20150703 Dummy CKV disable			
//// C3C0H 	- ? LTPS CKV Setting2 for Video mode
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x2C0,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2C3,	
//					0x240, //1	
					
					
// C3D0H 	- LTPS GOFF Setting1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2D0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2C3,	
//					0x200, //1
//					0x202,
//					0x202,
//					0x200,
//					0x200, //5
//					0x200,
//					0x200,
//					0x201,
//					0x208,
//					0x200, //10
//					0x200,
//					0x200,
//					0x26B,
//					0x200,
//					0x209, //15
					0x200, //1
					0x200, // 20150806 For VTCOMSW_C1 switch in display and TP term set from 02 to 00.
					0x200, // 20150806 For VTCOMSW_C1 switch in display and TP term set from 02 to 00.
					0x200,
					0x200, //5
					0x200,
					0x200,
					0x201,
					0x208,
					0x200, //10
					0x200,
					0x200,
					0x200, // 20150806 For VTCOMSW_C1 switch in display and TP term set from 6B to 00.
					0x200,
					0x200, //15 20150806 For VTCOMSW_C1 switch in display and TP term set from 09 to 00.

// CE80H 	 -- ? TP initial code
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x207,	0x200,
	0x1BF,	0x2CE,	
					0x225, //1  //24-> TP not Enable
					0x200,
					0x278,  //A0 --> NG
					0x200,
					0x278, //5 A0
					0x2FF,

// CE90H - ?	
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x209,	0x200,
	0x1BF,	0x2CE,	
					0x200, //1
					0x25C, //53
					0x20E, //00
					0x272, //21
					0x200, //5
					0x25C, //53
					0x200,
					0x275, //8  70

// CEB0H 	- ?
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x207,	0x200,
	0x1BF,	0x2CE,	
					0x200, //1
					0x200,
					0x260,
					0x279,
					0x200, //5
					0x260,
					
//// lcd_busy -> TE
//GEN_WR(0xF6,0x69,0x16,0x1f);

// CC80H 	-- Panel if initial code
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,  //--> FT NG mark CCB0
	0x1BC,	0x20D,	0x200,
	0x1BF,	0x2CC,	
					0x201, //1
					0x202,
					0x206,
					0x207,
					0x208, //5
					0x209,
					0x20A,
					0x20B,
					0x20C,
					0x20D, //10
					0x20E,
					0x20F,
					
// CC90H - Panel IF D2U
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x20D,	0x200,
	0x1BF,	0x2CC,	
					0x201, //1
					0x202,
					0x209,
					0x208,
					0x207, //5
					0x206,
					0x20F,
					0x20E,
					0x20D,
					0x20C, //10
					0x20B,
					0x20A,					
					
// CCA0H - Panel IF 1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2A0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CC,	
					0x21A, //1
					0x21B,
					0x21C,
					0x21D,
					0x21E, //5
					0x21F,
					0x218,
					0x219,
					0x220,
					0x221, //10
					0x210, 
					0x222,
					0x222,
					0x222,
					0x222, //15


// CCB0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x206,	0x200,
	0x1BF,	0x2CC,	
					0x222, //1
					0x222,
					0x222,
					0x222,
					0x222, //5


// CB80H - Panel IF U2D
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x209,	0x200,
	0x1BF,	0x2CB,	
					0x200, //1
					0x200,
					0x200,
					0x200,
					0x200, //5
					0x200,
					0x200,
					0x200,
					
// CB90H - PANELIF ENMODE LOW
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CB,	
					0x2FC, //1
					0x2C0,
					0x2C0,
					0x2C0,
					0x2C0, //5
					0x2C0,
					0x2C0,
					0x2C0,
					0x2C0,
					0x2C0, //10
					0x2C0,
					0x2C0,
					0x2C0,
					0x2C0,
					0x2C0, //15


// CBA0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2A0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CB,	
					0x200, //1  
					0x200,
					0x200,
					0x200,
					0x200, //5
					0x200,
					0x200,
					0x200,
					0x200,
					0x2FF, //10
					0x200,
					0x200,
					0x200,
					0x200,
					0x200, //15

// CBB0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2CB,	
					0x200, //1
					0x200,

// CBC0H - PANELIF ENMODE HIGH1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2C0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CB,	
					0x20A, //1
					0x235,
					0x235,
					0x235,
					0x235, //5
					0x235,
					0x235,
					0x235,
					0x235,
					0x235, //10
					0x235,
					0x235,
					0x235,
					0x235,
					0x235, //15


// CBD0H
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2D0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CB,	
					0x205, //1
					0x205,
					0x205,
					0x205,
					0x205, //5
					0x205,
					0x205,
					0x205,
					0x20F,
					0x230, //10
					0x205,
					0x205,
					0x205,
					0x205,
					0x205, //15
					
// CBE0H
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2E0,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2CB,	
					0x205, //1
					0x205,					
					


// CBF0H - PANELIF ENMODE LOW VOLTAGE DETECTION
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2F0,
	0x1BC,	0x209,	0x200,
	0x1BF,	0x2CB,	
					0x2FF, //1
					0x2FF,
					0x2FF,
					0x23F,
					0x200, //5
					0x200,
					0x203,
					0x200,

////----------------APO---------------//
//0x1BC, 0x202, 0x200,	
//0x1BF, 0x200, 0x2F0,	
//0x1BC, 0x208, 0x200,	
//0x1BF, 0x2CB,	
//0x2FC,	
//0x2FF,	
//0x2FF,	
//0x23F,	
//0x200,	
//0x202,	
//0x203,	

// CD80H - PANELIF CGOUT RIGHT1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CD,	
					0x224, //1  20150715 23->24
					0x224, // 20150715 23->24
					0x215, // VGL: 22, VGH: 21. 20150806 For VTCOMSW_C1 switch in display and TP term set 15.
					0x202,
					0x214, //5  04
					0x213, //   06
					0x203, // 20150715 23->24
					0x205, // 20150715 23->24
					0x224, // 20150715 23->24
					0x218, //10
					0x219,
					0x224, // 20150715 23->24
					0x212,
					0x211,
					0x210, //15


// CD90H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2CD,	
					0x20F, //1
					0x20E,
					0x20D,



// CDA0H PANELIF CGOUT LEFT1
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2A0,
	0x1BC,	0x210,	0x200,
	0x1BF,	0x2CD,	
					0x224, //1 20150715 23->24
					0x224, // 20150715 23->24
					0x215, // VGL: 22, VGH: 21. 20150806 For VTCOMSW_C1 switch in display and TP term set 15.
					0x202,
					0x214, //5 03
					0x213, //  05
					0x204, // 20150715 23->24
					0x206, // 20150715 23->24
					0x224, // 20150715 23->24
					0x218, //10
					0x219,
					0x224, // 20150715 23->24
					0x212,
					0x211,
					0x210, //15
				

// CDB0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2CD,	
					0x20F, //1
					0x20E,
					0x20D,



// B3A0H  - G swap Soft panel setting
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2A0,
	0x1BC,	0x208,	0x200,
	0x1BF,	0x2B3,	
					0x203, //1
					0x204,
					0x238,
					0x207,
					0x280, //5
					0x200,
					0x240,					
					
// B086H  - 20150630 add 20150715 add
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x286,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2B0,
					0x20B, //1

// B090H  - MIPI Skew 20150715 add
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x208,	0x200,
	0x1BF,	0x2B0,
					0x209, //1
					0x209,
					0x205,
					0x208,
					0x208,
					0x204,
					0x229,
					
// A58A - disable CKH in term4 20150715 add
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x28A,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2A5,	
//					0x200, //1					


//// C5C2 - LVD level setting. DATA SHEET ERROR!!!
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x2C2,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2C5,	
//					0x268, //1 D[5:4]: LVD_VDDI_SEL[1:0]=1.2V, D[3:2]: LVD_AVDD_SEL[1:0]=4.4V

////Tianma all gate off / all gate on setting 
	0x1BC,	0x202,	0x200, // F380 - 手势唤醒功能启动清屏动作--20160510
	0x1BF,	0x200,	0x281,
	0x1BC,	0x20C,	0x200,
	0x1BF,	0x2F3,	
					0x2E8, //1 D[5:4]: LVD_VDDI_SEL[1:0]=1.2V, D[3:2]: LVD_AVDD_SEL[1:0]=4.4V
					0x286, //
					0x2C0, //
					0x2E8, //
					0x286, //
					0x2C0, //
					0x2E8, //
					0x286,
					0x2C0,
					0x2E8,
					0x286, //
					0x2C0,
								
// =========Power down========= 20150715 add
// C5C1 - Add VDD_18V and LVDSVDD voltage setting
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2C1,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2C5,	
					0x244, //1

// C480 - Add source bias ratio?
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C4,	
					0x241, //1 20150720: 41
					0x2C0, // 20150811 add for sleepin & RESX Vcom(SX) sequence error. D[2] from 1 to 0, no explanation in data sheet.

// C388 - Add CKH to GND EQ
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x288,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C3,	
					0x233, //1 20150806 55->33
					0x233, // 20150806 add 33
					
// C398 - Add CKH to VSP/VSN EQ
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x298,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C3,	
					0x233, //1 20150806 55->33
					0x233, // 20150806 add 33
// ============================


// C580H  - Pump & regulator
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x20B,	0x200,
	0x1BF,	0x2C5,	
					0x200, //GDPCH = VSS, GOUT1-10 PC(EQ) voltage setting.
					0x2C1, //Enable VGH/VGL pump clamp option (Normal). 20150715 enable->disable  20150720 disable->enable
					0x2DD, //Enable VGH/VGL pump clamp option in program mode (OTP); VGH/VGL pump CLK rate.
					0x2C4, //VGH/VGL pump ratio in program mode (OTP): VGH_SEL_PROG=-AVEE+AVDD, VGL_SEL_PROG=AVEE+AVEE;
					0x214, //VGH_CLAMP_PROG=8V (OTP)
					0x21E, //VGL_CLAMP_PROG=-8V (OTP)
					0x200,
					0x255,
					0x250,
					0x205, //VGHO Delta voltage setting (VTP): HVREG_TP_SEL=4.5V 20150715 4.5V(06)->1.5V(00)  20150720 1.5V(00)->4.5V(06)
					
// C590H  - power control setting
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x20B,	0x200,
	0x1BF,	0x2C5,	
					0x277, //HVREG_VGHO2_ON_SET=VGHO2, HVREG_VGHO2_OFF_SET=GND; HVREG_VGLO2_ON_SET=VGHL2, HVREG_VGLO2_OFF_SET=GND;--20160512  old：44
					0x228, //HVREG_VGHO_SEL=10V(28) 10.5V(2D) 8V(14) 20150715 2D->28
					0x214, //HVREG_VGLO_SEL=-7.0V(14)
					0x2C0, //VCL_SEL=-2.75V 20150720 -3.5V(00)->-2.75V(C0)
					0x248, //Gamma bias current ratio: IBIAS_GP=1.0uA; Total analog bias current ratio: IBIAS_AP=100%. 20150715 88(1.5uA)->48(1.0uA)
					0x200, //VGH_SEL=-AVEE+AVDD; VGL_SEL=AVEE+AVEE 20150715 11->00
					0x232, //VGH_CLAMP=11.0V(32) 12.0V(3C) 10.3V(2B) 9.5V(23) 20150715 3C->32
					0x232, //VGL_CLAMP=-10.0V(32) -13.2V(52) -7.3V(17) 20150715 52->32
					0x255, //VGH pump CLK rate: VGH_PUMP_CLK_RATIO=2Line??????
					0x250, //VGL pump CLK rate: VGL_PUMP_CLK_RATIO=2Line

// D800H - GVDDP GVDDN
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2D8,	
////----------------NLC---------------//
//					0x22F, //1 31: 5.3V  2F: 5.2V 2B：5.0V
//					0x22F,
            0x22B,
            0x22B,
////----------------PLC---------------//
//					0x219, //1 1B: 4.2V  19: 4.1V
//					0x219,
					
// D900H - VCOM
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x206,	0x200,
	0x1BF,	0x2D9,	
					0x280, //1  
					0x2B0, //AA=-0.3V, B0=-0.24V
					0x2B0,
					0x2B0,
					0x2B0, //5

//// B6A2H -8-frame reload
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x2A2,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2B6,	
//					0x201, //1

// F380H -for TP I2C Address. 20150720 add
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2F3,	
					0x270, //1

//// F4C0H -TP trim code. For cut1.0 TP trim, cut1.1 canceled(20151015).
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x2C0,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2F4,	
//					0x2AE, //1

//// F5A8H -sleep in program flash. 20150720 add. For cut1.0 can't burn FW when sleep out, cut1.1 canceled(20151015).
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x2A8,
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x2F5,	
//					0x222, //1

// F58DH -20150811 add for sleepin & RESX Vcom(SX) sequence error, no explanation in data sheet.
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x28D,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2F5,	
					0x221, //1
					
//------------H-line setting 20150831 add-------------//
// A587H 	TP term SEL&XSEL setting
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x287,
	0x1BC,	0x205,	0x200,
	0x1BF,	0x2A5,	
					0x200, //1
					0x207,
					0x277,
					0x277, //4 1: close, 0: open.
// A584H - 20150918 add for cut1.0 TP FW burn error, cut1.1 canceled.
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x284,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2A5,	
					0x280, // Enable CKH in VBP&VFP period.
// CEB0H 
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x2B0,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2CE,	
					0x204,
// CE87H - ???
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x287,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2CE,	
					0x220,
// CE9BH - Close the CKH of the dummy line before fist line
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x29B,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2CE,	
					0x200,
					0x200,
					0x200,
//---------------------------------------//

// CF90H - 20151103 add for TP internal signal setting.
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x290,
	0x1BC,	0x205,	0x200,
	0x1BF,	0x2CF,	
					0x2FF,
					0x200,
					0x2FE,
					0x200,
//----------------ES1 sample(9/28 NLC)---------------//
// 2.2 
// E100 - Gamma1 + 2.2 
0x1BC, 0x202, 0x200, 
0x1BF, 0x200, 0x200, 
0x1BC, 0x219, 0x200, 
0x1BF, 0x2E1, 
//ES2 gamma_5.2V
//0x200,
//0x20B,
//0x224,
//0x237,
//0x243,
//0x24F,
//0x260,
//0x26D,
//0x272,
//0x27A,
//0x280,
//0x286,
//0x274,
//0x26F,
//0x26D,
//0x266,
//0x258,
//0x24D,
//0x23D,
//0x234,
//0x22B,
//0x21A,
//0x207,
//0x203,

//////ES3 gamma_5.2V
//0x200,
//0x20C,
//0x226,
//0x23B,
//0x246,
//0x253,
//0x264,
//0x271,
//0x276,
//0x27E,
//0x284,
//0x289,
//0x271,
//0x26D,
//0x26B,
//0x264,
//0x257,
//0x24B,
//0x23C,
//0x232,
//0x229,
//0x21B,
//0x20B,
//0x209,

//////5.0V
0x200,
0x208,
0x21F,
0x232,
0x23E,
0x24A,
0x25C,
0x269,
0x26F,
0x276,
0x27C,
0x283,
0x277,
0x272,
0x26F,
0x268,
0x25A,
0x24E,
0x23E,
0x234,
0x22B,
0x21B,
0x20D,
0x20C,

// E200 - Gamma1 - 2.2 
0x1BC, 0x202, 0x200, 
0x1BF, 0x200, 0x200, 
0x1BC, 0x219, 0x200, 
0x1BF, 0x2E2, 
//ES2 gamma_5.2V
//0x200,
//0x20B,
//0x224,
//0x237,
//0x243,
//0x24F,
//0x260,
//0x26D,
//0x272,
//0x27A,
//0x280,
//0x286,
//0x274,
//0x26F,
//0x26D,
//0x266,
//0x258,
//0x24D,
//0x23D,
//0x234,
//0x22B,
//0x21A,
//0x207,
//0x203,

//////ES3 gamma_5.2V
//0x200,
//0x20C,
//0x226,
//0x23B,
//0x246,
//0x253,
//0x264,
//0x271,
//0x276,
//0x27E,
//0x284,
//0x289,
//0x271,
//0x26D,
//0x26B,
//0x264,
//0x257,
//0x24B,
//0x23C,
//0x232,
//0x229,
//0x21B,
//0x20B,
//0x209,


//////5.0V
0x200,
0x208,
0x21F,
0x232,
0x23E,
0x24A,
0x25C,
0x269,
0x26F,
0x276,
0x27C,
0x283,
0x277,
0x272,
0x26F,
0x268,
0x25A,
0x24E,
0x23E,
0x234,
0x22B,
0x21B,
0x20D,
0x20C,
// D7A0H - D-GAMMA enable
0x1BC,0x202,0x200,
0x1BF,0x200,0x2A0,
0x1BC,0x202,0x200,
0x1BF,0x2D7,0x205, // Enable: 04, Disable: 05

/////////////////////////////////
////D-GAMMA setting - 14G5# - +0.02
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x200,
//0x1BC,0x210,0x200,
//0x1BF,0x2ec,0x200,0x203,0x207,0x20b,0x2bc,0x20f,0x213,0x217,0x21b,0x216,0x21e,0x226,0x22e,0x236,0x26b,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x210,
//0x1BC,0x210,0x200,
//0x1BF,0x2ec,0x23e,0x245,0x24d,0x255,0x2bc,0x25d,0x264,0x26c,0x274,0x26c,0x27c,0x283,0x28b,0x293,0x26c,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x220,
//0x1BC,0x210,0x200,
//0x1BF,0x2ec,0x29b,0x2a2,0x2aa,0x2b2,0x21c,0x2b9,0x2c1,0x2c9,0x2d1,0x21b,0x2d8,0x2e0,0x2e7,0x2ef,0x2b7,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x230,
//0x1BC,0x205,0x200,
//0x1BF,0x2ec,0x2f3,0x2f5,0x2f6,0x201,

//0x1BC,0x202,0x200,
//0x1BF,0x200,0x200,
//0x1BC,0x210,0x200,
//0x1BF,0x2ed,0x200,0x204,0x208,0x20c,0x200,0x210,0x214,0x218,0x21c,0x200,0x220,0x228,0x230,0x238,0x240,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x210,
//0x1BC,0x210,0x200,
//0x1BF,0x2ed,0x240,0x248,0x250,0x258,0x201,0x260,0x268,0x270,0x278,0x254,0x280,0x288,0x290,0x298,0x255,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x220,
//0x1BC,0x210,0x200,
//0x1BF,0x2ed,0x2a0,0x2a8,0x2b0,0x2b8,0x255,0x2c0,0x2c8,0x2d0,0x2d8,0x215,0x2e0,0x2e8,0x2f0,0x2f8,0x200,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x230,
//0x1BC,0x205,0x200,
//0x1BF,0x2ed,0x2fc,0x2fe,0x2ff,0x200,

//0x1BC,0x202,0x200,
//0x1BF,0x200,0x200,
//0x1BC,0x210,0x200,
//0x1BF,0x2ee,0x200,0x203,0x207,0x20b,0x26c,0x20e,0x212,0x216,0x21a,0x21b,0x21d,0x225,0x22b,0x231,0x2a3,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x210,
//0x1BC,0x210,0x200,
//0x1BF,0x2ee,0x239,0x240,0x247,0x24f,0x234,0x256,0x25d,0x265,0x26c,0x28d,0x273,0x27b,0x282,0x289,0x2e3,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x220,
//0x1BC,0x210,0x200,
//0x1BF,0x2ee,0x291,0x298,0x2a0,0x2a7,0x28d,0x2af,0x2b6,0x2be,0x2c5,0x288,0x2cd,0x2d4,0x2dc,0x2e4,0x2fc,
//0x1BC,0x202,0x200,
//0x1BF,0x200,0x230,
//0x1BC,0x205,0x200,
//0x1BF,0x2ee,0x2e9,0x2eb,0x2ec,0x228,

//F6H - 
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X200,
//	0X1BC,	0X204,	0X200,
//	0X1BF,	0X2F6,	
//					0x269, 
//					0x216,
//					0x21F,

//F6A0H - BIST mode			// Must set in orise mode.	
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X2A2,
//	0X1BC,	0X202,	0X200,
//	0X1BF,	0X2C1,	0x201,
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X2A0,
//	0X1BC,	0X20B,	0X200,
//	0X1BF,	0X2F6,	0x204, 0x201, 0x223,0x245, 0x267, 0x289, 0x2AB, 0x2CD,0x2EF, 0x25A,	

// F690 - BIST mode
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X290,
//	0X1BC,	0X209,	0X200,
//	0X1BF,	0X2F6,	0x210, 0x2FF, 0x2FF,0x2FF, 0x200, 0x200, 0x200,0x204,
//	
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X2A2,
//	0X1BC,	0X202,	0X200,
//	0X1BF,	0X2C1,	0x201,
	
//CMD2 Disable
//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x200,
//	0x1BC,	0x204,	0x200,
//	0x1BF,	0x2FF,	0x200,	0x200,	0x200,

//	0x1BC,	0x202,	0x200,
//	0x1BF,	0x200,	0x280,
//	0x1BC,	0x203,	0x200,
//	0x1BF,	0x2FF,	0x200,	0x200,

//CABC
//	0x1B7, 0x250,	0x205,
//	0x1BC, 0x202, 0x200,
//	0x1BF, 0x251, 0x2FF,	  // 
//	0x1BF, 0x253, 0x224,	  
//	0x1BF, 0x255, 0x200,	  //  
//	0x1BF, 0x235, 0x201,	  
			
	0X3FF,
	
	0XF00		
 };

unsigned short ET2_InitCode[]= 
{
	0X1B7,	0X210,	0X205,

//CMD2 enable
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,	0x201,

	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,
	
// C480 - Add source bias ratio
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2C4,	
					0x241, //1 20150720: 41
					0x2C0, // 20150811 add for sleepin & RESX Vcom(SX) sequence error. D[2] from 1 to 0, no explanation in data sheet.

// F58DH -20150811 add for sleepin & RESX Vcom(SX) sequence error, no explanation in data sheet.
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x28D,
	0x1BC,	0x202,	0x200,
	0x1BF,	0x2F5,	
					0x221, //1

//	0X1BC,	0X202,	0X200,
//	0X1BF,	0X236,	0X200,		//set address mode

	
//CABC
//	0x1B7, 0x250,	0x205,
//	0x1BC, 0x202, 0x200,
//	0x1BF, 0x251, 0x2FF,	  // 
//	0x1BF, 0x253, 0x224,	  
//	0x1BF, 0x255, 0x200,	  //  
			
	0X3FF,

	0XF00	
};

unsigned short RA_InitCode[]=
{
	0X1B7,	0X210,	0X205,

//CMD2 enable
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,	0x201,

	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2FF,	0x287,	0x216,
	
//	0X1BC,	0X202,	0X200,
//	0X1BF,	0X236,	0X200,		//set address mode
	
//F6A0H - BIST mode			// Must set in orise mode.	
	0X1BC,	0X202,	0X200,	 
	0X1BF,	0X200,	0X2A2,
	0X1BC,	0X202,	0X200,
	0X1BF,	0X2C1,	0x201,
	0X1BC,	0X202,	0X200,	 
	0X1BF,	0X200,	0X2A0,
	0X1BC,	0X20B,	0X200,
	0X1BF,	0X2F6,	0x204, 0x201, 0x223,0x245, 0x267, 0x289, 0x2AB, 0x2CD,0x2EF, 0x25A,	

//F6A0H - BIST mode			// Must set in orise mode.	
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X2A0,
//	0X1BC,	0X20B,	0X200,
//	0X1BF,	0X2F6,	0x28F, 0x201, 0x223,0x245, 0x267, 0x289, 0x2AB, 0x2CD,0x2EF, 0x25A,	
	
//// F690 - BIST mode
//	0X1BC,	0X202,	0X200,	 
//	0X1BF,	0X200,	0X290,
//	0X1BC,	0X209,	0X200,
//	0X1BF,	0X2F6,	0x210, 0x2FF, 0x200,0x200, 0x200, 0x200, 0x200,0x204,
	
//CMD2 Disable
	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x200,
	0x1BC,	0x204,	0x200,
	0x1BF,	0x2FF,	0x200,	0x200,	0x200,

//	0x1BC,	0x202,	0x200,
	0x1BF,	0x200,	0x280,
	0x1BC,	0x203,	0x200,
	0x1BF,	0x2FF,	0x200,	0x200,
	
//CABC
//	0x1B7, 0x250,	0x205,
//	0x1BC, 0x202, 0x200,
//	0x1BF, 0x251, 0x2FF,	  // 
//	0x1BF, 0x253, 0x224,	  
//	0x1BF, 0x255, 0x200,	  //  
			
	0X3FF,

	0XF00
};

uint16_t gamma[10][64];
