// Seed: 1517026062
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply1 id_10,
    output supply0 id_11,
    input uwire id_12
);
  logic id_14 = "" == id_14;
  logic id_15;
  ;
  genvar id_16;
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_0 = 32'd94,
    parameter id_4 = 32'd39,
    parameter id_6 = 32'd95,
    parameter id_7 = 32'd70
) (
    output tri0 _id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 _id_4,
    output uwire module_1,
    output tri _id_6,
    output tri0 _id_7
);
  logic id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  always @(-1 or negedge id_3 == id_9 < id_4) id_9 = id_2;
  struct packed {
    logic [id_4 : id_6] id_11;
    logic [id_7 : id_0] id_12;
  } [id_4 : -1  !=  id_4] id_13;
endmodule
