static const CPUOpcode s_opcodes[256] = {
  /* $00 */ { CPUInstKind::BRK, CPUAddrMode::Implied },
  /* $01 */ { CPUInstKind::ORA, CPUAddrMode::X_Ind },
  /* $02 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $03 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $04 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $05 */ { CPUInstKind::ORA, CPUAddrMode::Zpg },
  /* $06 */ { CPUInstKind::ASL, CPUAddrMode::Zpg },
  /* $07 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $08 */ { CPUInstKind::PHP, CPUAddrMode::Implied },
  /* $09 */ { CPUInstKind::ORA, CPUAddrMode::Imm },
  /* $0A */ { CPUInstKind::ASL, CPUAddrMode::A },
  /* $0B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $0C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $0D */ { CPUInstKind::ORA, CPUAddrMode::Abs },
  /* $0E */ { CPUInstKind::ASL, CPUAddrMode::Abs },
  /* $0F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $10 */ { CPUInstKind::BPL, CPUAddrMode::Rel },
  /* $11 */ { CPUInstKind::ORA, CPUAddrMode::Ind_Y },
  /* $12 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $13 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $14 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $15 */ { CPUInstKind::ORA, CPUAddrMode::Zpg_X },
  /* $16 */ { CPUInstKind::ASL, CPUAddrMode::Zpg_X },
  /* $17 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $18 */ { CPUInstKind::CLC, CPUAddrMode::Implied },
  /* $19 */ { CPUInstKind::ORA, CPUAddrMode::Abs_Y },
  /* $1A */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $1B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $1C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $1D */ { CPUInstKind::ORA, CPUAddrMode::Abs_X },
  /* $1E */ { CPUInstKind::ASL, CPUAddrMode::Abs_X },
  /* $1F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $20 */ { CPUInstKind::JSR, CPUAddrMode::Abs },
  /* $21 */ { CPUInstKind::AND, CPUAddrMode::X_Ind },
  /* $22 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $23 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $24 */ { CPUInstKind::BIT, CPUAddrMode::Zpg },
  /* $25 */ { CPUInstKind::AND, CPUAddrMode::Zpg },
  /* $26 */ { CPUInstKind::ROL, CPUAddrMode::Zpg },
  /* $27 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $28 */ { CPUInstKind::PLP, CPUAddrMode::Implied },
  /* $29 */ { CPUInstKind::AND, CPUAddrMode::Imm },
  /* $2A */ { CPUInstKind::ROL, CPUAddrMode::A },
  /* $2B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $2C */ { CPUInstKind::BIT, CPUAddrMode::Abs },
  /* $2D */ { CPUInstKind::AND, CPUAddrMode::Abs },
  /* $2E */ { CPUInstKind::ROL, CPUAddrMode::Abs },
  /* $2F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $30 */ { CPUInstKind::BMI, CPUAddrMode::Rel },
  /* $31 */ { CPUInstKind::AND, CPUAddrMode::Ind_Y },
  /* $32 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $33 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $34 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $35 */ { CPUInstKind::AND, CPUAddrMode::Zpg_X },
  /* $36 */ { CPUInstKind::ROL, CPUAddrMode::Zpg_X },
  /* $37 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $38 */ { CPUInstKind::SEC, CPUAddrMode::Implied },
  /* $39 */ { CPUInstKind::AND, CPUAddrMode::Abs_Y },
  /* $3A */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $3B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $3C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $3D */ { CPUInstKind::AND, CPUAddrMode::Abs_X },
  /* $3E */ { CPUInstKind::ROL, CPUAddrMode::Abs_X },
  /* $3F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $40 */ { CPUInstKind::RTI, CPUAddrMode::Implied },
  /* $41 */ { CPUInstKind::EOR, CPUAddrMode::X_Ind },
  /* $42 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $43 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $44 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $45 */ { CPUInstKind::EOR, CPUAddrMode::Zpg },
  /* $46 */ { CPUInstKind::LSR, CPUAddrMode::Zpg },
  /* $47 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $48 */ { CPUInstKind::PHA, CPUAddrMode::Implied },
  /* $49 */ { CPUInstKind::EOR, CPUAddrMode::Imm },
  /* $4A */ { CPUInstKind::LSR, CPUAddrMode::A },
  /* $4B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $4C */ { CPUInstKind::JMP, CPUAddrMode::Abs },
  /* $4D */ { CPUInstKind::EOR, CPUAddrMode::Abs },
  /* $4E */ { CPUInstKind::LSR, CPUAddrMode::Abs },
  /* $4F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $50 */ { CPUInstKind::BVC, CPUAddrMode::Rel },
  /* $51 */ { CPUInstKind::EOR, CPUAddrMode::Ind_Y },
  /* $52 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $53 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $54 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $55 */ { CPUInstKind::EOR, CPUAddrMode::Zpg_X },
  /* $56 */ { CPUInstKind::LSR, CPUAddrMode::Zpg_X },
  /* $57 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $58 */ { CPUInstKind::CLI, CPUAddrMode::Implied },
  /* $59 */ { CPUInstKind::EOR, CPUAddrMode::Abs_Y },
  /* $5A */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $5B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $5C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $5D */ { CPUInstKind::EOR, CPUAddrMode::Abs_X },
  /* $5E */ { CPUInstKind::LSR, CPUAddrMode::Abs_X },
  /* $5F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $60 */ { CPUInstKind::RTS, CPUAddrMode::Implied },
  /* $61 */ { CPUInstKind::ADC, CPUAddrMode::X_Ind },
  /* $62 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $63 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $64 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $65 */ { CPUInstKind::ADC, CPUAddrMode::Zpg },
  /* $66 */ { CPUInstKind::ROR, CPUAddrMode::Zpg },
  /* $67 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $68 */ { CPUInstKind::PLA, CPUAddrMode::Implied },
  /* $69 */ { CPUInstKind::ADC, CPUAddrMode::Imm },
  /* $6A */ { CPUInstKind::ROR, CPUAddrMode::A },
  /* $6B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $6C */ { CPUInstKind::JMP, CPUAddrMode::Ind },
  /* $6D */ { CPUInstKind::ADC, CPUAddrMode::Abs },
  /* $6E */ { CPUInstKind::ROR, CPUAddrMode::Abs },
  /* $6F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $70 */ { CPUInstKind::BVS, CPUAddrMode::Rel },
  /* $71 */ { CPUInstKind::ADC, CPUAddrMode::Ind_Y },
  /* $72 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $73 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $74 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $75 */ { CPUInstKind::ADC, CPUAddrMode::Zpg_X },
  /* $76 */ { CPUInstKind::ROR, CPUAddrMode::Zpg_X },
  /* $77 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $78 */ { CPUInstKind::SEI, CPUAddrMode::Implied },
  /* $79 */ { CPUInstKind::ADC, CPUAddrMode::Abs_Y },
  /* $7A */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $7B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $7C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $7D */ { CPUInstKind::ADC, CPUAddrMode::Abs_X },
  /* $7E */ { CPUInstKind::ROR, CPUAddrMode::Abs_X },
  /* $7F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $80 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $81 */ { CPUInstKind::STA, CPUAddrMode::X_Ind },
  /* $82 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $83 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $84 */ { CPUInstKind::STY, CPUAddrMode::Zpg },
  /* $85 */ { CPUInstKind::STA, CPUAddrMode::Zpg },
  /* $86 */ { CPUInstKind::STX, CPUAddrMode::Zpg },
  /* $87 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $88 */ { CPUInstKind::DEY, CPUAddrMode::Implied },
  /* $89 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $8A */ { CPUInstKind::TXA, CPUAddrMode::Implied },
  /* $8B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $8C */ { CPUInstKind::STY, CPUAddrMode::Abs },
  /* $8D */ { CPUInstKind::STA, CPUAddrMode::Abs },
  /* $8E */ { CPUInstKind::STX, CPUAddrMode::Abs },
  /* $8F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $90 */ { CPUInstKind::BCC, CPUAddrMode::Rel },
  /* $91 */ { CPUInstKind::STA, CPUAddrMode::Ind_Y },
  /* $92 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $93 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $94 */ { CPUInstKind::STY, CPUAddrMode::Zpg_X },
  /* $95 */ { CPUInstKind::STA, CPUAddrMode::Zpg_X },
  /* $96 */ { CPUInstKind::STX, CPUAddrMode::Zpg_Y },
  /* $97 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $98 */ { CPUInstKind::TYA, CPUAddrMode::Implied },
  /* $99 */ { CPUInstKind::STA, CPUAddrMode::Abs_Y },
  /* $9A */ { CPUInstKind::TXS, CPUAddrMode::Implied },
  /* $9B */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $9C */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $9D */ { CPUInstKind::STA, CPUAddrMode::Abs_X },
  /* $9E */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $9F */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $A0 */ { CPUInstKind::LDY, CPUAddrMode::Imm },
  /* $A1 */ { CPUInstKind::LDA, CPUAddrMode::X_Ind },
  /* $A2 */ { CPUInstKind::LDX, CPUAddrMode::Imm },
  /* $A3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $A4 */ { CPUInstKind::LDY, CPUAddrMode::Zpg },
  /* $A5 */ { CPUInstKind::LDA, CPUAddrMode::Zpg },
  /* $A6 */ { CPUInstKind::LDX, CPUAddrMode::Zpg },
  /* $A7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $A8 */ { CPUInstKind::TAY, CPUAddrMode::Implied },
  /* $A9 */ { CPUInstKind::LDA, CPUAddrMode::Imm },
  /* $AA */ { CPUInstKind::TAX, CPUAddrMode::Implied },
  /* $AB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $AC */ { CPUInstKind::LDY, CPUAddrMode::Abs },
  /* $AD */ { CPUInstKind::LDA, CPUAddrMode::Abs },
  /* $AE */ { CPUInstKind::LDX, CPUAddrMode::Abs },
  /* $AF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $B0 */ { CPUInstKind::BCS, CPUAddrMode::Rel },
  /* $B1 */ { CPUInstKind::LDA, CPUAddrMode::Ind_Y },
  /* $B2 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $B3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $B4 */ { CPUInstKind::LDY, CPUAddrMode::Zpg_X },
  /* $B5 */ { CPUInstKind::LDA, CPUAddrMode::Zpg_X },
  /* $B6 */ { CPUInstKind::LDX, CPUAddrMode::Zpg_Y },
  /* $B7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $B8 */ { CPUInstKind::CLV, CPUAddrMode::Implied },
  /* $B9 */ { CPUInstKind::LDA, CPUAddrMode::Abs_Y },
  /* $BA */ { CPUInstKind::TSX, CPUAddrMode::Implied },
  /* $BB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $BC */ { CPUInstKind::LDY, CPUAddrMode::Abs_X },
  /* $BD */ { CPUInstKind::LDA, CPUAddrMode::Abs_X },
  /* $BE */ { CPUInstKind::LDX, CPUAddrMode::Abs_Y },
  /* $BF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $C0 */ { CPUInstKind::CPY, CPUAddrMode::Imm },
  /* $C1 */ { CPUInstKind::CMP, CPUAddrMode::X_Ind },
  /* $C2 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $C3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $C4 */ { CPUInstKind::CPY, CPUAddrMode::Zpg },
  /* $C5 */ { CPUInstKind::CMP, CPUAddrMode::Zpg },
  /* $C6 */ { CPUInstKind::DEC, CPUAddrMode::Zpg },
  /* $C7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $C8 */ { CPUInstKind::INY, CPUAddrMode::Implied },
  /* $C9 */ { CPUInstKind::CMP, CPUAddrMode::Imm },
  /* $CA */ { CPUInstKind::DEX, CPUAddrMode::Implied },
  /* $CB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $CC */ { CPUInstKind::CPY, CPUAddrMode::Abs },
  /* $CD */ { CPUInstKind::CMP, CPUAddrMode::Abs },
  /* $CE */ { CPUInstKind::DEC, CPUAddrMode::Abs },
  /* $CF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $D0 */ { CPUInstKind::BNE, CPUAddrMode::Rel },
  /* $D1 */ { CPUInstKind::CMP, CPUAddrMode::Ind_Y },
  /* $D2 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $D3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $D4 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $D5 */ { CPUInstKind::CMP, CPUAddrMode::Zpg_X },
  /* $D6 */ { CPUInstKind::DEC, CPUAddrMode::Zpg_X },
  /* $D7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $D8 */ { CPUInstKind::CLD, CPUAddrMode::Implied },
  /* $D9 */ { CPUInstKind::CMP, CPUAddrMode::Abs_Y },
  /* $DA */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $DB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $DC */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $DD */ { CPUInstKind::CMP, CPUAddrMode::Abs_X },
  /* $DE */ { CPUInstKind::DEC, CPUAddrMode::Abs_X },
  /* $DF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $E0 */ { CPUInstKind::CPX, CPUAddrMode::Imm },
  /* $E1 */ { CPUInstKind::SBC, CPUAddrMode::X_Ind },
  /* $E2 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $E3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $E4 */ { CPUInstKind::CPX, CPUAddrMode::Zpg },
  /* $E5 */ { CPUInstKind::SBC, CPUAddrMode::Zpg },
  /* $E6 */ { CPUInstKind::INC, CPUAddrMode::Zpg },
  /* $E7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $E8 */ { CPUInstKind::INX, CPUAddrMode::Implied },
  /* $E9 */ { CPUInstKind::SBC, CPUAddrMode::Imm },
  /* $EA */ { CPUInstKind::NOP, CPUAddrMode::Implied },
  /* $EB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $EC */ { CPUInstKind::CPX, CPUAddrMode::Abs },
  /* $ED */ { CPUInstKind::SBC, CPUAddrMode::Abs },
  /* $EE */ { CPUInstKind::INC, CPUAddrMode::Abs },
  /* $EF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $F0 */ { CPUInstKind::BEQ, CPUAddrMode::Rel },
  /* $F1 */ { CPUInstKind::SBC, CPUAddrMode::Ind_Y },
  /* $F2 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $F3 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $F4 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $F5 */ { CPUInstKind::SBC, CPUAddrMode::Zpg_X },
  /* $F6 */ { CPUInstKind::INC, CPUAddrMode::Zpg_X },
  /* $F7 */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $F8 */ { CPUInstKind::SED, CPUAddrMode::Implied },
  /* $F9 */ { CPUInstKind::SBC, CPUAddrMode::Abs_Y },
  /* $FA */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $FB */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $FC */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
  /* $FD */ { CPUInstKind::SBC, CPUAddrMode::Abs_X },
  /* $FE */ { CPUInstKind::INC, CPUAddrMode::Abs_X },
  /* $FF */ { CPUInstKind::INVALID, CPUAddrMode::_invalid },
};

static const AsmEncoding s_encodings[] = {
  { { CPUInstKind::ADC, CPUAddrMode::Abs }, 0x6D },
  { { CPUInstKind::ADC, CPUAddrMode::Abs_X }, 0x7D },
  { { CPUInstKind::ADC, CPUAddrMode::Abs_Y }, 0x79 },
  { { CPUInstKind::ADC, CPUAddrMode::Imm }, 0x69 },
  { { CPUInstKind::ADC, CPUAddrMode::X_Ind }, 0x61 },
  { { CPUInstKind::ADC, CPUAddrMode::Ind_Y }, 0x71 },
  { { CPUInstKind::ADC, CPUAddrMode::Zpg }, 0x65 },
  { { CPUInstKind::ADC, CPUAddrMode::Zpg_X }, 0x75 },
  { { CPUInstKind::AND, CPUAddrMode::Abs }, 0x2D },
  { { CPUInstKind::AND, CPUAddrMode::Abs_X }, 0x3D },
  { { CPUInstKind::AND, CPUAddrMode::Abs_Y }, 0x39 },
  { { CPUInstKind::AND, CPUAddrMode::Imm }, 0x29 },
  { { CPUInstKind::AND, CPUAddrMode::X_Ind }, 0x21 },
  { { CPUInstKind::AND, CPUAddrMode::Ind_Y }, 0x31 },
  { { CPUInstKind::AND, CPUAddrMode::Zpg }, 0x25 },
  { { CPUInstKind::AND, CPUAddrMode::Zpg_X }, 0x35 },
  { { CPUInstKind::ASL, CPUAddrMode::A }, 0x0A },
  { { CPUInstKind::ASL, CPUAddrMode::Abs }, 0x0E },
  { { CPUInstKind::ASL, CPUAddrMode::Abs_X }, 0x1E },
  { { CPUInstKind::ASL, CPUAddrMode::Zpg }, 0x06 },
  { { CPUInstKind::ASL, CPUAddrMode::Zpg_X }, 0x16 },
  { { CPUInstKind::BCC, CPUAddrMode::Rel }, 0x90 },
  { { CPUInstKind::BCS, CPUAddrMode::Rel }, 0xB0 },
  { { CPUInstKind::BEQ, CPUAddrMode::Rel }, 0xF0 },
  { { CPUInstKind::BIT, CPUAddrMode::Abs }, 0x2C },
  { { CPUInstKind::BIT, CPUAddrMode::Zpg }, 0x24 },
  { { CPUInstKind::BMI, CPUAddrMode::Rel }, 0x30 },
  { { CPUInstKind::BNE, CPUAddrMode::Rel }, 0xD0 },
  { { CPUInstKind::BPL, CPUAddrMode::Rel }, 0x10 },
  { { CPUInstKind::BRK, CPUAddrMode::Implied }, 0x00 },
  { { CPUInstKind::BVC, CPUAddrMode::Rel }, 0x50 },
  { { CPUInstKind::BVS, CPUAddrMode::Rel }, 0x70 },
  { { CPUInstKind::CLC, CPUAddrMode::Implied }, 0x18 },
  { { CPUInstKind::CLD, CPUAddrMode::Implied }, 0xD8 },
  { { CPUInstKind::CLI, CPUAddrMode::Implied }, 0x58 },
  { { CPUInstKind::CLV, CPUAddrMode::Implied }, 0xB8 },
  { { CPUInstKind::CMP, CPUAddrMode::Abs }, 0xCD },
  { { CPUInstKind::CMP, CPUAddrMode::Abs_X }, 0xDD },
  { { CPUInstKind::CMP, CPUAddrMode::Abs_Y }, 0xD9 },
  { { CPUInstKind::CMP, CPUAddrMode::Imm }, 0xC9 },
  { { CPUInstKind::CMP, CPUAddrMode::X_Ind }, 0xC1 },
  { { CPUInstKind::CMP, CPUAddrMode::Ind_Y }, 0xD1 },
  { { CPUInstKind::CMP, CPUAddrMode::Zpg }, 0xC5 },
  { { CPUInstKind::CMP, CPUAddrMode::Zpg_X }, 0xD5 },
  { { CPUInstKind::CPX, CPUAddrMode::Abs }, 0xEC },
  { { CPUInstKind::CPX, CPUAddrMode::Imm }, 0xE0 },
  { { CPUInstKind::CPX, CPUAddrMode::Zpg }, 0xE4 },
  { { CPUInstKind::CPY, CPUAddrMode::Abs }, 0xCC },
  { { CPUInstKind::CPY, CPUAddrMode::Imm }, 0xC0 },
  { { CPUInstKind::CPY, CPUAddrMode::Zpg }, 0xC4 },
  { { CPUInstKind::DEC, CPUAddrMode::Abs }, 0xCE },
  { { CPUInstKind::DEC, CPUAddrMode::Abs_X }, 0xDE },
  { { CPUInstKind::DEC, CPUAddrMode::Zpg }, 0xC6 },
  { { CPUInstKind::DEC, CPUAddrMode::Zpg_X }, 0xD6 },
  { { CPUInstKind::DEX, CPUAddrMode::Implied }, 0xCA },
  { { CPUInstKind::DEY, CPUAddrMode::Implied }, 0x88 },
  { { CPUInstKind::EOR, CPUAddrMode::Abs }, 0x4D },
  { { CPUInstKind::EOR, CPUAddrMode::Abs_X }, 0x5D },
  { { CPUInstKind::EOR, CPUAddrMode::Abs_Y }, 0x59 },
  { { CPUInstKind::EOR, CPUAddrMode::Imm }, 0x49 },
  { { CPUInstKind::EOR, CPUAddrMode::X_Ind }, 0x41 },
  { { CPUInstKind::EOR, CPUAddrMode::Ind_Y }, 0x51 },
  { { CPUInstKind::EOR, CPUAddrMode::Zpg }, 0x45 },
  { { CPUInstKind::EOR, CPUAddrMode::Zpg_X }, 0x55 },
  { { CPUInstKind::INC, CPUAddrMode::Abs }, 0xEE },
  { { CPUInstKind::INC, CPUAddrMode::Abs_X }, 0xFE },
  { { CPUInstKind::INC, CPUAddrMode::Zpg }, 0xE6 },
  { { CPUInstKind::INC, CPUAddrMode::Zpg_X }, 0xF6 },
  { { CPUInstKind::INX, CPUAddrMode::Implied }, 0xE8 },
  { { CPUInstKind::INY, CPUAddrMode::Implied }, 0xC8 },
  { { CPUInstKind::JMP, CPUAddrMode::Abs }, 0x4C },
  { { CPUInstKind::JMP, CPUAddrMode::Ind }, 0x6C },
  { { CPUInstKind::JSR, CPUAddrMode::Abs }, 0x20 },
  { { CPUInstKind::LDA, CPUAddrMode::Abs }, 0xAD },
  { { CPUInstKind::LDA, CPUAddrMode::Abs_X }, 0xBD },
  { { CPUInstKind::LDA, CPUAddrMode::Abs_Y }, 0xB9 },
  { { CPUInstKind::LDA, CPUAddrMode::Imm }, 0xA9 },
  { { CPUInstKind::LDA, CPUAddrMode::X_Ind }, 0xA1 },
  { { CPUInstKind::LDA, CPUAddrMode::Ind_Y }, 0xB1 },
  { { CPUInstKind::LDA, CPUAddrMode::Zpg }, 0xA5 },
  { { CPUInstKind::LDA, CPUAddrMode::Zpg_X }, 0xB5 },
  { { CPUInstKind::LDX, CPUAddrMode::Abs }, 0xAE },
  { { CPUInstKind::LDX, CPUAddrMode::Abs_Y }, 0xBE },
  { { CPUInstKind::LDX, CPUAddrMode::Imm }, 0xA2 },
  { { CPUInstKind::LDX, CPUAddrMode::Zpg }, 0xA6 },
  { { CPUInstKind::LDX, CPUAddrMode::Zpg_Y }, 0xB6 },
  { { CPUInstKind::LDY, CPUAddrMode::Abs }, 0xAC },
  { { CPUInstKind::LDY, CPUAddrMode::Abs_X }, 0xBC },
  { { CPUInstKind::LDY, CPUAddrMode::Imm }, 0xA0 },
  { { CPUInstKind::LDY, CPUAddrMode::Zpg }, 0xA4 },
  { { CPUInstKind::LDY, CPUAddrMode::Zpg_X }, 0xB4 },
  { { CPUInstKind::LSR, CPUAddrMode::A }, 0x4A },
  { { CPUInstKind::LSR, CPUAddrMode::Abs }, 0x4E },
  { { CPUInstKind::LSR, CPUAddrMode::Abs_X }, 0x5E },
  { { CPUInstKind::LSR, CPUAddrMode::Zpg }, 0x46 },
  { { CPUInstKind::LSR, CPUAddrMode::Zpg_X }, 0x56 },
  { { CPUInstKind::NOP, CPUAddrMode::Implied }, 0xEA },
  { { CPUInstKind::ORA, CPUAddrMode::Abs }, 0x0D },
  { { CPUInstKind::ORA, CPUAddrMode::Abs_X }, 0x1D },
  { { CPUInstKind::ORA, CPUAddrMode::Abs_Y }, 0x19 },
  { { CPUInstKind::ORA, CPUAddrMode::Imm }, 0x09 },
  { { CPUInstKind::ORA, CPUAddrMode::X_Ind }, 0x01 },
  { { CPUInstKind::ORA, CPUAddrMode::Ind_Y }, 0x11 },
  { { CPUInstKind::ORA, CPUAddrMode::Zpg }, 0x05 },
  { { CPUInstKind::ORA, CPUAddrMode::Zpg_X }, 0x15 },
  { { CPUInstKind::PHA, CPUAddrMode::Implied }, 0x48 },
  { { CPUInstKind::PHP, CPUAddrMode::Implied }, 0x08 },
  { { CPUInstKind::PLA, CPUAddrMode::Implied }, 0x68 },
  { { CPUInstKind::PLP, CPUAddrMode::Implied }, 0x28 },
  { { CPUInstKind::ROL, CPUAddrMode::A }, 0x2A },
  { { CPUInstKind::ROL, CPUAddrMode::Abs }, 0x2E },
  { { CPUInstKind::ROL, CPUAddrMode::Abs_X }, 0x3E },
  { { CPUInstKind::ROL, CPUAddrMode::Zpg }, 0x26 },
  { { CPUInstKind::ROL, CPUAddrMode::Zpg_X }, 0x36 },
  { { CPUInstKind::ROR, CPUAddrMode::A }, 0x6A },
  { { CPUInstKind::ROR, CPUAddrMode::Abs }, 0x6E },
  { { CPUInstKind::ROR, CPUAddrMode::Abs_X }, 0x7E },
  { { CPUInstKind::ROR, CPUAddrMode::Zpg }, 0x66 },
  { { CPUInstKind::ROR, CPUAddrMode::Zpg_X }, 0x76 },
  { { CPUInstKind::RTI, CPUAddrMode::Implied }, 0x40 },
  { { CPUInstKind::RTS, CPUAddrMode::Implied }, 0x60 },
  { { CPUInstKind::SBC, CPUAddrMode::Abs }, 0xED },
  { { CPUInstKind::SBC, CPUAddrMode::Abs_X }, 0xFD },
  { { CPUInstKind::SBC, CPUAddrMode::Abs_Y }, 0xF9 },
  { { CPUInstKind::SBC, CPUAddrMode::Imm }, 0xE9 },
  { { CPUInstKind::SBC, CPUAddrMode::X_Ind }, 0xE1 },
  { { CPUInstKind::SBC, CPUAddrMode::Ind_Y }, 0xF1 },
  { { CPUInstKind::SBC, CPUAddrMode::Zpg }, 0xE5 },
  { { CPUInstKind::SBC, CPUAddrMode::Zpg_X }, 0xF5 },
  { { CPUInstKind::SEC, CPUAddrMode::Implied }, 0x38 },
  { { CPUInstKind::SED, CPUAddrMode::Implied }, 0xF8 },
  { { CPUInstKind::SEI, CPUAddrMode::Implied }, 0x78 },
  { { CPUInstKind::STA, CPUAddrMode::Abs }, 0x8D },
  { { CPUInstKind::STA, CPUAddrMode::Abs_X }, 0x9D },
  { { CPUInstKind::STA, CPUAddrMode::Abs_Y }, 0x99 },
  { { CPUInstKind::STA, CPUAddrMode::X_Ind }, 0x81 },
  { { CPUInstKind::STA, CPUAddrMode::Ind_Y }, 0x91 },
  { { CPUInstKind::STA, CPUAddrMode::Zpg }, 0x85 },
  { { CPUInstKind::STA, CPUAddrMode::Zpg_X }, 0x95 },
  { { CPUInstKind::STX, CPUAddrMode::Abs }, 0x8E },
  { { CPUInstKind::STX, CPUAddrMode::Zpg }, 0x86 },
  { { CPUInstKind::STX, CPUAddrMode::Zpg_Y }, 0x96 },
  { { CPUInstKind::STY, CPUAddrMode::Abs }, 0x8C },
  { { CPUInstKind::STY, CPUAddrMode::Zpg }, 0x84 },
  { { CPUInstKind::STY, CPUAddrMode::Zpg_X }, 0x94 },
  { { CPUInstKind::TAX, CPUAddrMode::Implied }, 0xAA },
  { { CPUInstKind::TAY, CPUAddrMode::Implied }, 0xA8 },
  { { CPUInstKind::TSX, CPUAddrMode::Implied }, 0xBA },
  { { CPUInstKind::TXA, CPUAddrMode::Implied }, 0x8A },
  { { CPUInstKind::TXS, CPUAddrMode::Implied }, 0x9A },
  { { CPUInstKind::TYA, CPUAddrMode::Implied }, 0x98 },
};
static const unsigned s_encodings_len = 151;

static const char s_sortedNames[][4] = {
  "ADC",
  "AND",
  "ASL",
  "BCC",
  "BCS",
  "BEQ",
  "BIT",
  "BMI",
  "BNE",
  "BPL",
  "BRK",
  "BVC",
  "BVS",
  "CLC",
  "CLD",
  "CLI",
  "CLV",
  "CMP",
  "CPX",
  "CPY",
  "DEC",
  "DEX",
  "DEY",
  "EOR",
  "INC",
  "INX",
  "INY",
  "JMP",
  "JSR",
  "LDA",
  "LDX",
  "LDY",
  "LSR",
  "NOP",
  "ORA",
  "PHA",
  "PHP",
  "PLA",
  "PLP",
  "ROL",
  "ROR",
  "RTI",
  "RTS",
  "SBC",
  "SEC",
  "SED",
  "SEI",
  "STA",
  "STX",
  "STY",
  "TAX",
  "TAY",
  "TSX",
  "TXA",
  "TXS",
  "TYA",
};
static const CPUInstKind s_sortedNameKinds[] = {
  CPUInstKind::ADC,
  CPUInstKind::AND,
  CPUInstKind::ASL,
  CPUInstKind::BCC,
  CPUInstKind::BCS,
  CPUInstKind::BEQ,
  CPUInstKind::BIT,
  CPUInstKind::BMI,
  CPUInstKind::BNE,
  CPUInstKind::BPL,
  CPUInstKind::BRK,
  CPUInstKind::BVC,
  CPUInstKind::BVS,
  CPUInstKind::CLC,
  CPUInstKind::CLD,
  CPUInstKind::CLI,
  CPUInstKind::CLV,
  CPUInstKind::CMP,
  CPUInstKind::CPX,
  CPUInstKind::CPY,
  CPUInstKind::DEC,
  CPUInstKind::DEX,
  CPUInstKind::DEY,
  CPUInstKind::EOR,
  CPUInstKind::INC,
  CPUInstKind::INX,
  CPUInstKind::INY,
  CPUInstKind::JMP,
  CPUInstKind::JSR,
  CPUInstKind::LDA,
  CPUInstKind::LDX,
  CPUInstKind::LDY,
  CPUInstKind::LSR,
  CPUInstKind::NOP,
  CPUInstKind::ORA,
  CPUInstKind::PHA,
  CPUInstKind::PHP,
  CPUInstKind::PLA,
  CPUInstKind::PLP,
  CPUInstKind::ROL,
  CPUInstKind::ROR,
  CPUInstKind::RTI,
  CPUInstKind::RTS,
  CPUInstKind::SBC,
  CPUInstKind::SEC,
  CPUInstKind::SED,
  CPUInstKind::SEI,
  CPUInstKind::STA,
  CPUInstKind::STX,
  CPUInstKind::STY,
  CPUInstKind::TAX,
  CPUInstKind::TAY,
  CPUInstKind::TSX,
  CPUInstKind::TXA,
  CPUInstKind::TXS,
  CPUInstKind::TYA,
};
