vendor_name = ModelSim
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_mux/block_mux.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_mux/test_mux.vhd
design_name = test_mux
instance = comp, \DOUT[0]~output\, DOUT[0]~output, test_mux, 1
instance = comp, \DOUT[1]~output\, DOUT[1]~output, test_mux, 1
instance = comp, \DOUT[2]~output\, DOUT[2]~output, test_mux, 1
instance = comp, \DOUT[3]~output\, DOUT[3]~output, test_mux, 1
instance = comp, \MCK~input\, MCK~input, test_mux, 1
instance = comp, \MCK~inputCLKENA0\, MCK~inputCLKENA0, test_mux, 1
instance = comp, \SEL_L~input\, SEL_L~input, test_mux, 1
instance = comp, \DIN_B[0]~input\, DIN_B[0]~input, test_mux, 1
instance = comp, \mux|DIN_Bd[0]~feeder\, mux|DIN_Bd[0]~feeder, test_mux, 1
instance = comp, \EN_L~input\, EN_L~input, test_mux, 1
instance = comp, \mux|DIN_Bd[0]\, mux|DIN_Bd[0], test_mux, 1
instance = comp, \DIN_A[0]~input\, DIN_A[0]~input, test_mux, 1
instance = comp, \mux|DIN_Ad[0]~feeder\, mux|DIN_Ad[0]~feeder, test_mux, 1
instance = comp, \mux|DIN_Ad[0]\, mux|DIN_Ad[0], test_mux, 1
instance = comp, \mux|DOUTx~0\, mux|DOUTx~0, test_mux, 1
instance = comp, \mux|DOUTx[0]\, mux|DOUTx[0], test_mux, 1
instance = comp, \mux|DOUTd[0]~feeder\, mux|DOUTd[0]~feeder, test_mux, 1
instance = comp, \mux|DOUTd[0]\, mux|DOUTd[0], test_mux, 1
instance = comp, \DIN_A[1]~input\, DIN_A[1]~input, test_mux, 1
instance = comp, \mux|DIN_Ad[1]\, mux|DIN_Ad[1], test_mux, 1
instance = comp, \DIN_B[1]~input\, DIN_B[1]~input, test_mux, 1
instance = comp, \mux|DIN_Bd[1]~feeder\, mux|DIN_Bd[1]~feeder, test_mux, 1
instance = comp, \mux|DIN_Bd[1]\, mux|DIN_Bd[1], test_mux, 1
instance = comp, \mux|DOUTx~1\, mux|DOUTx~1, test_mux, 1
instance = comp, \mux|DOUTx[1]\, mux|DOUTx[1], test_mux, 1
instance = comp, \mux|DOUTd[1]~feeder\, mux|DOUTd[1]~feeder, test_mux, 1
instance = comp, \mux|DOUTd[1]\, mux|DOUTd[1], test_mux, 1
instance = comp, \DIN_A[2]~input\, DIN_A[2]~input, test_mux, 1
instance = comp, \mux|DIN_Ad[2]\, mux|DIN_Ad[2], test_mux, 1
instance = comp, \DIN_B[2]~input\, DIN_B[2]~input, test_mux, 1
instance = comp, \mux|DIN_Bd[2]\, mux|DIN_Bd[2], test_mux, 1
instance = comp, \mux|DOUTx~2\, mux|DOUTx~2, test_mux, 1
instance = comp, \mux|DOUTx[2]\, mux|DOUTx[2], test_mux, 1
instance = comp, \mux|DOUTd[2]~feeder\, mux|DOUTd[2]~feeder, test_mux, 1
instance = comp, \mux|DOUTd[2]\, mux|DOUTd[2], test_mux, 1
instance = comp, \DIN_A[3]~input\, DIN_A[3]~input, test_mux, 1
instance = comp, \mux|DIN_Ad[3]\, mux|DIN_Ad[3], test_mux, 1
instance = comp, \DIN_B[3]~input\, DIN_B[3]~input, test_mux, 1
instance = comp, \mux|DIN_Bd[3]~feeder\, mux|DIN_Bd[3]~feeder, test_mux, 1
instance = comp, \mux|DIN_Bd[3]\, mux|DIN_Bd[3], test_mux, 1
instance = comp, \mux|DOUTx~3\, mux|DOUTx~3, test_mux, 1
instance = comp, \mux|DOUTx[3]\, mux|DOUTx[3], test_mux, 1
instance = comp, \mux|DOUTd[3]~feeder\, mux|DOUTd[3]~feeder, test_mux, 1
instance = comp, \mux|DOUTd[3]\, mux|DOUTd[3], test_mux, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test_mux, 1
