

================================================================
== Vivado HLS Report for 'advios'
================================================================
* Date:           Thu Oct  3 19:01:39 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_advios_clkDivide_fu_90      |advios_clkDivide     |    3|    3|    3|    3|   none  |
        |grp_advios_adviosThread_fu_112  |advios_adviosThread  |    4|    4|    4|    4|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    133|    178|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      9|
|Register         |        -|      -|     37|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    170|    187|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------------+---------------------+---------+-------+-----+----+
    |grp_advios_adviosThread_fu_112  |advios_adviosThread  |        0|      0|   28|  80|
    |grp_advios_clkDivide_fu_90      |advios_clkDivide     |        0|      0|  105|  98|
    +--------------------------------+---------------------+---------+-------+-----+----+
    |Total                           |                     |        0|      0|  133| 178|
    +--------------------------------+---------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |advios_clkCount  |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |advios_clkCount  |  32|   0|   32|          0|
    |oneSecPulse      |   1|   0|    1|          0|
    |outLeds          |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  37|   0|   37|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|clk       |  in |    1| ap_ctrl_hs | advios::advios | return value |
|reset     |  in |    1| ap_ctrl_hs | advios::advios | return value |
|ctrl      |  in |    4|   ap_none  |      ctrl      |    pointer   |
|inSwitch  |  in |    4|   ap_none  |    inSwitch    |    pointer   |
|outLeds   | out |    4|   ap_vld   |     outLeds    |    pointer   |
+----------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (advios_ssdm_threa) | (advios_ssdm_threa_1)
2 --> 
* FSM state operations: 

 <State 1>: 6.16ns
ST_1: StgValue_3 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !67

ST_1: StgValue_4 (13)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !71

ST_1: StgValue_5 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !75

ST_1: StgValue_6 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !79

ST_1: StgValue_7 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !83

ST_1: StgValue_8 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %oneSecPulse), !map !87

ST_1: StgValue_9 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %advios_switchs_V), !map !91

ST_1: StgValue_10 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %advios_clkCount), !map !95

ST_1: StgValue_11 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %advios_clk1s_state), !map !99

ST_1: StgValue_12 (21)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:29
:9  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @p_str, [7 x i8]* @p_str) nounwind

ST_1: advios_ssdm_threa (22)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:30
:10  %advios_ssdm_threa = load i1* @advios_ssdm_thread_M_adviosThread, align 1

ST_1: StgValue_14 (23)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:30
:11  br i1 %advios_ssdm_threa, label %1, label %2

ST_1: StgValue_15 (25)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:30
:0  call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [13 x i8]* @p_str16) nounwind

ST_1: StgValue_16 (26)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:31
:1  call void (...)* @_ssdm_op_SpecSensitive([13 x i8]* @p_str16, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: advios_ssdm_threa_1 (27)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:32
:2  %advios_ssdm_threa_1 = load i1* @advios_ssdm_thread_M_clkDivide, align 1

ST_1: StgValue_18 (28)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:32
:3  br i1 %advios_ssdm_threa_1, label %3, label %4

ST_1: StgValue_19 (30)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:32
:0  call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: StgValue_20 (31)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:33
:1  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str8, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_21 (32)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:34
:2  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str8, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_22 (33)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:35
:3  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_23 (34)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:36
:4  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_24 (35)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:37
:5  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_25 (36)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:38
:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_26 (37)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:39
:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_27 (38)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:40
:8  call void (...)* @_ssdm_op_SpecChannel([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [12 x i8]* @p_str12, i32 1, i32 0, i1* %oneSecPulse) nounwind

ST_1: StgValue_28 (39)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:41
:9  call void @_ssdm_op_Write.ap_auto.i1P(i1* %advios_clk1s_state, i1 false)

ST_1: StgValue_29 (40)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:42
:10  call void @_ssdm_op_Write.ap_auto.i32P(i32* %advios_clkCount, i32 0)

ST_1: StgValue_30 (41)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:42
:11  ret void

ST_1: StgValue_31 (43)  [2/2] 6.16ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:32
:0  call void @"advios::clkDivide"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %oneSecPulse, i8* %advios_switchs_V, i32* %advios_clkCount, i1* %advios_clk1s_state)

ST_1: StgValue_32 (46)  [2/2] 3.10ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:30
:0  call void @"advios::adviosThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %oneSecPulse, i8* %advios_switchs_V, i32* %advios_clkCount, i1* %advios_clk1s_state)


 <State 2>: 2.90ns
ST_2: StgValue_33 (43)  [1/2] 2.90ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:32
:0  call void @"advios::clkDivide"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %oneSecPulse, i8* %advios_switchs_V, i32* %advios_clkCount, i1* %advios_clk1s_state)

ST_2: StgValue_34 (44)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_35 (46)  [1/2] 2.35ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.h:30
:0  call void @"advios::adviosThread"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %oneSecPulse, i8* %advios_switchs_V, i32* %advios_clkCount, i1* %advios_clk1s_state)

ST_2: StgValue_36 (47)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_37 (49)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ oneSecPulse]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ advios_switchs_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ advios_clkCount]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ advios_clk1s_state]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ advios_ssdm_thread_M_adviosThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ advios_ssdm_thread_M_clkDivide]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3          (specbitsmap    ) [ 000]
StgValue_4          (specbitsmap    ) [ 000]
StgValue_5          (specbitsmap    ) [ 000]
StgValue_6          (specbitsmap    ) [ 000]
StgValue_7          (specbitsmap    ) [ 000]
StgValue_8          (specbitsmap    ) [ 000]
StgValue_9          (specbitsmap    ) [ 000]
StgValue_10         (specbitsmap    ) [ 000]
StgValue_11         (specbitsmap    ) [ 000]
StgValue_12         (spectopmodule  ) [ 000]
advios_ssdm_threa   (load           ) [ 011]
StgValue_14         (br             ) [ 000]
StgValue_15         (specprocessdecl) [ 000]
StgValue_16         (specsensitive  ) [ 000]
advios_ssdm_threa_1 (load           ) [ 010]
StgValue_18         (br             ) [ 000]
StgValue_19         (specprocessdecl) [ 000]
StgValue_20         (specsensitive  ) [ 000]
StgValue_21         (specsensitive  ) [ 000]
StgValue_22         (specport       ) [ 000]
StgValue_23         (specport       ) [ 000]
StgValue_24         (specport       ) [ 000]
StgValue_25         (specport       ) [ 000]
StgValue_26         (specport       ) [ 000]
StgValue_27         (specchannel    ) [ 000]
StgValue_28         (write          ) [ 000]
StgValue_29         (write          ) [ 000]
StgValue_30         (ret            ) [ 000]
StgValue_33         (call           ) [ 000]
StgValue_34         (br             ) [ 000]
StgValue_35         (call           ) [ 000]
StgValue_36         (br             ) [ 000]
StgValue_37         (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="oneSecPulse">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oneSecPulse"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="advios_switchs_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="advios_clkCount">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_clkCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="advios_clk1s_state">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_clk1s_state"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="advios_ssdm_thread_M_adviosThread">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_ssdm_thread_M_adviosThread"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="advios_ssdm_thread_M_clkDivide">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_ssdm_thread_M_clkDivide"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios::clkDivide"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios::adviosThread"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_28_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_29_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_advios_clkDivide_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="0"/>
<pin id="96" dir="0" index="5" bw="4" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="8" slack="0"/>
<pin id="99" dir="0" index="8" bw="32" slack="0"/>
<pin id="100" dir="0" index="9" bw="1" slack="0"/>
<pin id="101" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_advios_adviosThread_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="0"/>
<pin id="118" dir="0" index="5" bw="4" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="8" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="1" slack="0"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="advios_ssdm_threa_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="advios_ssdm_threa/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="advios_ssdm_threa_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="advios_ssdm_threa_1/1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="advios_ssdm_threa_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="advios_ssdm_threa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="64" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="66" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="90" pin=9"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {1 2 }
	Port: oneSecPulse | {1 2 }
	Port: advios_clkCount | {1 2 }
	Port: advios_clk1s_state | {1 }
 - Input state : 
	Port: advios::advios : ctrl | {1 2 }
	Port: advios::advios : inSwitch | {1 2 }
	Port: advios::advios : oneSecPulse | {1 2 }
	Port: advios::advios : advios_clkCount | {1 2 }
	Port: advios::advios : advios_ssdm_thread_M_adviosThread | {1 }
	Port: advios::advios : advios_ssdm_thread_M_clkDivide | {1 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_18 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   |   grp_advios_clkDivide_fu_90   |  3.176  |   102   |    62   |
|          | grp_advios_adviosThread_fu_112 |  1.958  |    24   |    38   |
|----------|--------------------------------|---------|---------|---------|
|   write  |     StgValue_28_write_fu_74    |    0    |    0    |    0    |
|          |     StgValue_29_write_fu_82    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  5.134  |   126   |   100   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|advios_ssdm_threa_reg_142|    1   |
+-------------------------+--------+
|          Total          |    1   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   126  |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   127  |   100  |
+-----------+--------+--------+--------+
