# smart_uart_playground
A System Verilog project - accessing any memory map from Host to device (FPGA) using uart - without a CPU to control the uart traffic
