//  (c) Cologne Chip AG
//  Config File Data for FPGA programmingtop_00     Version: Version 4.2 (1 July 2024)
//  Compile Time: 2024-07-19 13:57:40
//  Program Run:  2024-08-31 21:45:57
//  Program Call: /home/user/FPGA/Boards/GateMate/cc-toolchain-linux//bin/p_r/p_r -i net/top_synth.v -o top -ccf /home/user/openCologne/10.Bonus--4--I2C-Master/3.build/../1.hw/constraints/top.ccf -cCP 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0010
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
00  //  0 PLL Config data 0
00  //  1 PLL Config data 1
00  //  2 PLL Config data 2
00  //  3 PLL Config data 3
00  //  4 PLL Config data 4
00  //  5 PLL Config data 5
00  //  6 PLL Config data 6
00  //  7 PLL Config data 7
00  //  8 PLL Config data 8
00  //  9 PLL Config data 9
00  // 10 PLL Config data 10
00  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
10  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
00  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
8B // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0034     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 003C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0130     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0138
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 022C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0234
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0328     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0330
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0424     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 042C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0520     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0528
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 059E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
2A  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 061C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0624
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
00  // 66 x23y-1 SB_DRIVE plane 2,1
48  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
48  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
00  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
48  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
00  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 069A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
82  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
A8  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0718     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0720
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
00  // 81 x27y-1 SB_DRIVE plane 8,7
48  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
48  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
00  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0796     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 079E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0814     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 081C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0892     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 089A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0910     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0918
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
00  // 66 x35y-1 SB_DRIVE plane 2,1
48  // 67 x35y-1 SB_BIG plane 2
12  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
00  // 81 x35y-1 SB_DRIVE plane 8,7
48  // 82 x35y-1 SB_BIG plane 8
12  // 83 x35y-1 SB_BIG plane 8
48  // 84 x35y-1 SB_BIG plane 9
12  // 85 x35y-1 SB_BIG plane 9
00  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
48  // 89 x35y-1 SB_BIG plane 11
12  // 90 x35y-1 SB_BIG plane 11
00  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 098E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0996
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A0C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A14
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
00  // 66 x39y-1 SB_DRIVE plane 2,1
48  // 67 x39y-1 SB_BIG plane 2
12  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
48  // 84 x39y-1 SB_BIG plane 9
12  // 85 x39y-1 SB_BIG plane 9
00  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
48  // 89 x39y-1 SB_BIG plane 11
12  // 90 x39y-1 SB_BIG plane 11
00  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
48  // 84 x42y0 SB_BIG plane 9
12  // 85 x42y0 SB_BIG plane 9
00  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B10
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
48  // 84 x46y0 SB_BIG plane 9
12  // 85 x46y0 SB_BIG plane 9
00  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
48  // 84 x47y-1 SB_BIG plane 9
12  // 85 x47y-1 SB_BIG plane 9
00  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
48  // 84 x50y0 SB_BIG plane 9
12  // 85 x50y0 SB_BIG plane 9
00  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
48  // 84 x51y-1 SB_BIG plane 9
12  // 85 x51y-1 SB_BIG plane 9
00  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
48  // 67 x54y0 SB_BIG plane 2
12  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
48  // 84 x54y0 SB_BIG plane 9
12  // 85 x54y0 SB_BIG plane 9
00  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0DFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0FFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1072     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 107A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10F8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 116E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1176
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 126A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1272
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1366     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 136E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1462     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 146A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 155E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1566
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15E4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 165A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1662
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x90y0 SB_BIG plane 1
12  // 65 x90y0 SB_BIG plane 1
00  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
48  // 84 x90y0 SB_BIG plane 9
12  // 85 x90y0 SB_BIG plane 9
00  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
48  // 84 x91y-1 SB_BIG plane 9
12  // 85 x91y-1 SB_BIG plane 9
00  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1756     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 175E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
00  // 66 x95y-1 SB_DRIVE plane 2,1
48  // 67 x95y-1 SB_BIG plane 2
12  // 68 x95y-1 SB_BIG plane 2
48  // 69 x95y-1 SB_BIG plane 3
12  // 70 x95y-1 SB_BIG plane 3
00  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
00  // 76 x95y-1 SB_DRIVE plane 6,5
48  // 77 x95y-1 SB_BIG plane 6
12  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
48  // 84 x95y-1 SB_BIG plane 9
12  // 85 x95y-1 SB_BIG plane 9
00  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1852     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 185A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
48  // 84 x98y0 SB_BIG plane 9
12  // 85 x98y0 SB_BIG plane 9
00  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
00  // 66 x99y-1 SB_DRIVE plane 2,1
48  // 67 x99y-1 SB_BIG plane 2
12  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
00  // 81 x99y-1 SB_DRIVE plane 8,7
48  // 82 x99y-1 SB_BIG plane 8
12  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 194E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1956
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
00  // 66 x103y-1 SB_DRIVE plane 2,1
48  // 67 x103y-1 SB_BIG plane 2
12  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
48  // 84 x106y0 SB_BIG plane 9
12  // 85 x106y0 SB_BIG plane 9
00  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1AC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
00  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
12  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
48  // 84 x107y-1 SB_BIG plane 9
12  // 85 x107y-1 SB_BIG plane 9
00  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
A8  // 94 x108y0 SB_SML plane 1
82  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
82  // 98 x108y0 SB_SML plane 4,3
2A  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
48  // 69 x110y0 SB_BIG plane 3
12  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
00  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
12  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
00  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
12  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
00  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
12  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
12  // 70 x115y-1 SB_BIG plane 3
00  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
00  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
12  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
2A  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
00  // 71 x123y-1 SB_DRIVE plane 4,3
48  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F3E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
2A  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FB4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FBC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
00  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
12  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
00  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
12  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2032     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 203A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
2A  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
00  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
12  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 212E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2136
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
2A  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
48  // 69 x135y-1 SB_BIG plane 3
12  // 70 x135y-1 SB_BIG plane 3
00  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 222A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2232
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2326     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 232E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2422     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 242A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24A8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 251E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2526
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 259C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 261A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2622
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2698     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2716     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 271E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2794     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 279C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2812     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 281A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2890     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2898
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 290E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2916
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 298C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2994
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A12
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A88     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A90
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B06     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B0E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B84     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B8C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
48  // 89 x-1y7 SB_BIG plane 11
12  // 90 x-1y7 SB_BIG plane 11
00  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2CFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D06
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D7C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D84
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2DFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E80
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2EF6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2EFE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F7C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
48  // 89 x-1y15 SB_BIG plane 11
12  // 90 x-1y15 SB_BIG plane 11
00  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2FFA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3070     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3078
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 30F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 316C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3174
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
00  // 71 x-1y19 SB_DRIVE plane 4,3
48  // 72 x-1y19 SB_BIG plane 4
12  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
48  // 89 x-1y19 SB_BIG plane 11
12  // 90 x-1y19 SB_BIG plane 11
00  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 31F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3268     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3270
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32EE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3364     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 336C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
48  // 74 x-1y23 SB_BIG plane 5
12  // 75 x-1y23 SB_BIG plane 5
00  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
48  // 89 x-1y23 SB_BIG plane 11
12  // 90 x-1y23 SB_BIG plane 11
00  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
A8  // 109 x0y24 SB_SML plane 11
82  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3460     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3468
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 355C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3564
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
00  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
12  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 35DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 35E2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3658     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3660
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36DE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3754     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 375C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
00  // 71 x-1y31 SB_DRIVE plane 4,3
48  // 72 x-1y31 SB_BIG plane 4
12  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
00  // 76 x-1y31 SB_DRIVE plane 6,5
48  // 77 x-1y31 SB_BIG plane 6
12  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
48  // 89 x-1y31 SB_BIG plane 11
12  // 90 x-1y31 SB_BIG plane 11
00  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3850     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3858
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 394C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3954
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
12  // 75 x-1y35 SB_BIG plane 5
00  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 39CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 39D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A48     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A50
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3AC6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3ACE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B44     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B4C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
12  // 90 x-1y39 SB_BIG plane 11
00  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3BC2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BCA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C40     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C48
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
00  // 66 x0y42 SB_DRIVE plane 2,1
48  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
48  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
00  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CC6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D3C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D44
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
00  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
12  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
48  // 89 x-1y43 SB_BIG plane 11
12  // 90 x-1y43 SB_BIG plane 11
00  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DBA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DC2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E40
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
48  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
00  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
2A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3EBE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
00  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
12  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
12  // 75 x-1y47 SB_BIG plane 5
00  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
12  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
48  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
00  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
48  // 89 x-1y47 SB_BIG plane 11
12  // 90 x-1y47 SB_BIG plane 11
00  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FBA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4030     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4038
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
48  // 84 x0y50 SB_BIG plane 9
12  // 85 x0y50 SB_BIG plane 9
00  // 86 x0y50 SB_DRIVE plane 10,9
48  // 87 x0y50 SB_BIG plane 10
12  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
82  // 98 x-1y49 SB_SML plane 4,3
2A  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
82  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
2A  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
82  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 40B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 412C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4134
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
00  // 71 x-1y51 SB_DRIVE plane 4,3
48  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
00  // 81 x-1y51 SB_DRIVE plane 8,7
48  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
48  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
00  // 86 x-1y51 SB_DRIVE plane 10,9
48  // 87 x-1y51 SB_BIG plane 10
12  // 88 x-1y51 SB_BIG plane 10
48  // 89 x-1y51 SB_BIG plane 11
12  // 90 x-1y51 SB_BIG plane 11
00  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 41B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4228     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4230
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
48  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
00  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4324     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 432C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
48  // 84 x-1y55 SB_BIG plane 9
12  // 85 x-1y55 SB_BIG plane 9
00  // 86 x-1y55 SB_DRIVE plane 10,9
48  // 87 x-1y55 SB_BIG plane 10
12  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4420     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4428
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
48  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
00  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
48  // 89 x0y58 SB_BIG plane 11
12  // 90 x0y58 SB_BIG plane 11
00  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
A8  // 109 x-1y57 SB_SML plane 11
82  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 449E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 451C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4524
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
00  // 71 x-1y59 SB_DRIVE plane 4,3
48  // 72 x-1y59 SB_BIG plane 4
12  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
48  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
00  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
12  // 90 x-1y59 SB_BIG plane 11
00  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 459A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4618     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4620
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
48  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
00  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4696     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 469E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4714     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 471C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
00  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
12  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
00  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
12  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
00  // 81 x-1y63 SB_DRIVE plane 8,7
48  // 82 x-1y63 SB_BIG plane 8
12  // 83 x-1y63 SB_BIG plane 8
48  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
00  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
12  // 90 x-1y63 SB_BIG plane 11
00  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4792     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 479A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4810     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4818
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
48  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
00  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 488E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4896
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 490C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4914
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
00  // 71 x-1y67 SB_DRIVE plane 4,3
48  // 72 x-1y67 SB_BIG plane 4
12  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
48  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
00  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 498A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4992
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A10
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4EF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4EFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
00  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
12  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
00  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
12  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
12  // 90 x-1y79 SB_BIG plane 11
00  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F7A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4FF0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4FF8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 506E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5076
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 50EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 50F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 516A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5172
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 51E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 51F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
48  // 84 x0y86 SB_BIG plane 9
12  // 85 x0y86 SB_BIG plane 9
00  // 86 x0y86 SB_DRIVE plane 10,9
48  // 87 x0y86 SB_BIG plane 10
12  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5266     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 526E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 52E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 52EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
48  // 84 x-1y87 SB_BIG plane 9
12  // 85 x-1y87 SB_BIG plane 9
00  // 86 x-1y87 SB_DRIVE plane 10,9
48  // 87 x-1y87 SB_BIG plane 10
12  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5362     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 536A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 53E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 53E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 545E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5466
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54E4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 555A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5562
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 55D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
48  // 84 x0y94 SB_BIG plane 9
12  // 85 x0y94 SB_BIG plane 9
00  // 86 x0y94 SB_DRIVE plane 10,9
48  // 87 x0y94 SB_BIG plane 10
12  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5656     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 565E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 56D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 56DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[6]  _a246  OBF  at x0y95
09  //  1 GPIO_W2_B[6]
01  //  2 GPIO_W2_B[6]
00  //  3 GPIO_W2_B[6]
01  //  4 GPIO_W2_B[6]
00  //  5 GPIO_W2_B[6]
00  //  6 GPIO_W2_B[6]
00  //  7 GPIO_W2_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y95
00  // 10 edge_io_EN1 at x-2y95
00  // 11 edge_io_EN0 at x-2y96
00  // 12 edge_io_EN1 at x-2y96
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
48  // 84 x-1y95 SB_BIG plane 9
12  // 85 x-1y95 SB_BIG plane 9
00  // 86 x-1y95 SB_DRIVE plane 10,9
48  // 87 x-1y95 SB_BIG plane 10
12  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5752     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 575A
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y95 CPE[0]  _a296  C_///AND/
00  //  1 x1y95 CPE[1]
00  //  2 x1y95 CPE[2]
00  //  3 x1y95 CPE[3]
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
00  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
00  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
00  // 15 x1y96 CPE[5]
00  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
00  // 40 x1y95 INMUX plane 2,1
05  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
00  // 58 x2y96 INMUX plane 2,1
05  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
55 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 57C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 57CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5844     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 584C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
48  // 84 x0y98 SB_BIG plane 9
12  // 85 x0y98 SB_BIG plane 9
00  // 86 x0y98 SB_DRIVE plane 10,9
48  // 87 x0y98 SB_BIG plane 10
12  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
31 // y_sel: 97
64 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58CA
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x3y97 CPE[0]
00  //  1 x3y97 CPE[1]
00  //  2 x3y97 CPE[2]
00  //  3 x3y97 CPE[3]
00  //  4 x3y97 CPE[4]
00  //  5 x3y97 CPE[5]
00  //  6 x3y97 CPE[6]
00  //  7 x3y97 CPE[7]
00  //  8 x3y97 CPE[8]
00  //  9 x3y97 CPE[9]
00  // 10 x3y98 CPE[0]
00  // 11 x3y98 CPE[1]
00  // 12 x3y98 CPE[2]
00  // 13 x3y98 CPE[3]
00  // 14 x3y98 CPE[4]
00  // 15 x3y98 CPE[5]
00  // 16 x3y98 CPE[6]
00  // 17 x3y98 CPE[7]
00  // 18 x3y98 CPE[8]
00  // 19 x3y98 CPE[9]
00  // 20 x4y97 CPE[0]
00  // 21 x4y97 CPE[1]
00  // 22 x4y97 CPE[2]
00  // 23 x4y97 CPE[3]
00  // 24 x4y97 CPE[4]
00  // 25 x4y97 CPE[5]
00  // 26 x4y97 CPE[6]
00  // 27 x4y97 CPE[7]
00  // 28 x4y97 CPE[8]
00  // 29 x4y97 CPE[9]
00  // 30 x4y98 CPE[0]
00  // 31 x4y98 CPE[1]
00  // 32 x4y98 CPE[2]
00  // 33 x4y98 CPE[3]
00  // 34 x4y98 CPE[4]
00  // 35 x4y98 CPE[5]
00  // 36 x4y98 CPE[6]
00  // 37 x4y98 CPE[7]
00  // 38 x4y98 CPE[8]
00  // 39 x4y98 CPE[9]
00  // 40 x3y97 INMUX plane 2,1
02  // 41 x3y97 INMUX plane 4,3
B4 // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x5y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
31 // y_sel: 97
BC // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5902
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x5y97 CPE[0]
00  //  1 x5y97 CPE[1]
00  //  2 x5y97 CPE[2]
00  //  3 x5y97 CPE[3]
00  //  4 x5y97 CPE[4]
00  //  5 x5y97 CPE[5]
00  //  6 x5y97 CPE[6]
00  //  7 x5y97 CPE[7]
00  //  8 x5y97 CPE[8]
00  //  9 x5y97 CPE[9]
00  // 10 x5y98 CPE[0]
00  // 11 x5y98 CPE[1]
00  // 12 x5y98 CPE[2]
00  // 13 x5y98 CPE[3]
00  // 14 x5y98 CPE[4]
00  // 15 x5y98 CPE[5]
00  // 16 x5y98 CPE[6]
00  // 17 x5y98 CPE[7]
00  // 18 x5y98 CPE[8]
00  // 19 x5y98 CPE[9]
00  // 20 x6y97 CPE[0]
00  // 21 x6y97 CPE[1]
00  // 22 x6y97 CPE[2]
00  // 23 x6y97 CPE[3]
00  // 24 x6y97 CPE[4]
00  // 25 x6y97 CPE[5]
00  // 26 x6y97 CPE[6]
00  // 27 x6y97 CPE[7]
00  // 28 x6y97 CPE[8]
00  // 29 x6y97 CPE[9]
00  // 30 x6y98 CPE[0]
00  // 31 x6y98 CPE[1]
00  // 32 x6y98 CPE[2]
00  // 33 x6y98 CPE[3]
00  // 34 x6y98 CPE[4]
00  // 35 x6y98 CPE[5]
00  // 36 x6y98 CPE[6]
00  // 37 x6y98 CPE[7]
00  // 38 x6y98 CPE[8]
00  // 39 x6y98 CPE[9]
00  // 40 x5y97 INMUX plane 2,1
00  // 41 x5y97 INMUX plane 4,3
00  // 42 x5y97 INMUX plane 6,5
00  // 43 x5y97 INMUX plane 8,7
00  // 44 x5y97 INMUX plane 10,9
00  // 45 x5y97 INMUX plane 12,11
00  // 46 x5y98 INMUX plane 2,1
00  // 47 x5y98 INMUX plane 4,3
00  // 48 x5y98 INMUX plane 6,5
00  // 49 x5y98 INMUX plane 8,7
00  // 50 x5y98 INMUX plane 10,9
00  // 51 x5y98 INMUX plane 12,11
00  // 52 x6y97 INMUX plane 2,1
00  // 53 x6y97 INMUX plane 4,3
00  // 54 x6y97 INMUX plane 6,5
00  // 55 x6y97 INMUX plane 8,7
00  // 56 x6y97 INMUX plane 10,9
00  // 57 x6y97 INMUX plane 12,11
00  // 58 x6y98 INMUX plane 2,1
00  // 59 x6y98 INMUX plane 4,3
00  // 60 x6y98 INMUX plane 6,5
00  // 61 x6y98 INMUX plane 8,7
00  // 62 x6y98 INMUX plane 10,9
00  // 63 x6y98 INMUX plane 12,11
00  // 64 x5y97 SB_BIG plane 1
00  // 65 x5y97 SB_BIG plane 1
00  // 66 x5y97 SB_DRIVE plane 2,1
00  // 67 x5y97 SB_BIG plane 2
00  // 68 x5y97 SB_BIG plane 2
00  // 69 x5y97 SB_BIG plane 3
0A  // 70 x5y97 SB_BIG plane 3
D7 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x17y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 594F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
31 // y_sel: 97
CC // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5957
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x17y97 CPE[0]
00  //  1 x17y97 CPE[1]
00  //  2 x17y97 CPE[2]
00  //  3 x17y97 CPE[3]
00  //  4 x17y97 CPE[4]
00  //  5 x17y97 CPE[5]
00  //  6 x17y97 CPE[6]
00  //  7 x17y97 CPE[7]
00  //  8 x17y97 CPE[8]
00  //  9 x17y97 CPE[9]
00  // 10 x17y98 CPE[0]
00  // 11 x17y98 CPE[1]
00  // 12 x17y98 CPE[2]
00  // 13 x17y98 CPE[3]
00  // 14 x17y98 CPE[4]
00  // 15 x17y98 CPE[5]
00  // 16 x17y98 CPE[6]
00  // 17 x17y98 CPE[7]
00  // 18 x17y98 CPE[8]
00  // 19 x17y98 CPE[9]
00  // 20 x18y97 CPE[0]
00  // 21 x18y97 CPE[1]
00  // 22 x18y97 CPE[2]
00  // 23 x18y97 CPE[3]
00  // 24 x18y97 CPE[4]
00  // 25 x18y97 CPE[5]
00  // 26 x18y97 CPE[6]
00  // 27 x18y97 CPE[7]
00  // 28 x18y97 CPE[8]
00  // 29 x18y97 CPE[9]
00  // 30 x18y98 CPE[0]
00  // 31 x18y98 CPE[1]
00  // 32 x18y98 CPE[2]
00  // 33 x18y98 CPE[3]
00  // 34 x18y98 CPE[4]
00  // 35 x18y98 CPE[5]
00  // 36 x18y98 CPE[6]
00  // 37 x18y98 CPE[7]
00  // 38 x18y98 CPE[8]
00  // 39 x18y98 CPE[9]
00  // 40 x17y97 INMUX plane 2,1
00  // 41 x17y97 INMUX plane 4,3
00  // 42 x17y97 INMUX plane 6,5
00  // 43 x17y97 INMUX plane 8,7
00  // 44 x17y97 INMUX plane 10,9
00  // 45 x17y97 INMUX plane 12,11
00  // 46 x17y98 INMUX plane 2,1
00  // 47 x17y98 INMUX plane 4,3
00  // 48 x17y98 INMUX plane 6,5
00  // 49 x17y98 INMUX plane 8,7
00  // 50 x17y98 INMUX plane 10,9
00  // 51 x17y98 INMUX plane 12,11
00  // 52 x18y97 INMUX plane 2,1
00  // 53 x18y97 INMUX plane 4,3
00  // 54 x18y97 INMUX plane 6,5
00  // 55 x18y97 INMUX plane 8,7
00  // 56 x18y97 INMUX plane 10,9
00  // 57 x18y97 INMUX plane 12,11
00  // 58 x18y98 INMUX plane 2,1
00  // 59 x18y98 INMUX plane 4,3
00  // 60 x18y98 INMUX plane 6,5
00  // 61 x18y98 INMUX plane 8,7
00  // 62 x18y98 INMUX plane 10,9
00  // 63 x18y98 INMUX plane 12,11
00  // 64 x17y97 SB_BIG plane 1
00  // 65 x17y97 SB_BIG plane 1
00  // 66 x17y97 SB_DRIVE plane 2,1
00  // 67 x17y97 SB_BIG plane 2
00  // 68 x17y97 SB_BIG plane 2
00  // 69 x17y97 SB_BIG plane 3
0C  // 70 x17y97 SB_BIG plane 3
04  // 71 x17y97 SB_DRIVE plane 4,3
CF // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x29y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
31 // y_sel: 97
1C // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59AD
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x29y97 CPE[0]
00  //  1 x29y97 CPE[1]
00  //  2 x29y97 CPE[2]
00  //  3 x29y97 CPE[3]
00  //  4 x29y97 CPE[4]
00  //  5 x29y97 CPE[5]
00  //  6 x29y97 CPE[6]
00  //  7 x29y97 CPE[7]
00  //  8 x29y97 CPE[8]
00  //  9 x29y97 CPE[9]
00  // 10 x29y98 CPE[0]
00  // 11 x29y98 CPE[1]
00  // 12 x29y98 CPE[2]
00  // 13 x29y98 CPE[3]
00  // 14 x29y98 CPE[4]
00  // 15 x29y98 CPE[5]
00  // 16 x29y98 CPE[6]
00  // 17 x29y98 CPE[7]
00  // 18 x29y98 CPE[8]
00  // 19 x29y98 CPE[9]
00  // 20 x30y97 CPE[0]
00  // 21 x30y97 CPE[1]
00  // 22 x30y97 CPE[2]
00  // 23 x30y97 CPE[3]
00  // 24 x30y97 CPE[4]
00  // 25 x30y97 CPE[5]
00  // 26 x30y97 CPE[6]
00  // 27 x30y97 CPE[7]
00  // 28 x30y97 CPE[8]
00  // 29 x30y97 CPE[9]
00  // 30 x30y98 CPE[0]
00  // 31 x30y98 CPE[1]
00  // 32 x30y98 CPE[2]
00  // 33 x30y98 CPE[3]
00  // 34 x30y98 CPE[4]
00  // 35 x30y98 CPE[5]
00  // 36 x30y98 CPE[6]
00  // 37 x30y98 CPE[7]
00  // 38 x30y98 CPE[8]
00  // 39 x30y98 CPE[9]
00  // 40 x29y97 INMUX plane 2,1
00  // 41 x29y97 INMUX plane 4,3
00  // 42 x29y97 INMUX plane 6,5
00  // 43 x29y97 INMUX plane 8,7
00  // 44 x29y97 INMUX plane 10,9
00  // 45 x29y97 INMUX plane 12,11
00  // 46 x29y98 INMUX plane 2,1
00  // 47 x29y98 INMUX plane 4,3
00  // 48 x29y98 INMUX plane 6,5
00  // 49 x29y98 INMUX plane 8,7
00  // 50 x29y98 INMUX plane 10,9
00  // 51 x29y98 INMUX plane 12,11
00  // 52 x30y97 INMUX plane 2,1
00  // 53 x30y97 INMUX plane 4,3
00  // 54 x30y97 INMUX plane 6,5
00  // 55 x30y97 INMUX plane 8,7
00  // 56 x30y97 INMUX plane 10,9
00  // 57 x30y97 INMUX plane 12,11
00  // 58 x30y98 INMUX plane 2,1
00  // 59 x30y98 INMUX plane 4,3
00  // 60 x30y98 INMUX plane 6,5
00  // 61 x30y98 INMUX plane 8,7
00  // 62 x30y98 INMUX plane 10,9
00  // 63 x30y98 INMUX plane 12,11
00  // 64 x29y97 SB_BIG plane 1
00  // 65 x29y97 SB_BIG plane 1
00  // 66 x29y97 SB_DRIVE plane 2,1
00  // 67 x29y97 SB_BIG plane 2
00  // 68 x29y97 SB_BIG plane 2
00  // 69 x29y97 SB_BIG plane 3
00  // 70 x29y97 SB_BIG plane 3
00  // 71 x29y97 SB_DRIVE plane 4,3
00  // 72 x29y97 SB_BIG plane 4
00  // 73 x29y97 SB_BIG plane 4
00  // 74 x29y97 SB_BIG plane 5
00  // 75 x29y97 SB_BIG plane 5
00  // 76 x29y97 SB_DRIVE plane 6,5
00  // 77 x29y97 SB_BIG plane 6
00  // 78 x29y97 SB_BIG plane 6
00  // 79 x29y97 SB_BIG plane 7
00  // 80 x29y97 SB_BIG plane 7
00  // 81 x29y97 SB_DRIVE plane 8,7
00  // 82 x29y97 SB_BIG plane 8
00  // 83 x29y97 SB_BIG plane 8
00  // 84 x29y97 SB_BIG plane 9
00  // 85 x29y97 SB_BIG plane 9
00  // 86 x29y97 SB_DRIVE plane 10,9
00  // 87 x29y97 SB_BIG plane 10
00  // 88 x29y97 SB_BIG plane 10
00  // 89 x29y97 SB_BIG plane 11
00  // 90 x29y97 SB_BIG plane 11
00  // 91 x29y97 SB_DRIVE plane 12,11
00  // 92 x29y97 SB_BIG plane 12
00  // 93 x29y97 SB_BIG plane 12
00  // 94 x30y98 SB_SML plane 1
00  // 95 x30y98 SB_SML plane 2,1
00  // 96 x30y98 SB_SML plane 2
00  // 97 x30y98 SB_SML plane 3
00  // 98 x30y98 SB_SML plane 4,3
00  // 99 x30y98 SB_SML plane 4
00  // 100 x30y98 SB_SML plane 5
00  // 101 x30y98 SB_SML plane 6,5
00  // 102 x30y98 SB_SML plane 6
00  // 103 x30y98 SB_SML plane 7
00  // 104 x30y98 SB_SML plane 8,7
00  // 105 x30y98 SB_SML plane 8
00  // 106 x30y98 SB_SML plane 9
00  // 107 x30y98 SB_SML plane 10,9
00  // 108 x30y98 SB_SML plane 10
24  // 109 x30y98 SB_SML plane 11
C7 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x33y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
31 // y_sel: 97
9D // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A29
63 // Length: 99
00 // -- CRC low byte
69 // -- CRC high byte
00  //  0 x33y97 CPE[0]
00  //  1 x33y97 CPE[1]
00  //  2 x33y97 CPE[2]
00  //  3 x33y97 CPE[3]
00  //  4 x33y97 CPE[4]
00  //  5 x33y97 CPE[5]
00  //  6 x33y97 CPE[6]
00  //  7 x33y97 CPE[7]
00  //  8 x33y97 CPE[8]
00  //  9 x33y97 CPE[9]
00  // 10 x33y98 CPE[0]
00  // 11 x33y98 CPE[1]
00  // 12 x33y98 CPE[2]
00  // 13 x33y98 CPE[3]
00  // 14 x33y98 CPE[4]
00  // 15 x33y98 CPE[5]
00  // 16 x33y98 CPE[6]
00  // 17 x33y98 CPE[7]
00  // 18 x33y98 CPE[8]
00  // 19 x33y98 CPE[9]
00  // 20 x34y97 CPE[0]
00  // 21 x34y97 CPE[1]
00  // 22 x34y97 CPE[2]
00  // 23 x34y97 CPE[3]
00  // 24 x34y97 CPE[4]
00  // 25 x34y97 CPE[5]
00  // 26 x34y97 CPE[6]
00  // 27 x34y97 CPE[7]
00  // 28 x34y97 CPE[8]
00  // 29 x34y97 CPE[9]
00  // 30 x34y98 CPE[0]
00  // 31 x34y98 CPE[1]
00  // 32 x34y98 CPE[2]
00  // 33 x34y98 CPE[3]
00  // 34 x34y98 CPE[4]
00  // 35 x34y98 CPE[5]
00  // 36 x34y98 CPE[6]
00  // 37 x34y98 CPE[7]
00  // 38 x34y98 CPE[8]
00  // 39 x34y98 CPE[9]
00  // 40 x33y97 INMUX plane 2,1
00  // 41 x33y97 INMUX plane 4,3
00  // 42 x33y97 INMUX plane 6,5
00  // 43 x33y97 INMUX plane 8,7
00  // 44 x33y97 INMUX plane 10,9
00  // 45 x33y97 INMUX plane 12,11
00  // 46 x33y98 INMUX plane 2,1
00  // 47 x33y98 INMUX plane 4,3
00  // 48 x33y98 INMUX plane 6,5
00  // 49 x33y98 INMUX plane 8,7
00  // 50 x33y98 INMUX plane 10,9
00  // 51 x33y98 INMUX plane 12,11
00  // 52 x34y97 INMUX plane 2,1
00  // 53 x34y97 INMUX plane 4,3
00  // 54 x34y97 INMUX plane 6,5
00  // 55 x34y97 INMUX plane 8,7
00  // 56 x34y97 INMUX plane 10,9
00  // 57 x34y97 INMUX plane 12,11
00  // 58 x34y98 INMUX plane 2,1
00  // 59 x34y98 INMUX plane 4,3
00  // 60 x34y98 INMUX plane 6,5
00  // 61 x34y98 INMUX plane 8,7
00  // 62 x34y98 INMUX plane 10,9
00  // 63 x34y98 INMUX plane 12,11
00  // 64 x33y97 SB_BIG plane 1
00  // 65 x33y97 SB_BIG plane 1
00  // 66 x33y97 SB_DRIVE plane 2,1
00  // 67 x33y97 SB_BIG plane 2
00  // 68 x33y97 SB_BIG plane 2
04  // 69 x33y97 SB_BIG plane 3
02  // 70 x33y97 SB_BIG plane 3
04  // 71 x33y97 SB_DRIVE plane 4,3
00  // 72 x33y97 SB_BIG plane 4
00  // 73 x33y97 SB_BIG plane 4
00  // 74 x33y97 SB_BIG plane 5
00  // 75 x33y97 SB_BIG plane 5
00  // 76 x33y97 SB_DRIVE plane 6,5
00  // 77 x33y97 SB_BIG plane 6
00  // 78 x33y97 SB_BIG plane 6
00  // 79 x33y97 SB_BIG plane 7
00  // 80 x33y97 SB_BIG plane 7
00  // 81 x33y97 SB_DRIVE plane 8,7
00  // 82 x33y97 SB_BIG plane 8
00  // 83 x33y97 SB_BIG plane 8
00  // 84 x33y97 SB_BIG plane 9
00  // 85 x33y97 SB_BIG plane 9
00  // 86 x33y97 SB_DRIVE plane 10,9
00  // 87 x33y97 SB_BIG plane 10
00  // 88 x33y97 SB_BIG plane 10
00  // 89 x33y97 SB_BIG plane 11
00  // 90 x33y97 SB_BIG plane 11
00  // 91 x33y97 SB_DRIVE plane 12,11
00  // 92 x33y97 SB_BIG plane 12
00  // 93 x33y97 SB_BIG plane 12
00  // 94 x34y98 SB_SML plane 1
00  // 95 x34y98 SB_SML plane 2,1
00  // 96 x34y98 SB_SML plane 2
03  // 97 x34y98 SB_SML plane 3
04  // 98 x34y98 SB_SML plane 4,3
7F // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A9A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B10     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B18
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_W2_B[7]  _a244  IBF  at x0y99
00  //  1 GPIO_W2_B[7]
00  //  2 GPIO_W2_B[7]
00  //  3 GPIO_W2_B[7]
00  //  4 GPIO_W2_B[7]
00  //  5 GPIO_W2_B[7]
01  //  6 GPIO_W2_B[7]
00  //  7 GPIO_W2_B[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y99
00  // 10 edge_io_EN1 at x-2y99
00  // 11 edge_io_EN0 at x-2y100
00  // 12 edge_io_EN1 at x-2y100
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
00  // 66 x-1y99 SB_DRIVE plane 2,1
48  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
00  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
12  // 73 x-1y99 SB_BIG plane 4
48  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
00  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
12  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
00  // 81 x-1y99 SB_DRIVE plane 8,7
48  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
48  // 84 x-1y99 SB_BIG plane 9
12  // 85 x-1y99 SB_BIG plane 9
00  // 86 x-1y99 SB_DRIVE plane 10,9
48  // 87 x-1y99 SB_BIG plane 10
12  // 88 x-1y99 SB_BIG plane 10
41  // 89 x-1y99 SB_BIG plane 11
12  // 90 x-1y99 SB_BIG plane 11
01  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
BB // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B8E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
32 // y_sel: 99
97 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B96
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x1y99 CPE[0]
00  //  1 x1y99 CPE[1]
00  //  2 x1y99 CPE[2]
00  //  3 x1y99 CPE[3]
00  //  4 x1y99 CPE[4]
00  //  5 x1y99 CPE[5]
00  //  6 x1y99 CPE[6]
00  //  7 x1y99 CPE[7]
00  //  8 x1y99 CPE[8]
00  //  9 x1y99 CPE[9]
00  // 10 x1y100 CPE[0]
00  // 11 x1y100 CPE[1]
00  // 12 x1y100 CPE[2]
00  // 13 x1y100 CPE[3]
00  // 14 x1y100 CPE[4]
00  // 15 x1y100 CPE[5]
00  // 16 x1y100 CPE[6]
00  // 17 x1y100 CPE[7]
00  // 18 x1y100 CPE[8]
00  // 19 x1y100 CPE[9]
00  // 20 x2y99 CPE[0]
00  // 21 x2y99 CPE[1]
00  // 22 x2y99 CPE[2]
00  // 23 x2y99 CPE[3]
00  // 24 x2y99 CPE[4]
00  // 25 x2y99 CPE[5]
00  // 26 x2y99 CPE[6]
00  // 27 x2y99 CPE[7]
00  // 28 x2y99 CPE[8]
00  // 29 x2y99 CPE[9]
00  // 30 x2y100 CPE[0]
00  // 31 x2y100 CPE[1]
00  // 32 x2y100 CPE[2]
00  // 33 x2y100 CPE[3]
00  // 34 x2y100 CPE[4]
00  // 35 x2y100 CPE[5]
00  // 36 x2y100 CPE[6]
00  // 37 x2y100 CPE[7]
00  // 38 x2y100 CPE[8]
00  // 39 x2y100 CPE[9]
00  // 40 x1y99 INMUX plane 2,1
00  // 41 x1y99 INMUX plane 4,3
00  // 42 x1y99 INMUX plane 6,5
00  // 43 x1y99 INMUX plane 8,7
00  // 44 x1y99 INMUX plane 10,9
01  // 45 x1y99 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5BCA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
32 // y_sel: 99
3F // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5BD2
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y99 CPE[0]
00  //  1 x19y99 CPE[1]
00  //  2 x19y99 CPE[2]
00  //  3 x19y99 CPE[3]
00  //  4 x19y99 CPE[4]
00  //  5 x19y99 CPE[5]
00  //  6 x19y99 CPE[6]
00  //  7 x19y99 CPE[7]
00  //  8 x19y99 CPE[8]
00  //  9 x19y99 CPE[9]
00  // 10 x19y100 CPE[0]
00  // 11 x19y100 CPE[1]
00  // 12 x19y100 CPE[2]
00  // 13 x19y100 CPE[3]
00  // 14 x19y100 CPE[4]
00  // 15 x19y100 CPE[5]
00  // 16 x19y100 CPE[6]
00  // 17 x19y100 CPE[7]
00  // 18 x19y100 CPE[8]
00  // 19 x19y100 CPE[9]
00  // 20 x20y99 CPE[0]
00  // 21 x20y99 CPE[1]
00  // 22 x20y99 CPE[2]
00  // 23 x20y99 CPE[3]
00  // 24 x20y99 CPE[4]
00  // 25 x20y99 CPE[5]
00  // 26 x20y99 CPE[6]
00  // 27 x20y99 CPE[7]
00  // 28 x20y99 CPE[8]
00  // 29 x20y99 CPE[9]
00  // 30 x20y100 CPE[0]
00  // 31 x20y100 CPE[1]
00  // 32 x20y100 CPE[2]
00  // 33 x20y100 CPE[3]
00  // 34 x20y100 CPE[4]
00  // 35 x20y100 CPE[5]
00  // 36 x20y100 CPE[6]
00  // 37 x20y100 CPE[7]
00  // 38 x20y100 CPE[8]
00  // 39 x20y100 CPE[9]
00  // 40 x19y99 INMUX plane 2,1
00  // 41 x19y99 INMUX plane 4,3
00  // 42 x19y99 INMUX plane 6,5
00  // 43 x19y99 INMUX plane 8,7
00  // 44 x19y99 INMUX plane 10,9
00  // 45 x19y99 INMUX plane 12,11
00  // 46 x19y100 INMUX plane 2,1
00  // 47 x19y100 INMUX plane 4,3
00  // 48 x19y100 INMUX plane 6,5
00  // 49 x19y100 INMUX plane 8,7
00  // 50 x19y100 INMUX plane 10,9
00  // 51 x19y100 INMUX plane 12,11
00  // 52 x20y99 INMUX plane 2,1
00  // 53 x20y99 INMUX plane 4,3
00  // 54 x20y99 INMUX plane 6,5
00  // 55 x20y99 INMUX plane 8,7
00  // 56 x20y99 INMUX plane 10,9
01  // 57 x20y99 INMUX plane 12,11
00  // 58 x20y100 INMUX plane 2,1
00  // 59 x20y100 INMUX plane 4,3
00  // 60 x20y100 INMUX plane 6,5
00  // 61 x20y100 INMUX plane 8,7
00  // 62 x20y100 INMUX plane 10,9
00  // 63 x20y100 INMUX plane 12,11
00  // 64 x19y99 SB_BIG plane 1
00  // 65 x19y99 SB_BIG plane 1
00  // 66 x19y99 SB_DRIVE plane 2,1
00  // 67 x19y99 SB_BIG plane 2
00  // 68 x19y99 SB_BIG plane 2
00  // 69 x19y99 SB_BIG plane 3
00  // 70 x19y99 SB_BIG plane 3
00  // 71 x19y99 SB_DRIVE plane 4,3
00  // 72 x19y99 SB_BIG plane 4
00  // 73 x19y99 SB_BIG plane 4
00  // 74 x19y99 SB_BIG plane 5
00  // 75 x19y99 SB_BIG plane 5
00  // 76 x19y99 SB_DRIVE plane 6,5
00  // 77 x19y99 SB_BIG plane 6
00  // 78 x19y99 SB_BIG plane 6
00  // 79 x19y99 SB_BIG plane 7
00  // 80 x19y99 SB_BIG plane 7
00  // 81 x19y99 SB_DRIVE plane 8,7
00  // 82 x19y99 SB_BIG plane 8
00  // 83 x19y99 SB_BIG plane 8
00  // 84 x19y99 SB_BIG plane 9
00  // 85 x19y99 SB_BIG plane 9
00  // 86 x19y99 SB_DRIVE plane 10,9
00  // 87 x19y99 SB_BIG plane 10
00  // 88 x19y99 SB_BIG plane 10
39  // 89 x19y99 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x21y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
32 // y_sel: 99
E7 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C3A
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y99 CPE[0]
00  //  1 x21y99 CPE[1]
00  //  2 x21y99 CPE[2]
00  //  3 x21y99 CPE[3]
00  //  4 x21y99 CPE[4]
00  //  5 x21y99 CPE[5]
00  //  6 x21y99 CPE[6]
00  //  7 x21y99 CPE[7]
00  //  8 x21y99 CPE[8]
00  //  9 x21y99 CPE[9]
00  // 10 x21y100 CPE[0]
00  // 11 x21y100 CPE[1]
00  // 12 x21y100 CPE[2]
00  // 13 x21y100 CPE[3]
00  // 14 x21y100 CPE[4]
00  // 15 x21y100 CPE[5]
00  // 16 x21y100 CPE[6]
00  // 17 x21y100 CPE[7]
00  // 18 x21y100 CPE[8]
00  // 19 x21y100 CPE[9]
00  // 20 x22y99 CPE[0]
00  // 21 x22y99 CPE[1]
00  // 22 x22y99 CPE[2]
00  // 23 x22y99 CPE[3]
00  // 24 x22y99 CPE[4]
00  // 25 x22y99 CPE[5]
00  // 26 x22y99 CPE[6]
00  // 27 x22y99 CPE[7]
00  // 28 x22y99 CPE[8]
00  // 29 x22y99 CPE[9]
00  // 30 x22y100 CPE[0]
00  // 31 x22y100 CPE[1]
00  // 32 x22y100 CPE[2]
00  // 33 x22y100 CPE[3]
00  // 34 x22y100 CPE[4]
00  // 35 x22y100 CPE[5]
00  // 36 x22y100 CPE[6]
00  // 37 x22y100 CPE[7]
00  // 38 x22y100 CPE[8]
00  // 39 x22y100 CPE[9]
00  // 40 x21y99 INMUX plane 2,1
00  // 41 x21y99 INMUX plane 4,3
00  // 42 x21y99 INMUX plane 6,5
00  // 43 x21y99 INMUX plane 8,7
00  // 44 x21y99 INMUX plane 10,9
01  // 45 x21y99 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x23y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C6E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
32 // y_sel: 99
EF // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C76
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y99 CPE[0]
00  //  1 x23y99 CPE[1]
00  //  2 x23y99 CPE[2]
00  //  3 x23y99 CPE[3]
00  //  4 x23y99 CPE[4]
00  //  5 x23y99 CPE[5]
00  //  6 x23y99 CPE[6]
00  //  7 x23y99 CPE[7]
00  //  8 x23y99 CPE[8]
00  //  9 x23y99 CPE[9]
00  // 10 x23y100 CPE[0]
00  // 11 x23y100 CPE[1]
00  // 12 x23y100 CPE[2]
00  // 13 x23y100 CPE[3]
00  // 14 x23y100 CPE[4]
00  // 15 x23y100 CPE[5]
00  // 16 x23y100 CPE[6]
00  // 17 x23y100 CPE[7]
00  // 18 x23y100 CPE[8]
00  // 19 x23y100 CPE[9]
00  // 20 x24y99 CPE[0]
00  // 21 x24y99 CPE[1]
00  // 22 x24y99 CPE[2]
00  // 23 x24y99 CPE[3]
00  // 24 x24y99 CPE[4]
00  // 25 x24y99 CPE[5]
00  // 26 x24y99 CPE[6]
00  // 27 x24y99 CPE[7]
00  // 28 x24y99 CPE[8]
00  // 29 x24y99 CPE[9]
00  // 30 x24y100 CPE[0]
00  // 31 x24y100 CPE[1]
00  // 32 x24y100 CPE[2]
00  // 33 x24y100 CPE[3]
00  // 34 x24y100 CPE[4]
00  // 35 x24y100 CPE[5]
00  // 36 x24y100 CPE[6]
00  // 37 x24y100 CPE[7]
00  // 38 x24y100 CPE[8]
00  // 39 x24y100 CPE[9]
00  // 40 x23y99 INMUX plane 2,1
00  // 41 x23y99 INMUX plane 4,3
00  // 42 x23y99 INMUX plane 6,5
00  // 43 x23y99 INMUX plane 8,7
00  // 44 x23y99 INMUX plane 10,9
00  // 45 x23y99 INMUX plane 12,11
00  // 46 x23y100 INMUX plane 2,1
00  // 47 x23y100 INMUX plane 4,3
00  // 48 x23y100 INMUX plane 6,5
00  // 49 x23y100 INMUX plane 8,7
00  // 50 x23y100 INMUX plane 10,9
00  // 51 x23y100 INMUX plane 12,11
00  // 52 x24y99 INMUX plane 2,1
00  // 53 x24y99 INMUX plane 4,3
00  // 54 x24y99 INMUX plane 6,5
00  // 55 x24y99 INMUX plane 8,7
00  // 56 x24y99 INMUX plane 10,9
00  // 57 x24y99 INMUX plane 12,11
00  // 58 x24y100 INMUX plane 2,1
00  // 59 x24y100 INMUX plane 4,3
00  // 60 x24y100 INMUX plane 6,5
00  // 61 x24y100 INMUX plane 8,7
00  // 62 x24y100 INMUX plane 10,9
00  // 63 x24y100 INMUX plane 12,11
00  // 64 x23y99 SB_BIG plane 1
00  // 65 x23y99 SB_BIG plane 1
00  // 66 x23y99 SB_DRIVE plane 2,1
00  // 67 x23y99 SB_BIG plane 2
00  // 68 x23y99 SB_BIG plane 2
00  // 69 x23y99 SB_BIG plane 3
00  // 70 x23y99 SB_BIG plane 3
00  // 71 x23y99 SB_DRIVE plane 4,3
00  // 72 x23y99 SB_BIG plane 4
00  // 73 x23y99 SB_BIG plane 4
00  // 74 x23y99 SB_BIG plane 5
00  // 75 x23y99 SB_BIG plane 5
00  // 76 x23y99 SB_DRIVE plane 6,5
00  // 77 x23y99 SB_BIG plane 6
00  // 78 x23y99 SB_BIG plane 6
00  // 79 x23y99 SB_BIG plane 7
00  // 80 x23y99 SB_BIG plane 7
00  // 81 x23y99 SB_DRIVE plane 8,7
00  // 82 x23y99 SB_BIG plane 8
00  // 83 x23y99 SB_BIG plane 8
00  // 84 x23y99 SB_BIG plane 9
00  // 85 x23y99 SB_BIG plane 9
00  // 86 x23y99 SB_DRIVE plane 10,9
00  // 87 x23y99 SB_BIG plane 10
00  // 88 x23y99 SB_BIG plane 10
00  // 89 x23y99 SB_BIG plane 11
00  // 90 x23y99 SB_BIG plane 11
04  // 91 x23y99 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x29y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CD8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
32 // y_sel: 99
87 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CE0
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x29y99 CPE[0]
00  //  1 x29y99 CPE[1]
00  //  2 x29y99 CPE[2]
00  //  3 x29y99 CPE[3]
00  //  4 x29y99 CPE[4]
00  //  5 x29y99 CPE[5]
00  //  6 x29y99 CPE[6]
00  //  7 x29y99 CPE[7]
00  //  8 x29y99 CPE[8]
00  //  9 x29y99 CPE[9]
00  // 10 x29y100 CPE[0]
00  // 11 x29y100 CPE[1]
00  // 12 x29y100 CPE[2]
00  // 13 x29y100 CPE[3]
00  // 14 x29y100 CPE[4]
00  // 15 x29y100 CPE[5]
00  // 16 x29y100 CPE[6]
00  // 17 x29y100 CPE[7]
00  // 18 x29y100 CPE[8]
00  // 19 x29y100 CPE[9]
00  // 20 x30y99 CPE[0]
00  // 21 x30y99 CPE[1]
00  // 22 x30y99 CPE[2]
00  // 23 x30y99 CPE[3]
00  // 24 x30y99 CPE[4]
00  // 25 x30y99 CPE[5]
00  // 26 x30y99 CPE[6]
00  // 27 x30y99 CPE[7]
00  // 28 x30y99 CPE[8]
00  // 29 x30y99 CPE[9]
00  // 30 x30y100 CPE[0]
00  // 31 x30y100 CPE[1]
00  // 32 x30y100 CPE[2]
00  // 33 x30y100 CPE[3]
00  // 34 x30y100 CPE[4]
00  // 35 x30y100 CPE[5]
00  // 36 x30y100 CPE[6]
00  // 37 x30y100 CPE[7]
00  // 38 x30y100 CPE[8]
00  // 39 x30y100 CPE[9]
00  // 40 x29y99 INMUX plane 2,1
00  // 41 x29y99 INMUX plane 4,3
00  // 42 x29y99 INMUX plane 6,5
00  // 43 x29y99 INMUX plane 8,7
00  // 44 x29y99 INMUX plane 10,9
00  // 45 x29y99 INMUX plane 12,11
00  // 46 x29y100 INMUX plane 2,1
00  // 47 x29y100 INMUX plane 4,3
00  // 48 x29y100 INMUX plane 6,5
00  // 49 x29y100 INMUX plane 8,7
00  // 50 x29y100 INMUX plane 10,9
00  // 51 x29y100 INMUX plane 12,11
00  // 52 x30y99 INMUX plane 2,1
00  // 53 x30y99 INMUX plane 4,3
00  // 54 x30y99 INMUX plane 6,5
00  // 55 x30y99 INMUX plane 8,7
00  // 56 x30y99 INMUX plane 10,9
00  // 57 x30y99 INMUX plane 12,11
00  // 58 x30y100 INMUX plane 2,1
00  // 59 x30y100 INMUX plane 4,3
00  // 60 x30y100 INMUX plane 6,5
00  // 61 x30y100 INMUX plane 8,7
00  // 62 x30y100 INMUX plane 10,9
00  // 63 x30y100 INMUX plane 12,11
00  // 64 x30y100 SB_BIG plane 1
00  // 65 x30y100 SB_BIG plane 1
00  // 66 x30y100 SB_DRIVE plane 2,1
00  // 67 x30y100 SB_BIG plane 2
00  // 68 x30y100 SB_BIG plane 2
00  // 69 x30y100 SB_BIG plane 3
00  // 70 x30y100 SB_BIG plane 3
00  // 71 x30y100 SB_DRIVE plane 4,3
00  // 72 x30y100 SB_BIG plane 4
00  // 73 x30y100 SB_BIG plane 4
00  // 74 x30y100 SB_BIG plane 5
00  // 75 x30y100 SB_BIG plane 5
00  // 76 x30y100 SB_DRIVE plane 6,5
00  // 77 x30y100 SB_BIG plane 6
00  // 78 x30y100 SB_BIG plane 6
00  // 79 x30y100 SB_BIG plane 7
00  // 80 x30y100 SB_BIG plane 7
00  // 81 x30y100 SB_DRIVE plane 8,7
00  // 82 x30y100 SB_BIG plane 8
00  // 83 x30y100 SB_BIG plane 8
00  // 84 x30y100 SB_BIG plane 9
00  // 85 x30y100 SB_BIG plane 9
00  // 86 x30y100 SB_DRIVE plane 10,9
00  // 87 x30y100 SB_BIG plane 10
00  // 88 x30y100 SB_BIG plane 10
80  // 89 x30y100 SB_BIG plane 11
B2 // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x31y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D40     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
32 // y_sel: 99
DE // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D48
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x31y99 CPE[0]
00  //  1 x31y99 CPE[1]
00  //  2 x31y99 CPE[2]
00  //  3 x31y99 CPE[3]
00  //  4 x31y99 CPE[4]
00  //  5 x31y99 CPE[5]
00  //  6 x31y99 CPE[6]
00  //  7 x31y99 CPE[7]
00  //  8 x31y99 CPE[8]
00  //  9 x31y99 CPE[9]
00  // 10 x31y100 CPE[0]
00  // 11 x31y100 CPE[1]
00  // 12 x31y100 CPE[2]
00  // 13 x31y100 CPE[3]
00  // 14 x31y100 CPE[4]
00  // 15 x31y100 CPE[5]
00  // 16 x31y100 CPE[6]
00  // 17 x31y100 CPE[7]
00  // 18 x31y100 CPE[8]
00  // 19 x31y100 CPE[9]
00  // 20 x32y99 CPE[0]
00  // 21 x32y99 CPE[1]
00  // 22 x32y99 CPE[2]
00  // 23 x32y99 CPE[3]
00  // 24 x32y99 CPE[4]
00  // 25 x32y99 CPE[5]
00  // 26 x32y99 CPE[6]
00  // 27 x32y99 CPE[7]
00  // 28 x32y99 CPE[8]
00  // 29 x32y99 CPE[9]
00  // 30 x32y100 CPE[0]
00  // 31 x32y100 CPE[1]
00  // 32 x32y100 CPE[2]
00  // 33 x32y100 CPE[3]
00  // 34 x32y100 CPE[4]
00  // 35 x32y100 CPE[5]
00  // 36 x32y100 CPE[6]
00  // 37 x32y100 CPE[7]
00  // 38 x32y100 CPE[8]
00  // 39 x32y100 CPE[9]
00  // 40 x31y99 INMUX plane 2,1
00  // 41 x31y99 INMUX plane 4,3
00  // 42 x31y99 INMUX plane 6,5
00  // 43 x31y99 INMUX plane 8,7
00  // 44 x31y99 INMUX plane 10,9
00  // 45 x31y99 INMUX plane 12,11
00  // 46 x31y100 INMUX plane 2,1
00  // 47 x31y100 INMUX plane 4,3
00  // 48 x31y100 INMUX plane 6,5
00  // 49 x31y100 INMUX plane 8,7
00  // 50 x31y100 INMUX plane 10,9
00  // 51 x31y100 INMUX plane 12,11
00  // 52 x32y99 INMUX plane 2,1
00  // 53 x32y99 INMUX plane 4,3
00  // 54 x32y99 INMUX plane 6,5
00  // 55 x32y99 INMUX plane 8,7
00  // 56 x32y99 INMUX plane 10,9
01  // 57 x32y99 INMUX plane 12,11
00  // 58 x32y100 INMUX plane 2,1
00  // 59 x32y100 INMUX plane 4,3
00  // 60 x32y100 INMUX plane 6,5
00  // 61 x32y100 INMUX plane 8,7
00  // 62 x32y100 INMUX plane 10,9
00  // 63 x32y100 INMUX plane 12,11
00  // 64 x31y99 SB_BIG plane 1
00  // 65 x31y99 SB_BIG plane 1
00  // 66 x31y99 SB_DRIVE plane 2,1
00  // 67 x31y99 SB_BIG plane 2
00  // 68 x31y99 SB_BIG plane 2
00  // 69 x31y99 SB_BIG plane 3
00  // 70 x31y99 SB_BIG plane 3
00  // 71 x31y99 SB_DRIVE plane 4,3
00  // 72 x31y99 SB_BIG plane 4
00  // 73 x31y99 SB_BIG plane 4
00  // 74 x31y99 SB_BIG plane 5
00  // 75 x31y99 SB_BIG plane 5
00  // 76 x31y99 SB_DRIVE plane 6,5
00  // 77 x31y99 SB_BIG plane 6
00  // 78 x31y99 SB_BIG plane 6
00  // 79 x31y99 SB_BIG plane 7
00  // 80 x31y99 SB_BIG plane 7
00  // 81 x31y99 SB_DRIVE plane 8,7
00  // 82 x31y99 SB_BIG plane 8
00  // 83 x31y99 SB_BIG plane 8
00  // 84 x31y99 SB_BIG plane 9
00  // 85 x31y99 SB_BIG plane 9
00  // 86 x31y99 SB_DRIVE plane 10,9
00  // 87 x31y99 SB_BIG plane 10
00  // 88 x31y99 SB_BIG plane 10
68  // 89 x31y99 SB_BIG plane 11
97 // -- CRC low byte
1F // -- CRC high byte


// Config Latches on x33y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DA8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
32 // y_sel: 99
06 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DB0
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x33y99 CPE[0]
00  //  1 x33y99 CPE[1]
00  //  2 x33y99 CPE[2]
00  //  3 x33y99 CPE[3]
00  //  4 x33y99 CPE[4]
00  //  5 x33y99 CPE[5]
00  //  6 x33y99 CPE[6]
00  //  7 x33y99 CPE[7]
00  //  8 x33y99 CPE[8]
00  //  9 x33y99 CPE[9]
00  // 10 x33y100 CPE[0]
00  // 11 x33y100 CPE[1]
00  // 12 x33y100 CPE[2]
00  // 13 x33y100 CPE[3]
00  // 14 x33y100 CPE[4]
00  // 15 x33y100 CPE[5]
00  // 16 x33y100 CPE[6]
00  // 17 x33y100 CPE[7]
00  // 18 x33y100 CPE[8]
00  // 19 x33y100 CPE[9]
00  // 20 x34y99 CPE[0]
00  // 21 x34y99 CPE[1]
00  // 22 x34y99 CPE[2]
00  // 23 x34y99 CPE[3]
00  // 24 x34y99 CPE[4]
00  // 25 x34y99 CPE[5]
00  // 26 x34y99 CPE[6]
00  // 27 x34y99 CPE[7]
00  // 28 x34y99 CPE[8]
00  // 29 x34y99 CPE[9]
00  // 30 x34y100 CPE[0]
00  // 31 x34y100 CPE[1]
00  // 32 x34y100 CPE[2]
00  // 33 x34y100 CPE[3]
00  // 34 x34y100 CPE[4]
00  // 35 x34y100 CPE[5]
00  // 36 x34y100 CPE[6]
00  // 37 x34y100 CPE[7]
00  // 38 x34y100 CPE[8]
00  // 39 x34y100 CPE[9]
00  // 40 x33y99 INMUX plane 2,1
00  // 41 x33y99 INMUX plane 4,3
00  // 42 x33y99 INMUX plane 6,5
00  // 43 x33y99 INMUX plane 8,7
00  // 44 x33y99 INMUX plane 10,9
01  // 45 x33y99 INMUX plane 12,11
00  // 46 x33y100 INMUX plane 2,1
00  // 47 x33y100 INMUX plane 4,3
00  // 48 x33y100 INMUX plane 6,5
00  // 49 x33y100 INMUX plane 8,7
00  // 50 x33y100 INMUX plane 10,9
00  // 51 x33y100 INMUX plane 12,11
00  // 52 x34y99 INMUX plane 2,1
00  // 53 x34y99 INMUX plane 4,3
00  // 54 x34y99 INMUX plane 6,5
00  // 55 x34y99 INMUX plane 8,7
00  // 56 x34y99 INMUX plane 10,9
00  // 57 x34y99 INMUX plane 12,11
00  // 58 x34y100 INMUX plane 2,1
00  // 59 x34y100 INMUX plane 4,3
00  // 60 x34y100 INMUX plane 6,5
00  // 61 x34y100 INMUX plane 8,7
00  // 62 x34y100 INMUX plane 10,9
00  // 63 x34y100 INMUX plane 12,11
00  // 64 x34y100 SB_BIG plane 1
00  // 65 x34y100 SB_BIG plane 1
00  // 66 x34y100 SB_DRIVE plane 2,1
00  // 67 x34y100 SB_BIG plane 2
00  // 68 x34y100 SB_BIG plane 2
00  // 69 x34y100 SB_BIG plane 3
70  // 70 x34y100 SB_BIG plane 3
5A // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x35y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
32 // y_sel: 99
6E // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E05
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x35y99 CPE[0]
00  //  1 x35y99 CPE[1]
00  //  2 x35y99 CPE[2]
00  //  3 x35y99 CPE[3]
00  //  4 x35y99 CPE[4]
00  //  5 x35y99 CPE[5]
00  //  6 x35y99 CPE[6]
00  //  7 x35y99 CPE[7]
00  //  8 x35y99 CPE[8]
00  //  9 x35y99 CPE[9]
00  // 10 x35y100 CPE[0]
00  // 11 x35y100 CPE[1]
00  // 12 x35y100 CPE[2]
00  // 13 x35y100 CPE[3]
00  // 14 x35y100 CPE[4]
00  // 15 x35y100 CPE[5]
00  // 16 x35y100 CPE[6]
00  // 17 x35y100 CPE[7]
00  // 18 x35y100 CPE[8]
00  // 19 x35y100 CPE[9]
00  // 20 x36y99 CPE[0]
00  // 21 x36y99 CPE[1]
00  // 22 x36y99 CPE[2]
00  // 23 x36y99 CPE[3]
00  // 24 x36y99 CPE[4]
00  // 25 x36y99 CPE[5]
00  // 26 x36y99 CPE[6]
00  // 27 x36y99 CPE[7]
00  // 28 x36y99 CPE[8]
00  // 29 x36y99 CPE[9]
00  // 30 x36y100 CPE[0]
00  // 31 x36y100 CPE[1]
00  // 32 x36y100 CPE[2]
00  // 33 x36y100 CPE[3]
00  // 34 x36y100 CPE[4]
00  // 35 x36y100 CPE[5]
00  // 36 x36y100 CPE[6]
00  // 37 x36y100 CPE[7]
00  // 38 x36y100 CPE[8]
00  // 39 x36y100 CPE[9]
00  // 40 x35y99 INMUX plane 2,1
00  // 41 x35y99 INMUX plane 4,3
00  // 42 x35y99 INMUX plane 6,5
00  // 43 x35y99 INMUX plane 8,7
00  // 44 x35y99 INMUX plane 10,9
00  // 45 x35y99 INMUX plane 12,11
00  // 46 x35y100 INMUX plane 2,1
00  // 47 x35y100 INMUX plane 4,3
00  // 48 x35y100 INMUX plane 6,5
00  // 49 x35y100 INMUX plane 8,7
00  // 50 x35y100 INMUX plane 10,9
00  // 51 x35y100 INMUX plane 12,11
00  // 52 x36y99 INMUX plane 2,1
00  // 53 x36y99 INMUX plane 4,3
00  // 54 x36y99 INMUX plane 6,5
00  // 55 x36y99 INMUX plane 8,7
00  // 56 x36y99 INMUX plane 10,9
01  // 57 x36y99 INMUX plane 12,11
00  // 58 x36y100 INMUX plane 2,1
00  // 59 x36y100 INMUX plane 4,3
00  // 60 x36y100 INMUX plane 6,5
00  // 61 x36y100 INMUX plane 8,7
00  // 62 x36y100 INMUX plane 10,9
00  // 63 x36y100 INMUX plane 12,11
00  // 64 x35y99 SB_BIG plane 1
00  // 65 x35y99 SB_BIG plane 1
00  // 66 x35y99 SB_DRIVE plane 2,1
00  // 67 x35y99 SB_BIG plane 2
00  // 68 x35y99 SB_BIG plane 2
00  // 69 x35y99 SB_BIG plane 3
00  // 70 x35y99 SB_BIG plane 3
00  // 71 x35y99 SB_DRIVE plane 4,3
00  // 72 x35y99 SB_BIG plane 4
00  // 73 x35y99 SB_BIG plane 4
00  // 74 x35y99 SB_BIG plane 5
00  // 75 x35y99 SB_BIG plane 5
00  // 76 x35y99 SB_DRIVE plane 6,5
00  // 77 x35y99 SB_BIG plane 6
00  // 78 x35y99 SB_BIG plane 6
00  // 79 x35y99 SB_BIG plane 7
00  // 80 x35y99 SB_BIG plane 7
00  // 81 x35y99 SB_DRIVE plane 8,7
00  // 82 x35y99 SB_BIG plane 8
00  // 83 x35y99 SB_BIG plane 8
00  // 84 x35y99 SB_BIG plane 9
00  // 85 x35y99 SB_BIG plane 9
00  // 86 x35y99 SB_DRIVE plane 10,9
00  // 87 x35y99 SB_BIG plane 10
00  // 88 x35y99 SB_BIG plane 10
70  // 89 x35y99 SB_BIG plane 11
5E // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x37y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E65     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
32 // y_sel: 99
B6 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E6D
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x37y99 CPE[0]
00  //  1 x37y99 CPE[1]
00  //  2 x37y99 CPE[2]
00  //  3 x37y99 CPE[3]
00  //  4 x37y99 CPE[4]
00  //  5 x37y99 CPE[5]
00  //  6 x37y99 CPE[6]
00  //  7 x37y99 CPE[7]
00  //  8 x37y99 CPE[8]
00  //  9 x37y99 CPE[9]
00  // 10 x37y100 CPE[0]
00  // 11 x37y100 CPE[1]
00  // 12 x37y100 CPE[2]
00  // 13 x37y100 CPE[3]
00  // 14 x37y100 CPE[4]
00  // 15 x37y100 CPE[5]
00  // 16 x37y100 CPE[6]
00  // 17 x37y100 CPE[7]
00  // 18 x37y100 CPE[8]
00  // 19 x37y100 CPE[9]
00  // 20 x38y99 CPE[0]
00  // 21 x38y99 CPE[1]
00  // 22 x38y99 CPE[2]
00  // 23 x38y99 CPE[3]
00  // 24 x38y99 CPE[4]
00  // 25 x38y99 CPE[5]
00  // 26 x38y99 CPE[6]
00  // 27 x38y99 CPE[7]
00  // 28 x38y99 CPE[8]
00  // 29 x38y99 CPE[9]
00  // 30 x38y100 CPE[0]
00  // 31 x38y100 CPE[1]
00  // 32 x38y100 CPE[2]
00  // 33 x38y100 CPE[3]
00  // 34 x38y100 CPE[4]
00  // 35 x38y100 CPE[5]
00  // 36 x38y100 CPE[6]
00  // 37 x38y100 CPE[7]
00  // 38 x38y100 CPE[8]
00  // 39 x38y100 CPE[9]
00  // 40 x37y99 INMUX plane 2,1
00  // 41 x37y99 INMUX plane 4,3
00  // 42 x37y99 INMUX plane 6,5
00  // 43 x37y99 INMUX plane 8,7
00  // 44 x37y99 INMUX plane 10,9
01  // 45 x37y99 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x39y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5EA1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
32 // y_sel: 99
BE // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5EA9
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x39y99 CPE[0]
00  //  1 x39y99 CPE[1]
00  //  2 x39y99 CPE[2]
00  //  3 x39y99 CPE[3]
00  //  4 x39y99 CPE[4]
00  //  5 x39y99 CPE[5]
00  //  6 x39y99 CPE[6]
00  //  7 x39y99 CPE[7]
00  //  8 x39y99 CPE[8]
00  //  9 x39y99 CPE[9]
00  // 10 x39y100 CPE[0]
00  // 11 x39y100 CPE[1]
00  // 12 x39y100 CPE[2]
00  // 13 x39y100 CPE[3]
00  // 14 x39y100 CPE[4]
00  // 15 x39y100 CPE[5]
00  // 16 x39y100 CPE[6]
00  // 17 x39y100 CPE[7]
00  // 18 x39y100 CPE[8]
00  // 19 x39y100 CPE[9]
00  // 20 x40y99 CPE[0]
00  // 21 x40y99 CPE[1]
00  // 22 x40y99 CPE[2]
00  // 23 x40y99 CPE[3]
00  // 24 x40y99 CPE[4]
00  // 25 x40y99 CPE[5]
00  // 26 x40y99 CPE[6]
00  // 27 x40y99 CPE[7]
00  // 28 x40y99 CPE[8]
00  // 29 x40y99 CPE[9]
00  // 30 x40y100 CPE[0]
00  // 31 x40y100 CPE[1]
00  // 32 x40y100 CPE[2]
00  // 33 x40y100 CPE[3]
00  // 34 x40y100 CPE[4]
00  // 35 x40y100 CPE[5]
00  // 36 x40y100 CPE[6]
00  // 37 x40y100 CPE[7]
00  // 38 x40y100 CPE[8]
00  // 39 x40y100 CPE[9]
00  // 40 x39y99 INMUX plane 2,1
00  // 41 x39y99 INMUX plane 4,3
00  // 42 x39y99 INMUX plane 6,5
00  // 43 x39y99 INMUX plane 8,7
00  // 44 x39y99 INMUX plane 10,9
00  // 45 x39y99 INMUX plane 12,11
00  // 46 x39y100 INMUX plane 2,1
00  // 47 x39y100 INMUX plane 4,3
00  // 48 x39y100 INMUX plane 6,5
00  // 49 x39y100 INMUX plane 8,7
00  // 50 x39y100 INMUX plane 10,9
00  // 51 x39y100 INMUX plane 12,11
00  // 52 x40y99 INMUX plane 2,1
00  // 53 x40y99 INMUX plane 4,3
00  // 54 x40y99 INMUX plane 6,5
00  // 55 x40y99 INMUX plane 8,7
00  // 56 x40y99 INMUX plane 10,9
01  // 57 x40y99 INMUX plane 12,11
00  // 58 x40y100 INMUX plane 2,1
00  // 59 x40y100 INMUX plane 4,3
00  // 60 x40y100 INMUX plane 6,5
00  // 61 x40y100 INMUX plane 8,7
00  // 62 x40y100 INMUX plane 10,9
00  // 63 x40y100 INMUX plane 12,11
00  // 64 x39y99 SB_BIG plane 1
00  // 65 x39y99 SB_BIG plane 1
00  // 66 x39y99 SB_DRIVE plane 2,1
00  // 67 x39y99 SB_BIG plane 2
00  // 68 x39y99 SB_BIG plane 2
00  // 69 x39y99 SB_BIG plane 3
00  // 70 x39y99 SB_BIG plane 3
00  // 71 x39y99 SB_DRIVE plane 4,3
00  // 72 x39y99 SB_BIG plane 4
00  // 73 x39y99 SB_BIG plane 4
00  // 74 x39y99 SB_BIG plane 5
00  // 75 x39y99 SB_BIG plane 5
00  // 76 x39y99 SB_DRIVE plane 6,5
00  // 77 x39y99 SB_BIG plane 6
00  // 78 x39y99 SB_BIG plane 6
00  // 79 x39y99 SB_BIG plane 7
00  // 80 x39y99 SB_BIG plane 7
00  // 81 x39y99 SB_DRIVE plane 8,7
00  // 82 x39y99 SB_BIG plane 8
00  // 83 x39y99 SB_BIG plane 8
00  // 84 x39y99 SB_BIG plane 9
00  // 85 x39y99 SB_BIG plane 9
00  // 86 x39y99 SB_DRIVE plane 10,9
00  // 87 x39y99 SB_BIG plane 10
00  // 88 x39y99 SB_BIG plane 10
78  // 89 x39y99 SB_BIG plane 11
16 // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x41y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
32 // y_sel: 99
66 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F11
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x41y99 CPE[0]
00  //  1 x41y99 CPE[1]
00  //  2 x41y99 CPE[2]
00  //  3 x41y99 CPE[3]
00  //  4 x41y99 CPE[4]
00  //  5 x41y99 CPE[5]
00  //  6 x41y99 CPE[6]
00  //  7 x41y99 CPE[7]
00  //  8 x41y99 CPE[8]
00  //  9 x41y99 CPE[9]
00  // 10 x41y100 CPE[0]
00  // 11 x41y100 CPE[1]
00  // 12 x41y100 CPE[2]
00  // 13 x41y100 CPE[3]
00  // 14 x41y100 CPE[4]
00  // 15 x41y100 CPE[5]
00  // 16 x41y100 CPE[6]
00  // 17 x41y100 CPE[7]
00  // 18 x41y100 CPE[8]
00  // 19 x41y100 CPE[9]
00  // 20 x42y99 CPE[0]
00  // 21 x42y99 CPE[1]
00  // 22 x42y99 CPE[2]
00  // 23 x42y99 CPE[3]
00  // 24 x42y99 CPE[4]
00  // 25 x42y99 CPE[5]
00  // 26 x42y99 CPE[6]
00  // 27 x42y99 CPE[7]
00  // 28 x42y99 CPE[8]
00  // 29 x42y99 CPE[9]
00  // 30 x42y100 CPE[0]
00  // 31 x42y100 CPE[1]
00  // 32 x42y100 CPE[2]
00  // 33 x42y100 CPE[3]
00  // 34 x42y100 CPE[4]
00  // 35 x42y100 CPE[5]
00  // 36 x42y100 CPE[6]
00  // 37 x42y100 CPE[7]
00  // 38 x42y100 CPE[8]
00  // 39 x42y100 CPE[9]
00  // 40 x41y99 INMUX plane 2,1
00  // 41 x41y99 INMUX plane 4,3
00  // 42 x41y99 INMUX plane 6,5
00  // 43 x41y99 INMUX plane 8,7
00  // 44 x41y99 INMUX plane 10,9
01  // 45 x41y99 INMUX plane 12,11
00  // 46 x41y100 INMUX plane 2,1
00  // 47 x41y100 INMUX plane 4,3
00  // 48 x41y100 INMUX plane 6,5
00  // 49 x41y100 INMUX plane 8,7
00  // 50 x41y100 INMUX plane 10,9
00  // 51 x41y100 INMUX plane 12,11
00  // 52 x42y99 INMUX plane 2,1
00  // 53 x42y99 INMUX plane 4,3
00  // 54 x42y99 INMUX plane 6,5
00  // 55 x42y99 INMUX plane 8,7
00  // 56 x42y99 INMUX plane 10,9
01  // 57 x42y99 INMUX plane 12,11
00  // 58 x42y100 INMUX plane 2,1
00  // 59 x42y100 INMUX plane 4,3
00  // 60 x42y100 INMUX plane 6,5
00  // 61 x42y100 INMUX plane 8,7
00  // 62 x42y100 INMUX plane 10,9
00  // 63 x42y100 INMUX plane 12,11
00  // 64 x42y100 SB_BIG plane 1
00  // 65 x42y100 SB_BIG plane 1
00  // 66 x42y100 SB_DRIVE plane 2,1
00  // 67 x42y100 SB_BIG plane 2
00  // 68 x42y100 SB_BIG plane 2
00  // 69 x42y100 SB_BIG plane 3
00  // 70 x42y100 SB_BIG plane 3
00  // 71 x42y100 SB_DRIVE plane 4,3
00  // 72 x42y100 SB_BIG plane 4
00  // 73 x42y100 SB_BIG plane 4
00  // 74 x42y100 SB_BIG plane 5
00  // 75 x42y100 SB_BIG plane 5
00  // 76 x42y100 SB_DRIVE plane 6,5
00  // 77 x42y100 SB_BIG plane 6
00  // 78 x42y100 SB_BIG plane 6
00  // 79 x42y100 SB_BIG plane 7
00  // 80 x42y100 SB_BIG plane 7
00  // 81 x42y100 SB_DRIVE plane 8,7
00  // 82 x42y100 SB_BIG plane 8
00  // 83 x42y100 SB_BIG plane 8
00  // 84 x42y100 SB_BIG plane 9
00  // 85 x42y100 SB_BIG plane 9
00  // 86 x42y100 SB_DRIVE plane 10,9
00  // 87 x42y100 SB_BIG plane 10
00  // 88 x42y100 SB_BIG plane 10
46  // 89 x42y100 SB_BIG plane 11
00  // 90 x42y100 SB_BIG plane 11
00  // 91 x42y100 SB_DRIVE plane 12,11
00  // 92 x42y100 SB_BIG plane 12
00  // 93 x42y100 SB_BIG plane 12
00  // 94 x41y99 SB_SML plane 1
00  // 95 x41y99 SB_SML plane 2,1
00  // 96 x41y99 SB_SML plane 2
00  // 97 x41y99 SB_SML plane 3
00  // 98 x41y99 SB_SML plane 4,3
00  // 99 x41y99 SB_SML plane 4
00  // 100 x41y99 SB_SML plane 5
00  // 101 x41y99 SB_SML plane 6,5
00  // 102 x41y99 SB_SML plane 6
00  // 103 x41y99 SB_SML plane 7
00  // 104 x41y99 SB_SML plane 8,7
00  // 105 x41y99 SB_SML plane 8
00  // 106 x41y99 SB_SML plane 9
00  // 107 x41y99 SB_SML plane 10,9
00  // 108 x41y99 SB_SML plane 10
10  // 109 x41y99 SB_SML plane 11
C3 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x43y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
32 // y_sel: 99
0E // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F8D
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x43y99 CPE[0]
00  //  1 x43y99 CPE[1]
00  //  2 x43y99 CPE[2]
00  //  3 x43y99 CPE[3]
00  //  4 x43y99 CPE[4]
00  //  5 x43y99 CPE[5]
00  //  6 x43y99 CPE[6]
00  //  7 x43y99 CPE[7]
00  //  8 x43y99 CPE[8]
00  //  9 x43y99 CPE[9]
00  // 10 x43y100 CPE[0]
00  // 11 x43y100 CPE[1]
00  // 12 x43y100 CPE[2]
00  // 13 x43y100 CPE[3]
00  // 14 x43y100 CPE[4]
00  // 15 x43y100 CPE[5]
00  // 16 x43y100 CPE[6]
00  // 17 x43y100 CPE[7]
00  // 18 x43y100 CPE[8]
00  // 19 x43y100 CPE[9]
00  // 20 x44y99 CPE[0]
00  // 21 x44y99 CPE[1]
00  // 22 x44y99 CPE[2]
00  // 23 x44y99 CPE[3]
00  // 24 x44y99 CPE[4]
00  // 25 x44y99 CPE[5]
00  // 26 x44y99 CPE[6]
00  // 27 x44y99 CPE[7]
00  // 28 x44y99 CPE[8]
00  // 29 x44y99 CPE[9]
00  // 30 x44y100 CPE[0]
00  // 31 x44y100 CPE[1]
00  // 32 x44y100 CPE[2]
00  // 33 x44y100 CPE[3]
00  // 34 x44y100 CPE[4]
00  // 35 x44y100 CPE[5]
00  // 36 x44y100 CPE[6]
00  // 37 x44y100 CPE[7]
00  // 38 x44y100 CPE[8]
00  // 39 x44y100 CPE[9]
00  // 40 x43y99 INMUX plane 2,1
00  // 41 x43y99 INMUX plane 4,3
00  // 42 x43y99 INMUX plane 6,5
00  // 43 x43y99 INMUX plane 8,7
00  // 44 x43y99 INMUX plane 10,9
01  // 45 x43y99 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5FC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 603F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6047
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a245  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
48  // 74 x0y102 SB_BIG plane 5
12  // 75 x0y102 SB_BIG plane 5
00  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
48  // 84 x0y102 SB_BIG plane 9
12  // 85 x0y102 SB_BIG plane 9
00  // 86 x0y102 SB_DRIVE plane 10,9
48  // 87 x0y102 SB_BIG plane 10
12  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A8  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
A8  // 100 x-1y101 SB_SML plane 5
82  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
A7 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60C5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 613B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6143
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
00  // 66 x-1y103 SB_DRIVE plane 2,1
48  // 67 x-1y103 SB_BIG plane 2
12  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
48  // 74 x-1y103 SB_BIG plane 5
12  // 75 x-1y103 SB_BIG plane 5
00  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
48  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
00  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 61B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
34 // y_sel: 103
B1 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 61C1
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x29y103 CPE[0]
00  //  1 x29y103 CPE[1]
00  //  2 x29y103 CPE[2]
00  //  3 x29y103 CPE[3]
00  //  4 x29y103 CPE[4]
00  //  5 x29y103 CPE[5]
00  //  6 x29y103 CPE[6]
00  //  7 x29y103 CPE[7]
00  //  8 x29y103 CPE[8]
00  //  9 x29y103 CPE[9]
00  // 10 x29y104 CPE[0]
00  // 11 x29y104 CPE[1]
00  // 12 x29y104 CPE[2]
00  // 13 x29y104 CPE[3]
00  // 14 x29y104 CPE[4]
00  // 15 x29y104 CPE[5]
00  // 16 x29y104 CPE[6]
00  // 17 x29y104 CPE[7]
00  // 18 x29y104 CPE[8]
00  // 19 x29y104 CPE[9]
00  // 20 x30y103 CPE[0]
00  // 21 x30y103 CPE[1]
00  // 22 x30y103 CPE[2]
00  // 23 x30y103 CPE[3]
00  // 24 x30y103 CPE[4]
00  // 25 x30y103 CPE[5]
00  // 26 x30y103 CPE[6]
00  // 27 x30y103 CPE[7]
00  // 28 x30y103 CPE[8]
00  // 29 x30y103 CPE[9]
00  // 30 x30y104 CPE[0]
00  // 31 x30y104 CPE[1]
00  // 32 x30y104 CPE[2]
00  // 33 x30y104 CPE[3]
00  // 34 x30y104 CPE[4]
00  // 35 x30y104 CPE[5]
00  // 36 x30y104 CPE[6]
00  // 37 x30y104 CPE[7]
00  // 38 x30y104 CPE[8]
00  // 39 x30y104 CPE[9]
00  // 40 x29y103 INMUX plane 2,1
00  // 41 x29y103 INMUX plane 4,3
00  // 42 x29y103 INMUX plane 6,5
00  // 43 x29y103 INMUX plane 8,7
00  // 44 x29y103 INMUX plane 10,9
00  // 45 x29y103 INMUX plane 12,11
00  // 46 x29y104 INMUX plane 2,1
00  // 47 x29y104 INMUX plane 4,3
00  // 48 x29y104 INMUX plane 6,5
00  // 49 x29y104 INMUX plane 8,7
00  // 50 x29y104 INMUX plane 10,9
00  // 51 x29y104 INMUX plane 12,11
00  // 52 x30y103 INMUX plane 2,1
00  // 53 x30y103 INMUX plane 4,3
00  // 54 x30y103 INMUX plane 6,5
00  // 55 x30y103 INMUX plane 8,7
00  // 56 x30y103 INMUX plane 10,9
00  // 57 x30y103 INMUX plane 12,11
00  // 58 x30y104 INMUX plane 2,1
00  // 59 x30y104 INMUX plane 4,3
00  // 60 x30y104 INMUX plane 6,5
00  // 61 x30y104 INMUX plane 8,7
00  // 62 x30y104 INMUX plane 10,9
00  // 63 x30y104 INMUX plane 12,11
00  // 64 x30y104 SB_BIG plane 1
00  // 65 x30y104 SB_BIG plane 1
00  // 66 x30y104 SB_DRIVE plane 2,1
00  // 67 x30y104 SB_BIG plane 2
00  // 68 x30y104 SB_BIG plane 2
00  // 69 x30y104 SB_BIG plane 3
00  // 70 x30y104 SB_BIG plane 3
00  // 71 x30y104 SB_DRIVE plane 4,3
00  // 72 x30y104 SB_BIG plane 4
00  // 73 x30y104 SB_BIG plane 4
00  // 74 x30y104 SB_BIG plane 5
00  // 75 x30y104 SB_BIG plane 5
00  // 76 x30y104 SB_DRIVE plane 6,5
00  // 77 x30y104 SB_BIG plane 6
00  // 78 x30y104 SB_BIG plane 6
00  // 79 x30y104 SB_BIG plane 7
00  // 80 x30y104 SB_BIG plane 7
00  // 81 x30y104 SB_DRIVE plane 8,7
00  // 82 x30y104 SB_BIG plane 8
00  // 83 x30y104 SB_BIG plane 8
00  // 84 x30y104 SB_BIG plane 9
00  // 85 x30y104 SB_BIG plane 9
00  // 86 x30y104 SB_DRIVE plane 10,9
00  // 87 x30y104 SB_BIG plane 10
00  // 88 x30y104 SB_BIG plane 10
00  // 89 x30y104 SB_BIG plane 11
00  // 90 x30y104 SB_BIG plane 11
08  // 91 x30y104 SB_DRIVE plane 12,11
9A // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x31y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6223     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
34 // y_sel: 103
E8 // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 622B
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x31y103 CPE[0]
00  //  1 x31y103 CPE[1]
00  //  2 x31y103 CPE[2]
00  //  3 x31y103 CPE[3]
00  //  4 x31y103 CPE[4]
00  //  5 x31y103 CPE[5]
00  //  6 x31y103 CPE[6]
00  //  7 x31y103 CPE[7]
00  //  8 x31y103 CPE[8]
00  //  9 x31y103 CPE[9]
00  // 10 x31y104 CPE[0]
00  // 11 x31y104 CPE[1]
00  // 12 x31y104 CPE[2]
00  // 13 x31y104 CPE[3]
00  // 14 x31y104 CPE[4]
00  // 15 x31y104 CPE[5]
00  // 16 x31y104 CPE[6]
00  // 17 x31y104 CPE[7]
00  // 18 x31y104 CPE[8]
00  // 19 x31y104 CPE[9]
00  // 20 x32y103 CPE[0]
00  // 21 x32y103 CPE[1]
00  // 22 x32y103 CPE[2]
00  // 23 x32y103 CPE[3]
00  // 24 x32y103 CPE[4]
00  // 25 x32y103 CPE[5]
00  // 26 x32y103 CPE[6]
00  // 27 x32y103 CPE[7]
00  // 28 x32y103 CPE[8]
00  // 29 x32y103 CPE[9]
00  // 30 x32y104 CPE[0]
00  // 31 x32y104 CPE[1]
00  // 32 x32y104 CPE[2]
00  // 33 x32y104 CPE[3]
00  // 34 x32y104 CPE[4]
00  // 35 x32y104 CPE[5]
00  // 36 x32y104 CPE[6]
00  // 37 x32y104 CPE[7]
00  // 38 x32y104 CPE[8]
00  // 39 x32y104 CPE[9]
00  // 40 x31y103 INMUX plane 2,1
00  // 41 x31y103 INMUX plane 4,3
00  // 42 x31y103 INMUX plane 6,5
00  // 43 x31y103 INMUX plane 8,7
00  // 44 x31y103 INMUX plane 10,9
00  // 45 x31y103 INMUX plane 12,11
00  // 46 x31y104 INMUX plane 2,1
00  // 47 x31y104 INMUX plane 4,3
00  // 48 x31y104 INMUX plane 6,5
00  // 49 x31y104 INMUX plane 8,7
00  // 50 x31y104 INMUX plane 10,9
00  // 51 x31y104 INMUX plane 12,11
00  // 52 x32y103 INMUX plane 2,1
00  // 53 x32y103 INMUX plane 4,3
00  // 54 x32y103 INMUX plane 6,5
00  // 55 x32y103 INMUX plane 8,7
00  // 56 x32y103 INMUX plane 10,9
00  // 57 x32y103 INMUX plane 12,11
00  // 58 x32y104 INMUX plane 2,1
00  // 59 x32y104 INMUX plane 4,3
00  // 60 x32y104 INMUX plane 6,5
00  // 61 x32y104 INMUX plane 8,7
00  // 62 x32y104 INMUX plane 10,9
00  // 63 x32y104 INMUX plane 12,11
00  // 64 x31y103 SB_BIG plane 1
00  // 65 x31y103 SB_BIG plane 1
00  // 66 x31y103 SB_DRIVE plane 2,1
00  // 67 x31y103 SB_BIG plane 2
00  // 68 x31y103 SB_BIG plane 2
00  // 69 x31y103 SB_BIG plane 3
00  // 70 x31y103 SB_BIG plane 3
00  // 71 x31y103 SB_DRIVE plane 4,3
00  // 72 x31y103 SB_BIG plane 4
00  // 73 x31y103 SB_BIG plane 4
00  // 74 x31y103 SB_BIG plane 5
00  // 75 x31y103 SB_BIG plane 5
00  // 76 x31y103 SB_DRIVE plane 6,5
00  // 77 x31y103 SB_BIG plane 6
00  // 78 x31y103 SB_BIG plane 6
00  // 79 x31y103 SB_BIG plane 7
00  // 80 x31y103 SB_BIG plane 7
00  // 81 x31y103 SB_DRIVE plane 8,7
00  // 82 x31y103 SB_BIG plane 8
00  // 83 x31y103 SB_BIG plane 8
00  // 84 x31y103 SB_BIG plane 9
00  // 85 x31y103 SB_BIG plane 9
00  // 86 x31y103 SB_DRIVE plane 10,9
00  // 87 x31y103 SB_BIG plane 10
00  // 88 x31y103 SB_BIG plane 10
00  // 89 x31y103 SB_BIG plane 11
00  // 90 x31y103 SB_BIG plane 11
08  // 91 x31y103 SB_DRIVE plane 12,11
9A // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x35y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 628D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
34 // y_sel: 103
58 // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6295
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x35y103 CPE[0]
00  //  1 x35y103 CPE[1]
00  //  2 x35y103 CPE[2]
00  //  3 x35y103 CPE[3]
00  //  4 x35y103 CPE[4]
00  //  5 x35y103 CPE[5]
00  //  6 x35y103 CPE[6]
00  //  7 x35y103 CPE[7]
00  //  8 x35y103 CPE[8]
00  //  9 x35y103 CPE[9]
00  // 10 x35y104 CPE[0]
00  // 11 x35y104 CPE[1]
00  // 12 x35y104 CPE[2]
00  // 13 x35y104 CPE[3]
00  // 14 x35y104 CPE[4]
00  // 15 x35y104 CPE[5]
00  // 16 x35y104 CPE[6]
00  // 17 x35y104 CPE[7]
00  // 18 x35y104 CPE[8]
00  // 19 x35y104 CPE[9]
00  // 20 x36y103 CPE[0]
00  // 21 x36y103 CPE[1]
00  // 22 x36y103 CPE[2]
00  // 23 x36y103 CPE[3]
00  // 24 x36y103 CPE[4]
00  // 25 x36y103 CPE[5]
00  // 26 x36y103 CPE[6]
00  // 27 x36y103 CPE[7]
00  // 28 x36y103 CPE[8]
00  // 29 x36y103 CPE[9]
00  // 30 x36y104 CPE[0]
00  // 31 x36y104 CPE[1]
00  // 32 x36y104 CPE[2]
00  // 33 x36y104 CPE[3]
00  // 34 x36y104 CPE[4]
00  // 35 x36y104 CPE[5]
00  // 36 x36y104 CPE[6]
00  // 37 x36y104 CPE[7]
00  // 38 x36y104 CPE[8]
00  // 39 x36y104 CPE[9]
00  // 40 x35y103 INMUX plane 2,1
00  // 41 x35y103 INMUX plane 4,3
00  // 42 x35y103 INMUX plane 6,5
00  // 43 x35y103 INMUX plane 8,7
00  // 44 x35y103 INMUX plane 10,9
00  // 45 x35y103 INMUX plane 12,11
00  // 46 x35y104 INMUX plane 2,1
00  // 47 x35y104 INMUX plane 4,3
00  // 48 x35y104 INMUX plane 6,5
00  // 49 x35y104 INMUX plane 8,7
00  // 50 x35y104 INMUX plane 10,9
00  // 51 x35y104 INMUX plane 12,11
00  // 52 x36y103 INMUX plane 2,1
00  // 53 x36y103 INMUX plane 4,3
00  // 54 x36y103 INMUX plane 6,5
00  // 55 x36y103 INMUX plane 8,7
00  // 56 x36y103 INMUX plane 10,9
00  // 57 x36y103 INMUX plane 12,11
00  // 58 x36y104 INMUX plane 2,1
00  // 59 x36y104 INMUX plane 4,3
00  // 60 x36y104 INMUX plane 6,5
00  // 61 x36y104 INMUX plane 8,7
00  // 62 x36y104 INMUX plane 10,9
00  // 63 x36y104 INMUX plane 12,11
00  // 64 x35y103 SB_BIG plane 1
00  // 65 x35y103 SB_BIG plane 1
00  // 66 x35y103 SB_DRIVE plane 2,1
00  // 67 x35y103 SB_BIG plane 2
00  // 68 x35y103 SB_BIG plane 2
00  // 69 x35y103 SB_BIG plane 3
00  // 70 x35y103 SB_BIG plane 3
00  // 71 x35y103 SB_DRIVE plane 4,3
00  // 72 x35y103 SB_BIG plane 4
00  // 73 x35y103 SB_BIG plane 4
00  // 74 x35y103 SB_BIG plane 5
00  // 75 x35y103 SB_BIG plane 5
00  // 76 x35y103 SB_DRIVE plane 6,5
00  // 77 x35y103 SB_BIG plane 6
00  // 78 x35y103 SB_BIG plane 6
00  // 79 x35y103 SB_BIG plane 7
00  // 80 x35y103 SB_BIG plane 7
00  // 81 x35y103 SB_DRIVE plane 8,7
00  // 82 x35y103 SB_BIG plane 8
00  // 83 x35y103 SB_BIG plane 8
00  // 84 x35y103 SB_BIG plane 9
00  // 85 x35y103 SB_BIG plane 9
00  // 86 x35y103 SB_DRIVE plane 10,9
00  // 87 x35y103 SB_BIG plane 10
00  // 88 x35y103 SB_BIG plane 10
00  // 89 x35y103 SB_BIG plane 11
00  // 90 x35y103 SB_BIG plane 11
08  // 91 x35y103 SB_DRIVE plane 12,11
9A // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x39y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 62F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
34 // y_sel: 103
88 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 62FF
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y103 CPE[0]
00  //  1 x39y103 CPE[1]
00  //  2 x39y103 CPE[2]
00  //  3 x39y103 CPE[3]
00  //  4 x39y103 CPE[4]
00  //  5 x39y103 CPE[5]
00  //  6 x39y103 CPE[6]
00  //  7 x39y103 CPE[7]
00  //  8 x39y103 CPE[8]
00  //  9 x39y103 CPE[9]
00  // 10 x39y104 CPE[0]
00  // 11 x39y104 CPE[1]
00  // 12 x39y104 CPE[2]
00  // 13 x39y104 CPE[3]
00  // 14 x39y104 CPE[4]
00  // 15 x39y104 CPE[5]
00  // 16 x39y104 CPE[6]
00  // 17 x39y104 CPE[7]
00  // 18 x39y104 CPE[8]
00  // 19 x39y104 CPE[9]
00  // 20 x40y103 CPE[0]
00  // 21 x40y103 CPE[1]
00  // 22 x40y103 CPE[2]
00  // 23 x40y103 CPE[3]
00  // 24 x40y103 CPE[4]
00  // 25 x40y103 CPE[5]
00  // 26 x40y103 CPE[6]
00  // 27 x40y103 CPE[7]
00  // 28 x40y103 CPE[8]
00  // 29 x40y103 CPE[9]
00  // 30 x40y104 CPE[0]
00  // 31 x40y104 CPE[1]
00  // 32 x40y104 CPE[2]
00  // 33 x40y104 CPE[3]
00  // 34 x40y104 CPE[4]
00  // 35 x40y104 CPE[5]
00  // 36 x40y104 CPE[6]
00  // 37 x40y104 CPE[7]
00  // 38 x40y104 CPE[8]
00  // 39 x40y104 CPE[9]
00  // 40 x39y103 INMUX plane 2,1
00  // 41 x39y103 INMUX plane 4,3
00  // 42 x39y103 INMUX plane 6,5
00  // 43 x39y103 INMUX plane 8,7
00  // 44 x39y103 INMUX plane 10,9
00  // 45 x39y103 INMUX plane 12,11
00  // 46 x39y104 INMUX plane 2,1
00  // 47 x39y104 INMUX plane 4,3
00  // 48 x39y104 INMUX plane 6,5
00  // 49 x39y104 INMUX plane 8,7
00  // 50 x39y104 INMUX plane 10,9
00  // 51 x39y104 INMUX plane 12,11
00  // 52 x40y103 INMUX plane 2,1
00  // 53 x40y103 INMUX plane 4,3
00  // 54 x40y103 INMUX plane 6,5
00  // 55 x40y103 INMUX plane 8,7
00  // 56 x40y103 INMUX plane 10,9
00  // 57 x40y103 INMUX plane 12,11
00  // 58 x40y104 INMUX plane 2,1
00  // 59 x40y104 INMUX plane 4,3
00  // 60 x40y104 INMUX plane 6,5
00  // 61 x40y104 INMUX plane 8,7
00  // 62 x40y104 INMUX plane 10,9
00  // 63 x40y104 INMUX plane 12,11
00  // 64 x39y103 SB_BIG plane 1
00  // 65 x39y103 SB_BIG plane 1
00  // 66 x39y103 SB_DRIVE plane 2,1
00  // 67 x39y103 SB_BIG plane 2
00  // 68 x39y103 SB_BIG plane 2
00  // 69 x39y103 SB_BIG plane 3
00  // 70 x39y103 SB_BIG plane 3
00  // 71 x39y103 SB_DRIVE plane 4,3
00  // 72 x39y103 SB_BIG plane 4
00  // 73 x39y103 SB_BIG plane 4
00  // 74 x39y103 SB_BIG plane 5
00  // 75 x39y103 SB_BIG plane 5
00  // 76 x39y103 SB_DRIVE plane 6,5
00  // 77 x39y103 SB_BIG plane 6
00  // 78 x39y103 SB_BIG plane 6
00  // 79 x39y103 SB_BIG plane 7
00  // 80 x39y103 SB_BIG plane 7
00  // 81 x39y103 SB_DRIVE plane 8,7
00  // 82 x39y103 SB_BIG plane 8
00  // 83 x39y103 SB_BIG plane 8
00  // 84 x39y103 SB_BIG plane 9
00  // 85 x39y103 SB_BIG plane 9
00  // 86 x39y103 SB_DRIVE plane 10,9
00  // 87 x39y103 SB_BIG plane 10
00  // 88 x39y103 SB_BIG plane 10
00  // 89 x39y103 SB_BIG plane 11
00  // 90 x39y103 SB_BIG plane 11
08  // 91 x39y103 SB_DRIVE plane 12,11
9A // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x41y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6361     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
34 // y_sel: 103
50 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6369
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x41y103 CPE[0]
00  //  1 x41y103 CPE[1]
00  //  2 x41y103 CPE[2]
00  //  3 x41y103 CPE[3]
00  //  4 x41y103 CPE[4]
00  //  5 x41y103 CPE[5]
00  //  6 x41y103 CPE[6]
00  //  7 x41y103 CPE[7]
00  //  8 x41y103 CPE[8]
00  //  9 x41y103 CPE[9]
00  // 10 x41y104 CPE[0]
00  // 11 x41y104 CPE[1]
00  // 12 x41y104 CPE[2]
00  // 13 x41y104 CPE[3]
00  // 14 x41y104 CPE[4]
00  // 15 x41y104 CPE[5]
00  // 16 x41y104 CPE[6]
00  // 17 x41y104 CPE[7]
00  // 18 x41y104 CPE[8]
00  // 19 x41y104 CPE[9]
00  // 20 x42y103 CPE[0]
00  // 21 x42y103 CPE[1]
00  // 22 x42y103 CPE[2]
00  // 23 x42y103 CPE[3]
00  // 24 x42y103 CPE[4]
00  // 25 x42y103 CPE[5]
00  // 26 x42y103 CPE[6]
00  // 27 x42y103 CPE[7]
00  // 28 x42y103 CPE[8]
00  // 29 x42y103 CPE[9]
00  // 30 x42y104 CPE[0]
00  // 31 x42y104 CPE[1]
00  // 32 x42y104 CPE[2]
00  // 33 x42y104 CPE[3]
00  // 34 x42y104 CPE[4]
00  // 35 x42y104 CPE[5]
00  // 36 x42y104 CPE[6]
00  // 37 x42y104 CPE[7]
00  // 38 x42y104 CPE[8]
00  // 39 x42y104 CPE[9]
00  // 40 x41y103 INMUX plane 2,1
00  // 41 x41y103 INMUX plane 4,3
00  // 42 x41y103 INMUX plane 6,5
00  // 43 x41y103 INMUX plane 8,7
00  // 44 x41y103 INMUX plane 10,9
00  // 45 x41y103 INMUX plane 12,11
00  // 46 x41y104 INMUX plane 2,1
00  // 47 x41y104 INMUX plane 4,3
00  // 48 x41y104 INMUX plane 6,5
00  // 49 x41y104 INMUX plane 8,7
00  // 50 x41y104 INMUX plane 10,9
00  // 51 x41y104 INMUX plane 12,11
00  // 52 x42y103 INMUX plane 2,1
00  // 53 x42y103 INMUX plane 4,3
00  // 54 x42y103 INMUX plane 6,5
00  // 55 x42y103 INMUX plane 8,7
00  // 56 x42y103 INMUX plane 10,9
00  // 57 x42y103 INMUX plane 12,11
00  // 58 x42y104 INMUX plane 2,1
00  // 59 x42y104 INMUX plane 4,3
00  // 60 x42y104 INMUX plane 6,5
00  // 61 x42y104 INMUX plane 8,7
00  // 62 x42y104 INMUX plane 10,9
00  // 63 x42y104 INMUX plane 12,11
00  // 64 x42y104 SB_BIG plane 1
00  // 65 x42y104 SB_BIG plane 1
00  // 66 x42y104 SB_DRIVE plane 2,1
00  // 67 x42y104 SB_BIG plane 2
00  // 68 x42y104 SB_BIG plane 2
00  // 69 x42y104 SB_BIG plane 3
00  // 70 x42y104 SB_BIG plane 3
00  // 71 x42y104 SB_DRIVE plane 4,3
00  // 72 x42y104 SB_BIG plane 4
00  // 73 x42y104 SB_BIG plane 4
00  // 74 x42y104 SB_BIG plane 5
00  // 75 x42y104 SB_BIG plane 5
00  // 76 x42y104 SB_DRIVE plane 6,5
00  // 77 x42y104 SB_BIG plane 6
00  // 78 x42y104 SB_BIG plane 6
00  // 79 x42y104 SB_BIG plane 7
00  // 80 x42y104 SB_BIG plane 7
00  // 81 x42y104 SB_DRIVE plane 8,7
00  // 82 x42y104 SB_BIG plane 8
00  // 83 x42y104 SB_BIG plane 8
00  // 84 x42y104 SB_BIG plane 9
00  // 85 x42y104 SB_BIG plane 9
00  // 86 x42y104 SB_DRIVE plane 10,9
00  // 87 x42y104 SB_BIG plane 10
00  // 88 x42y104 SB_BIG plane 10
00  // 89 x42y104 SB_BIG plane 11
00  // 90 x42y104 SB_BIG plane 11
08  // 91 x42y104 SB_DRIVE plane 12,11
9A // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63D3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6449     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6451
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 64C7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
35 // y_sel: 105
D9 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 64CF
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x41y105 CPE[0]
00  //  1 x41y105 CPE[1]
00  //  2 x41y105 CPE[2]
00  //  3 x41y105 CPE[3]
00  //  4 x41y105 CPE[4]
00  //  5 x41y105 CPE[5]
00  //  6 x41y105 CPE[6]
00  //  7 x41y105 CPE[7]
00  //  8 x41y105 CPE[8]
00  //  9 x41y105 CPE[9]
00  // 10 x41y106 CPE[0]
00  // 11 x41y106 CPE[1]
00  // 12 x41y106 CPE[2]
00  // 13 x41y106 CPE[3]
00  // 14 x41y106 CPE[4]
00  // 15 x41y106 CPE[5]
00  // 16 x41y106 CPE[6]
00  // 17 x41y106 CPE[7]
00  // 18 x41y106 CPE[8]
00  // 19 x41y106 CPE[9]
00  // 20 x42y105 CPE[0]
00  // 21 x42y105 CPE[1]
00  // 22 x42y105 CPE[2]
00  // 23 x42y105 CPE[3]
00  // 24 x42y105 CPE[4]
00  // 25 x42y105 CPE[5]
00  // 26 x42y105 CPE[6]
00  // 27 x42y105 CPE[7]
00  // 28 x42y105 CPE[8]
00  // 29 x42y105 CPE[9]
00  // 30 x42y106 CPE[0]
00  // 31 x42y106 CPE[1]
00  // 32 x42y106 CPE[2]
00  // 33 x42y106 CPE[3]
00  // 34 x42y106 CPE[4]
00  // 35 x42y106 CPE[5]
00  // 36 x42y106 CPE[6]
00  // 37 x42y106 CPE[7]
00  // 38 x42y106 CPE[8]
00  // 39 x42y106 CPE[9]
00  // 40 x41y105 INMUX plane 2,1
00  // 41 x41y105 INMUX plane 4,3
00  // 42 x41y105 INMUX plane 6,5
00  // 43 x41y105 INMUX plane 8,7
00  // 44 x41y105 INMUX plane 10,9
00  // 45 x41y105 INMUX plane 12,11
00  // 46 x41y106 INMUX plane 2,1
00  // 47 x41y106 INMUX plane 4,3
00  // 48 x41y106 INMUX plane 6,5
00  // 49 x41y106 INMUX plane 8,7
00  // 50 x41y106 INMUX plane 10,9
00  // 51 x41y106 INMUX plane 12,11
00  // 52 x42y105 INMUX plane 2,1
00  // 53 x42y105 INMUX plane 4,3
00  // 54 x42y105 INMUX plane 6,5
00  // 55 x42y105 INMUX plane 8,7
00  // 56 x42y105 INMUX plane 10,9
00  // 57 x42y105 INMUX plane 12,11
00  // 58 x42y106 INMUX plane 2,1
00  // 59 x42y106 INMUX plane 4,3
00  // 60 x42y106 INMUX plane 6,5
00  // 61 x42y106 INMUX plane 8,7
00  // 62 x42y106 INMUX plane 10,9
00  // 63 x42y106 INMUX plane 12,11
00  // 64 x41y105 SB_BIG plane 1
00  // 65 x41y105 SB_BIG plane 1
00  // 66 x41y105 SB_DRIVE plane 2,1
00  // 67 x41y105 SB_BIG plane 2
00  // 68 x41y105 SB_BIG plane 2
43  // 69 x41y105 SB_BIG plane 3
50  // 70 x41y105 SB_BIG plane 3
06 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 651C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6524
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 659A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
00  // 66 x-1y107 SB_DRIVE plane 2,1
48  // 67 x-1y107 SB_BIG plane 2
12  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
48  // 74 x-1y107 SB_BIG plane 5
12  // 75 x-1y107 SB_BIG plane 5
00  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6618     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
36 // y_sel: 107
A3 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6620
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x29y107 CPE[0]
00  //  1 x29y107 CPE[1]
00  //  2 x29y107 CPE[2]
00  //  3 x29y107 CPE[3]
00  //  4 x29y107 CPE[4]
00  //  5 x29y107 CPE[5]
00  //  6 x29y107 CPE[6]
00  //  7 x29y107 CPE[7]
00  //  8 x29y107 CPE[8]
00  //  9 x29y107 CPE[9]
00  // 10 x29y108 CPE[0]
00  // 11 x29y108 CPE[1]
00  // 12 x29y108 CPE[2]
00  // 13 x29y108 CPE[3]
00  // 14 x29y108 CPE[4]
00  // 15 x29y108 CPE[5]
00  // 16 x29y108 CPE[6]
00  // 17 x29y108 CPE[7]
00  // 18 x29y108 CPE[8]
00  // 19 x29y108 CPE[9]
00  // 20 x30y107 CPE[0]
00  // 21 x30y107 CPE[1]
00  // 22 x30y107 CPE[2]
00  // 23 x30y107 CPE[3]
00  // 24 x30y107 CPE[4]
00  // 25 x30y107 CPE[5]
00  // 26 x30y107 CPE[6]
00  // 27 x30y107 CPE[7]
00  // 28 x30y107 CPE[8]
00  // 29 x30y107 CPE[9]
00  // 30 x30y108 CPE[0]
00  // 31 x30y108 CPE[1]
00  // 32 x30y108 CPE[2]
00  // 33 x30y108 CPE[3]
00  // 34 x30y108 CPE[4]
00  // 35 x30y108 CPE[5]
00  // 36 x30y108 CPE[6]
00  // 37 x30y108 CPE[7]
00  // 38 x30y108 CPE[8]
00  // 39 x30y108 CPE[9]
00  // 40 x29y107 INMUX plane 2,1
00  // 41 x29y107 INMUX plane 4,3
00  // 42 x29y107 INMUX plane 6,5
00  // 43 x29y107 INMUX plane 8,7
00  // 44 x29y107 INMUX plane 10,9
00  // 45 x29y107 INMUX plane 12,11
00  // 46 x29y108 INMUX plane 2,1
00  // 47 x29y108 INMUX plane 4,3
00  // 48 x29y108 INMUX plane 6,5
00  // 49 x29y108 INMUX plane 8,7
00  // 50 x29y108 INMUX plane 10,9
00  // 51 x29y108 INMUX plane 12,11
00  // 52 x30y107 INMUX plane 2,1
00  // 53 x30y107 INMUX plane 4,3
00  // 54 x30y107 INMUX plane 6,5
00  // 55 x30y107 INMUX plane 8,7
00  // 56 x30y107 INMUX plane 10,9
00  // 57 x30y107 INMUX plane 12,11
00  // 58 x30y108 INMUX plane 2,1
00  // 59 x30y108 INMUX plane 4,3
00  // 60 x30y108 INMUX plane 6,5
00  // 61 x30y108 INMUX plane 8,7
00  // 62 x30y108 INMUX plane 10,9
00  // 63 x30y108 INMUX plane 12,11
00  // 64 x30y108 SB_BIG plane 1
00  // 65 x30y108 SB_BIG plane 1
00  // 66 x30y108 SB_DRIVE plane 2,1
00  // 67 x30y108 SB_BIG plane 2
00  // 68 x30y108 SB_BIG plane 2
00  // 69 x30y108 SB_BIG plane 3
00  // 70 x30y108 SB_BIG plane 3
00  // 71 x30y108 SB_DRIVE plane 4,3
00  // 72 x30y108 SB_BIG plane 4
00  // 73 x30y108 SB_BIG plane 4
00  // 74 x30y108 SB_BIG plane 5
00  // 75 x30y108 SB_BIG plane 5
00  // 76 x30y108 SB_DRIVE plane 6,5
00  // 77 x30y108 SB_BIG plane 6
00  // 78 x30y108 SB_BIG plane 6
00  // 79 x30y108 SB_BIG plane 7
00  // 80 x30y108 SB_BIG plane 7
00  // 81 x30y108 SB_DRIVE plane 8,7
00  // 82 x30y108 SB_BIG plane 8
00  // 83 x30y108 SB_BIG plane 8
00  // 84 x30y108 SB_BIG plane 9
00  // 85 x30y108 SB_BIG plane 9
00  // 86 x30y108 SB_DRIVE plane 10,9
00  // 87 x30y108 SB_BIG plane 10
00  // 88 x30y108 SB_BIG plane 10
00  // 89 x30y108 SB_BIG plane 11
01  // 90 x30y108 SB_BIG plane 11
90 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x35y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6681     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
36 // y_sel: 107
4A // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6689
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x35y107 CPE[0]
00  //  1 x35y107 CPE[1]
00  //  2 x35y107 CPE[2]
00  //  3 x35y107 CPE[3]
00  //  4 x35y107 CPE[4]
00  //  5 x35y107 CPE[5]
00  //  6 x35y107 CPE[6]
00  //  7 x35y107 CPE[7]
00  //  8 x35y107 CPE[8]
00  //  9 x35y107 CPE[9]
00  // 10 x35y108 CPE[0]
00  // 11 x35y108 CPE[1]
00  // 12 x35y108 CPE[2]
00  // 13 x35y108 CPE[3]
00  // 14 x35y108 CPE[4]
00  // 15 x35y108 CPE[5]
00  // 16 x35y108 CPE[6]
00  // 17 x35y108 CPE[7]
00  // 18 x35y108 CPE[8]
00  // 19 x35y108 CPE[9]
00  // 20 x36y107 CPE[0]
00  // 21 x36y107 CPE[1]
00  // 22 x36y107 CPE[2]
00  // 23 x36y107 CPE[3]
00  // 24 x36y107 CPE[4]
00  // 25 x36y107 CPE[5]
00  // 26 x36y107 CPE[6]
00  // 27 x36y107 CPE[7]
00  // 28 x36y107 CPE[8]
00  // 29 x36y107 CPE[9]
00  // 30 x36y108 CPE[0]
00  // 31 x36y108 CPE[1]
00  // 32 x36y108 CPE[2]
00  // 33 x36y108 CPE[3]
00  // 34 x36y108 CPE[4]
00  // 35 x36y108 CPE[5]
00  // 36 x36y108 CPE[6]
00  // 37 x36y108 CPE[7]
00  // 38 x36y108 CPE[8]
00  // 39 x36y108 CPE[9]
00  // 40 x35y107 INMUX plane 2,1
00  // 41 x35y107 INMUX plane 4,3
00  // 42 x35y107 INMUX plane 6,5
00  // 43 x35y107 INMUX plane 8,7
00  // 44 x35y107 INMUX plane 10,9
00  // 45 x35y107 INMUX plane 12,11
00  // 46 x35y108 INMUX plane 2,1
00  // 47 x35y108 INMUX plane 4,3
00  // 48 x35y108 INMUX plane 6,5
00  // 49 x35y108 INMUX plane 8,7
00  // 50 x35y108 INMUX plane 10,9
00  // 51 x35y108 INMUX plane 12,11
00  // 52 x36y107 INMUX plane 2,1
00  // 53 x36y107 INMUX plane 4,3
00  // 54 x36y107 INMUX plane 6,5
00  // 55 x36y107 INMUX plane 8,7
00  // 56 x36y107 INMUX plane 10,9
00  // 57 x36y107 INMUX plane 12,11
00  // 58 x36y108 INMUX plane 2,1
00  // 59 x36y108 INMUX plane 4,3
00  // 60 x36y108 INMUX plane 6,5
00  // 61 x36y108 INMUX plane 8,7
00  // 62 x36y108 INMUX plane 10,9
00  // 63 x36y108 INMUX plane 12,11
00  // 64 x35y107 SB_BIG plane 1
00  // 65 x35y107 SB_BIG plane 1
00  // 66 x35y107 SB_DRIVE plane 2,1
00  // 67 x35y107 SB_BIG plane 2
00  // 68 x35y107 SB_BIG plane 2
00  // 69 x35y107 SB_BIG plane 3
00  // 70 x35y107 SB_BIG plane 3
00  // 71 x35y107 SB_DRIVE plane 4,3
00  // 72 x35y107 SB_BIG plane 4
00  // 73 x35y107 SB_BIG plane 4
00  // 74 x35y107 SB_BIG plane 5
00  // 75 x35y107 SB_BIG plane 5
00  // 76 x35y107 SB_DRIVE plane 6,5
00  // 77 x35y107 SB_BIG plane 6
00  // 78 x35y107 SB_BIG plane 6
00  // 79 x35y107 SB_BIG plane 7
00  // 80 x35y107 SB_BIG plane 7
00  // 81 x35y107 SB_DRIVE plane 8,7
00  // 82 x35y107 SB_BIG plane 8
00  // 83 x35y107 SB_BIG plane 8
00  // 84 x35y107 SB_BIG plane 9
00  // 85 x35y107 SB_BIG plane 9
00  // 86 x35y107 SB_DRIVE plane 10,9
00  // 87 x35y107 SB_BIG plane 10
00  // 88 x35y107 SB_BIG plane 10
00  // 89 x35y107 SB_BIG plane 11
01  // 90 x35y107 SB_BIG plane 11
90 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6768     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6770
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 67E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
37 // y_sel: 109
2A // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67EE
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x29y109 CPE[0]  net1 = net2: _a165  C_AND/D//AND/D
00  //  1 x29y109 CPE[1]
00  //  2 x29y109 CPE[2]
00  //  3 x29y109 CPE[3]
00  //  4 x29y109 CPE[4]
00  //  5 x29y109 CPE[5]
00  //  6 x29y109 CPE[6]
00  //  7 x29y109 CPE[7]
00  //  8 x29y109 CPE[8]
00  //  9 x29y109 CPE[9]
00  // 10 x29y110 CPE[0]
00  // 11 x29y110 CPE[1]
00  // 12 x29y110 CPE[2]
00  // 13 x29y110 CPE[3]
00  // 14 x29y110 CPE[4]
00  // 15 x29y110 CPE[5]
00  // 16 x29y110 CPE[6]
00  // 17 x29y110 CPE[7]
00  // 18 x29y110 CPE[8]
00  // 19 x29y110 CPE[9]
00  // 20 x30y109 CPE[0]
00  // 21 x30y109 CPE[1]
00  // 22 x30y109 CPE[2]
00  // 23 x30y109 CPE[3]
00  // 24 x30y109 CPE[4]
00  // 25 x30y109 CPE[5]
00  // 26 x30y109 CPE[6]
00  // 27 x30y109 CPE[7]
00  // 28 x30y109 CPE[8]
00  // 29 x30y109 CPE[9]
00  // 30 x30y110 CPE[0]
00  // 31 x30y110 CPE[1]
00  // 32 x30y110 CPE[2]
00  // 33 x30y110 CPE[3]
00  // 34 x30y110 CPE[4]
00  // 35 x30y110 CPE[5]
00  // 36 x30y110 CPE[6]
00  // 37 x30y110 CPE[7]
00  // 38 x30y110 CPE[8]
00  // 39 x30y110 CPE[9]
05  // 40 x29y109 INMUX plane 2,1
00  // 41 x29y109 INMUX plane 4,3
00  // 42 x29y109 INMUX plane 6,5
10  // 43 x29y109 INMUX plane 8,7
05  // 44 x29y109 INMUX plane 10,9
05  // 45 x29y109 INMUX plane 12,11
00  // 46 x29y110 INMUX plane 2,1
00  // 47 x29y110 INMUX plane 4,3
00  // 48 x29y110 INMUX plane 6,5
00  // 49 x29y110 INMUX plane 8,7
00  // 50 x29y110 INMUX plane 10,9
00  // 51 x29y110 INMUX plane 12,11
01  // 52 x30y109 INMUX plane 2,1
00  // 53 x30y109 INMUX plane 4,3
40  // 54 x30y109 INMUX plane 6,5
40  // 55 x30y109 INMUX plane 8,7
40  // 56 x30y109 INMUX plane 10,9
40  // 57 x30y109 INMUX plane 12,11
05  // 58 x30y110 INMUX plane 2,1
00  // 59 x30y110 INMUX plane 4,3
40  // 60 x30y110 INMUX plane 6,5
40  // 61 x30y110 INMUX plane 8,7
43  // 62 x30y110 INMUX plane 10,9
41  // 63 x30y110 INMUX plane 12,11
41  // 64 x29y109 SB_BIG plane 1
12  // 65 x29y109 SB_BIG plane 1
00  // 66 x29y109 SB_DRIVE plane 2,1
00  // 67 x29y109 SB_BIG plane 2
00  // 68 x29y109 SB_BIG plane 2
00  // 69 x29y109 SB_BIG plane 3
00  // 70 x29y109 SB_BIG plane 3
00  // 71 x29y109 SB_DRIVE plane 4,3
00  // 72 x29y109 SB_BIG plane 4
00  // 73 x29y109 SB_BIG plane 4
48  // 74 x29y109 SB_BIG plane 5
12  // 75 x29y109 SB_BIG plane 5
00  // 76 x29y109 SB_DRIVE plane 6,5
00  // 77 x29y109 SB_BIG plane 6
00  // 78 x29y109 SB_BIG plane 6
00  // 79 x29y109 SB_BIG plane 7
00  // 80 x29y109 SB_BIG plane 7
00  // 81 x29y109 SB_DRIVE plane 8,7
00  // 82 x29y109 SB_BIG plane 8
00  // 83 x29y109 SB_BIG plane 8
00  // 84 x29y109 SB_BIG plane 9
00  // 85 x29y109 SB_BIG plane 9
00  // 86 x29y109 SB_DRIVE plane 10,9
00  // 87 x29y109 SB_BIG plane 10
00  // 88 x29y109 SB_BIG plane 10
00  // 89 x29y109 SB_BIG plane 11
00  // 90 x29y109 SB_BIG plane 11
00  // 91 x29y109 SB_DRIVE plane 12,11
00  // 92 x29y109 SB_BIG plane 12
00  // 93 x29y109 SB_BIG plane 12
A1  // 94 x30y110 SB_SML plane 1
02  // 95 x30y110 SB_SML plane 2,1
00  // 96 x30y110 SB_SML plane 2
00  // 97 x30y110 SB_SML plane 3
00  // 98 x30y110 SB_SML plane 4,3
00  // 99 x30y110 SB_SML plane 4
A1  // 100 x30y110 SB_SML plane 5
02  // 101 x30y110 SB_SML plane 6,5
18 // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x31y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 685A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
37 // y_sel: 109
73 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6862
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x31y109 CPE[0]
00  //  1 x31y109 CPE[1]
00  //  2 x31y109 CPE[2]
00  //  3 x31y109 CPE[3]
00  //  4 x31y109 CPE[4]
00  //  5 x31y109 CPE[5]
00  //  6 x31y109 CPE[6]
00  //  7 x31y109 CPE[7]
00  //  8 x31y109 CPE[8]
00  //  9 x31y109 CPE[9]
00  // 10 x31y110 CPE[0]
00  // 11 x31y110 CPE[1]
00  // 12 x31y110 CPE[2]
00  // 13 x31y110 CPE[3]
00  // 14 x31y110 CPE[4]
00  // 15 x31y110 CPE[5]
00  // 16 x31y110 CPE[6]
00  // 17 x31y110 CPE[7]
00  // 18 x31y110 CPE[8]
00  // 19 x31y110 CPE[9]
00  // 20 x32y109 CPE[0]  _a169  C_AND/D///    _a167  C_///AND/D
00  // 21 x32y109 CPE[1]
00  // 22 x32y109 CPE[2]
00  // 23 x32y109 CPE[3]
00  // 24 x32y109 CPE[4]
00  // 25 x32y109 CPE[5]
00  // 26 x32y109 CPE[6]
00  // 27 x32y109 CPE[7]
00  // 28 x32y109 CPE[8]
00  // 29 x32y109 CPE[9]
00  // 30 x32y110 CPE[0]
00  // 31 x32y110 CPE[1]
00  // 32 x32y110 CPE[2]
00  // 33 x32y110 CPE[3]
00  // 34 x32y110 CPE[4]
00  // 35 x32y110 CPE[5]
00  // 36 x32y110 CPE[6]
00  // 37 x32y110 CPE[7]
00  // 38 x32y110 CPE[8]
00  // 39 x32y110 CPE[9]
01  // 40 x31y109 INMUX plane 2,1
00  // 41 x31y109 INMUX plane 4,3
00  // 42 x31y109 INMUX plane 6,5
00  // 43 x31y109 INMUX plane 8,7
00  // 44 x31y109 INMUX plane 10,9
00  // 45 x31y109 INMUX plane 12,11
02  // 46 x31y110 INMUX plane 2,1
03  // 47 x31y110 INMUX plane 4,3
01  // 48 x31y110 INMUX plane 6,5
00  // 49 x31y110 INMUX plane 8,7
00  // 50 x31y110 INMUX plane 10,9
00  // 51 x31y110 INMUX plane 12,11
01  // 52 x32y109 INMUX plane 2,1
02  // 53 x32y109 INMUX plane 4,3
00  // 54 x32y109 INMUX plane 6,5
28  // 55 x32y109 INMUX plane 8,7
03  // 56 x32y109 INMUX plane 10,9
05  // 57 x32y109 INMUX plane 12,11
01  // 58 x32y110 INMUX plane 2,1
00  // 59 x32y110 INMUX plane 4,3
01  // 60 x32y110 INMUX plane 6,5
00  // 61 x32y110 INMUX plane 8,7
00  // 62 x32y110 INMUX plane 10,9
00  // 63 x32y110 INMUX plane 12,11
11  // 64 x32y110 SB_BIG plane 1
00  // 65 x32y110 SB_BIG plane 1
00  // 66 x32y110 SB_DRIVE plane 2,1
00  // 67 x32y110 SB_BIG plane 2
00  // 68 x32y110 SB_BIG plane 2
0E  // 69 x32y110 SB_BIG plane 3
34  // 70 x32y110 SB_BIG plane 3
00  // 71 x32y110 SB_DRIVE plane 4,3
00  // 72 x32y110 SB_BIG plane 4
00  // 73 x32y110 SB_BIG plane 4
11  // 74 x32y110 SB_BIG plane 5
00  // 75 x32y110 SB_BIG plane 5
00  // 76 x32y110 SB_DRIVE plane 6,5
00  // 77 x32y110 SB_BIG plane 6
00  // 78 x32y110 SB_BIG plane 6
48  // 79 x32y110 SB_BIG plane 7
12  // 80 x32y110 SB_BIG plane 7
00  // 81 x32y110 SB_DRIVE plane 8,7
00  // 82 x32y110 SB_BIG plane 8
00  // 83 x32y110 SB_BIG plane 8
00  // 84 x32y110 SB_BIG plane 9
70  // 85 x32y110 SB_BIG plane 9
00  // 86 x32y110 SB_DRIVE plane 10,9
00  // 87 x32y110 SB_BIG plane 10
00  // 88 x32y110 SB_BIG plane 10
00  // 89 x32y110 SB_BIG plane 11
00  // 90 x32y110 SB_BIG plane 11
00  // 91 x32y110 SB_DRIVE plane 12,11
00  // 92 x32y110 SB_BIG plane 12
00  // 93 x32y110 SB_BIG plane 12
30  // 94 x31y109 SB_SML plane 1
00  // 95 x31y109 SB_SML plane 2,1
00  // 96 x31y109 SB_SML plane 2
91  // 97 x31y109 SB_SML plane 3
01  // 98 x31y109 SB_SML plane 4,3
00  // 99 x31y109 SB_SML plane 4
00  // 100 x31y109 SB_SML plane 5
00  // 101 x31y109 SB_SML plane 6,5
00  // 102 x31y109 SB_SML plane 6
A8  // 103 x31y109 SB_SML plane 7
02  // 104 x31y109 SB_SML plane 8,7
10  // 105 x31y109 SB_SML plane 8
E9 // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x33y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
37 // y_sel: 109
AB // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 68DA
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y109 CPE[0]
00  //  1 x33y109 CPE[1]
00  //  2 x33y109 CPE[2]
00  //  3 x33y109 CPE[3]
00  //  4 x33y109 CPE[4]
00  //  5 x33y109 CPE[5]
00  //  6 x33y109 CPE[6]
00  //  7 x33y109 CPE[7]
00  //  8 x33y109 CPE[8]
00  //  9 x33y109 CPE[9]
00  // 10 x33y110 CPE[0]
00  // 11 x33y110 CPE[1]
00  // 12 x33y110 CPE[2]
00  // 13 x33y110 CPE[3]
00  // 14 x33y110 CPE[4]
00  // 15 x33y110 CPE[5]
00  // 16 x33y110 CPE[6]
00  // 17 x33y110 CPE[7]
00  // 18 x33y110 CPE[8]
00  // 19 x33y110 CPE[9]
00  // 20 x34y109 CPE[0]  _a147  C_/C_0_1///    
00  // 21 x34y109 CPE[1]
00  // 22 x34y109 CPE[2]
00  // 23 x34y109 CPE[3]
00  // 24 x34y109 CPE[4]
00  // 25 x34y109 CPE[5]
00  // 26 x34y109 CPE[6]
00  // 27 x34y109 CPE[7]
00  // 28 x34y109 CPE[8]
00  // 29 x34y109 CPE[9]
00  // 30 x34y110 CPE[0]  net1 = net2: _a134  C_ADDF2/D//ADDF2/
00  // 31 x34y110 CPE[1]
00  // 32 x34y110 CPE[2]
00  // 33 x34y110 CPE[3]
00  // 34 x34y110 CPE[4]
00  // 35 x34y110 CPE[5]
00  // 36 x34y110 CPE[6]
00  // 37 x34y110 CPE[7]
00  // 38 x34y110 CPE[8]
00  // 39 x34y110 CPE[9]
01  // 40 x33y109 INMUX plane 2,1
00  // 41 x33y109 INMUX plane 4,3
00  // 42 x33y109 INMUX plane 6,5
00  // 43 x33y109 INMUX plane 8,7
00  // 44 x33y109 INMUX plane 10,9
00  // 45 x33y109 INMUX plane 12,11
01  // 46 x33y110 INMUX plane 2,1
00  // 47 x33y110 INMUX plane 4,3
01  // 48 x33y110 INMUX plane 6,5
18  // 49 x33y110 INMUX plane 8,7
00  // 50 x33y110 INMUX plane 10,9
05  // 51 x33y110 INMUX plane 12,11
00  // 52 x34y109 INMUX plane 2,1
00  // 53 x34y109 INMUX plane 4,3
00  // 54 x34y109 INMUX plane 6,5
00  // 55 x34y109 INMUX plane 8,7
00  // 56 x34y109 INMUX plane 10,9
00  // 57 x34y109 INMUX plane 12,11
00  // 58 x34y110 INMUX plane 2,1
02  // 59 x34y110 INMUX plane 4,3
00  // 60 x34y110 INMUX plane 6,5
38  // 61 x34y110 INMUX plane 8,7
03  // 62 x34y110 INMUX plane 10,9
ED  // 63 x34y110 INMUX plane 12,11
00  // 64 x33y109 SB_BIG plane 1
00  // 65 x33y109 SB_BIG plane 1
00  // 66 x33y109 SB_DRIVE plane 2,1
00  // 67 x33y109 SB_BIG plane 2
00  // 68 x33y109 SB_BIG plane 2
93  // 69 x33y109 SB_BIG plane 3
22  // 70 x33y109 SB_BIG plane 3
00  // 71 x33y109 SB_DRIVE plane 4,3
48  // 72 x33y109 SB_BIG plane 4
12  // 73 x33y109 SB_BIG plane 4
00  // 74 x33y109 SB_BIG plane 5
00  // 75 x33y109 SB_BIG plane 5
00  // 76 x33y109 SB_DRIVE plane 6,5
00  // 77 x33y109 SB_BIG plane 6
00  // 78 x33y109 SB_BIG plane 6
48  // 79 x33y109 SB_BIG plane 7
12  // 80 x33y109 SB_BIG plane 7
00  // 81 x33y109 SB_DRIVE plane 8,7
48  // 82 x33y109 SB_BIG plane 8
10  // 83 x33y109 SB_BIG plane 8
00  // 84 x33y109 SB_BIG plane 9
00  // 85 x33y109 SB_BIG plane 9
00  // 86 x33y109 SB_DRIVE plane 10,9
00  // 87 x33y109 SB_BIG plane 10
00  // 88 x33y109 SB_BIG plane 10
00  // 89 x33y109 SB_BIG plane 11
00  // 90 x33y109 SB_BIG plane 11
00  // 91 x33y109 SB_DRIVE plane 12,11
00  // 92 x33y109 SB_BIG plane 12
00  // 93 x33y109 SB_BIG plane 12
00  // 94 x34y110 SB_SML plane 1
00  // 95 x34y110 SB_SML plane 2,1
00  // 96 x34y110 SB_SML plane 2
A8  // 97 x34y110 SB_SML plane 3
82  // 98 x34y110 SB_SML plane 4,3
2A  // 99 x34y110 SB_SML plane 4
00  // 100 x34y110 SB_SML plane 5
00  // 101 x34y110 SB_SML plane 6,5
00  // 102 x34y110 SB_SML plane 6
A8  // 103 x34y110 SB_SML plane 7
82  // 104 x34y110 SB_SML plane 8,7
2A  // 105 x34y110 SB_SML plane 8
00  // 106 x34y110 SB_SML plane 9
00  // 107 x34y110 SB_SML plane 10,9
00  // 108 x34y110 SB_SML plane 10
00  // 109 x34y110 SB_SML plane 11
10  // 110 x34y110 SB_SML plane 12,11
3D // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x35y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 694F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
37 // y_sel: 109
C3 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6957
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x35y109 CPE[0]
00  //  1 x35y109 CPE[1]
00  //  2 x35y109 CPE[2]
00  //  3 x35y109 CPE[3]
00  //  4 x35y109 CPE[4]
00  //  5 x35y109 CPE[5]
00  //  6 x35y109 CPE[6]
00  //  7 x35y109 CPE[7]
00  //  8 x35y109 CPE[8]
00  //  9 x35y109 CPE[9]
00  // 10 x35y110 CPE[0]
00  // 11 x35y110 CPE[1]
00  // 12 x35y110 CPE[2]
00  // 13 x35y110 CPE[3]
00  // 14 x35y110 CPE[4]
00  // 15 x35y110 CPE[5]
00  // 16 x35y110 CPE[6]
00  // 17 x35y110 CPE[7]
00  // 18 x35y110 CPE[8]
00  // 19 x35y110 CPE[9]
00  // 20 x36y109 CPE[0]
00  // 21 x36y109 CPE[1]
00  // 22 x36y109 CPE[2]
00  // 23 x36y109 CPE[3]
00  // 24 x36y109 CPE[4]
00  // 25 x36y109 CPE[5]
00  // 26 x36y109 CPE[6]
00  // 27 x36y109 CPE[7]
00  // 28 x36y109 CPE[8]
00  // 29 x36y109 CPE[9]
00  // 30 x36y110 CPE[0]
00  // 31 x36y110 CPE[1]
00  // 32 x36y110 CPE[2]
00  // 33 x36y110 CPE[3]
00  // 34 x36y110 CPE[4]
00  // 35 x36y110 CPE[5]
00  // 36 x36y110 CPE[6]
00  // 37 x36y110 CPE[7]
00  // 38 x36y110 CPE[8]
00  // 39 x36y110 CPE[9]
00  // 40 x35y109 INMUX plane 2,1
00  // 41 x35y109 INMUX plane 4,3
00  // 42 x35y109 INMUX plane 6,5
00  // 43 x35y109 INMUX plane 8,7
00  // 44 x35y109 INMUX plane 10,9
00  // 45 x35y109 INMUX plane 12,11
00  // 46 x35y110 INMUX plane 2,1
00  // 47 x35y110 INMUX plane 4,3
00  // 48 x35y110 INMUX plane 6,5
00  // 49 x35y110 INMUX plane 8,7
00  // 50 x35y110 INMUX plane 10,9
08  // 51 x35y110 INMUX plane 12,11
00  // 52 x36y109 INMUX plane 2,1
00  // 53 x36y109 INMUX plane 4,3
00  // 54 x36y109 INMUX plane 6,5
00  // 55 x36y109 INMUX plane 8,7
00  // 56 x36y109 INMUX plane 10,9
00  // 57 x36y109 INMUX plane 12,11
00  // 58 x36y110 INMUX plane 2,1
00  // 59 x36y110 INMUX plane 4,3
00  // 60 x36y110 INMUX plane 6,5
00  // 61 x36y110 INMUX plane 8,7
00  // 62 x36y110 INMUX plane 10,9
08  // 63 x36y110 INMUX plane 12,11
00  // 64 x36y110 SB_BIG plane 1
00  // 65 x36y110 SB_BIG plane 1
00  // 66 x36y110 SB_DRIVE plane 2,1
00  // 67 x36y110 SB_BIG plane 2
00  // 68 x36y110 SB_BIG plane 2
00  // 69 x36y110 SB_BIG plane 3
06  // 70 x36y110 SB_BIG plane 3
00  // 71 x36y110 SB_DRIVE plane 4,3
00  // 72 x36y110 SB_BIG plane 4
00  // 73 x36y110 SB_BIG plane 4
00  // 74 x36y110 SB_BIG plane 5
00  // 75 x36y110 SB_BIG plane 5
00  // 76 x36y110 SB_DRIVE plane 6,5
00  // 77 x36y110 SB_BIG plane 6
00  // 78 x36y110 SB_BIG plane 6
00  // 79 x36y110 SB_BIG plane 7
00  // 80 x36y110 SB_BIG plane 7
00  // 81 x36y110 SB_DRIVE plane 8,7
00  // 82 x36y110 SB_BIG plane 8
00  // 83 x36y110 SB_BIG plane 8
00  // 84 x36y110 SB_BIG plane 9
00  // 85 x36y110 SB_BIG plane 9
00  // 86 x36y110 SB_DRIVE plane 10,9
00  // 87 x36y110 SB_BIG plane 10
00  // 88 x36y110 SB_BIG plane 10
00  // 89 x36y110 SB_BIG plane 11
00  // 90 x36y110 SB_BIG plane 11
00  // 91 x36y110 SB_DRIVE plane 12,11
50  // 92 x36y110 SB_BIG plane 12
00  // 93 x36y110 SB_BIG plane 12
00  // 94 x35y109 SB_SML plane 1
00  // 95 x35y109 SB_SML plane 2,1
00  // 96 x35y109 SB_SML plane 2
00  // 97 x35y109 SB_SML plane 3
00  // 98 x35y109 SB_SML plane 4,3
00  // 99 x35y109 SB_SML plane 4
00  // 100 x35y109 SB_SML plane 5
00  // 101 x35y109 SB_SML plane 6,5
00  // 102 x35y109 SB_SML plane 6
00  // 103 x35y109 SB_SML plane 7
00  // 104 x35y109 SB_SML plane 8,7
00  // 105 x35y109 SB_SML plane 8
00  // 106 x35y109 SB_SML plane 9
00  // 107 x35y109 SB_SML plane 10,9
00  // 108 x35y109 SB_SML plane 10
40  // 109 x35y109 SB_SML plane 11
2E // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x37y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
37 // y_sel: 109
1B // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69D3
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y109 CPE[0]
00  //  1 x37y109 CPE[1]
00  //  2 x37y109 CPE[2]
00  //  3 x37y109 CPE[3]
00  //  4 x37y109 CPE[4]
00  //  5 x37y109 CPE[5]
00  //  6 x37y109 CPE[6]
00  //  7 x37y109 CPE[7]
00  //  8 x37y109 CPE[8]
00  //  9 x37y109 CPE[9]
00  // 10 x37y110 CPE[0]
00  // 11 x37y110 CPE[1]
00  // 12 x37y110 CPE[2]
00  // 13 x37y110 CPE[3]
00  // 14 x37y110 CPE[4]
00  // 15 x37y110 CPE[5]
00  // 16 x37y110 CPE[6]
00  // 17 x37y110 CPE[7]
00  // 18 x37y110 CPE[8]
00  // 19 x37y110 CPE[9]
00  // 20 x38y109 CPE[0]
00  // 21 x38y109 CPE[1]
00  // 22 x38y109 CPE[2]
00  // 23 x38y109 CPE[3]
00  // 24 x38y109 CPE[4]
00  // 25 x38y109 CPE[5]
00  // 26 x38y109 CPE[6]
00  // 27 x38y109 CPE[7]
00  // 28 x38y109 CPE[8]
00  // 29 x38y109 CPE[9]
00  // 30 x38y110 CPE[0]
00  // 31 x38y110 CPE[1]
00  // 32 x38y110 CPE[2]
00  // 33 x38y110 CPE[3]
00  // 34 x38y110 CPE[4]
00  // 35 x38y110 CPE[5]
00  // 36 x38y110 CPE[6]
00  // 37 x38y110 CPE[7]
00  // 38 x38y110 CPE[8]
00  // 39 x38y110 CPE[9]
00  // 40 x37y109 INMUX plane 2,1
00  // 41 x37y109 INMUX plane 4,3
00  // 42 x37y109 INMUX plane 6,5
00  // 43 x37y109 INMUX plane 8,7
00  // 44 x37y109 INMUX plane 10,9
00  // 45 x37y109 INMUX plane 12,11
00  // 46 x37y110 INMUX plane 2,1
00  // 47 x37y110 INMUX plane 4,3
00  // 48 x37y110 INMUX plane 6,5
00  // 49 x37y110 INMUX plane 8,7
00  // 50 x37y110 INMUX plane 10,9
08  // 51 x37y110 INMUX plane 12,11
00  // 52 x38y109 INMUX plane 2,1
00  // 53 x38y109 INMUX plane 4,3
00  // 54 x38y109 INMUX plane 6,5
00  // 55 x38y109 INMUX plane 8,7
00  // 56 x38y109 INMUX plane 10,9
00  // 57 x38y109 INMUX plane 12,11
03  // 58 x38y110 INMUX plane 2,1
00  // 59 x38y110 INMUX plane 4,3
00  // 60 x38y110 INMUX plane 6,5
00  // 61 x38y110 INMUX plane 8,7
00  // 62 x38y110 INMUX plane 10,9
08  // 63 x38y110 INMUX plane 12,11
00  // 64 x37y109 SB_BIG plane 1
00  // 65 x37y109 SB_BIG plane 1
00  // 66 x37y109 SB_DRIVE plane 2,1
00  // 67 x37y109 SB_BIG plane 2
00  // 68 x37y109 SB_BIG plane 2
00  // 69 x37y109 SB_BIG plane 3
00  // 70 x37y109 SB_BIG plane 3
00  // 71 x37y109 SB_DRIVE plane 4,3
00  // 72 x37y109 SB_BIG plane 4
00  // 73 x37y109 SB_BIG plane 4
00  // 74 x37y109 SB_BIG plane 5
00  // 75 x37y109 SB_BIG plane 5
00  // 76 x37y109 SB_DRIVE plane 6,5
00  // 77 x37y109 SB_BIG plane 6
00  // 78 x37y109 SB_BIG plane 6
00  // 79 x37y109 SB_BIG plane 7
00  // 80 x37y109 SB_BIG plane 7
00  // 81 x37y109 SB_DRIVE plane 8,7
03  // 82 x37y109 SB_BIG plane 8
40  // 83 x37y109 SB_BIG plane 8
00  // 84 x37y109 SB_BIG plane 9
00  // 85 x37y109 SB_BIG plane 9
00  // 86 x37y109 SB_DRIVE plane 10,9
00  // 87 x37y109 SB_BIG plane 10
00  // 88 x37y109 SB_BIG plane 10
00  // 89 x37y109 SB_BIG plane 11
00  // 90 x37y109 SB_BIG plane 11
00  // 91 x37y109 SB_DRIVE plane 12,11
00  // 92 x37y109 SB_BIG plane 12
00  // 93 x37y109 SB_BIG plane 12
00  // 94 x38y110 SB_SML plane 1
00  // 95 x38y110 SB_SML plane 2,1
00  // 96 x38y110 SB_SML plane 2
00  // 97 x38y110 SB_SML plane 3
00  // 98 x38y110 SB_SML plane 4,3
00  // 99 x38y110 SB_SML plane 4
00  // 100 x38y110 SB_SML plane 5
00  // 101 x38y110 SB_SML plane 6,5
00  // 102 x38y110 SB_SML plane 6
00  // 103 x38y110 SB_SML plane 7
E0  // 104 x38y110 SB_SML plane 8,7
02  // 105 x38y110 SB_SML plane 8
CF // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x39y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A43     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
37 // y_sel: 109
13 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A4B
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x39y109 CPE[0]
00  //  1 x39y109 CPE[1]
00  //  2 x39y109 CPE[2]
00  //  3 x39y109 CPE[3]
00  //  4 x39y109 CPE[4]
00  //  5 x39y109 CPE[5]
00  //  6 x39y109 CPE[6]
00  //  7 x39y109 CPE[7]
00  //  8 x39y109 CPE[8]
00  //  9 x39y109 CPE[9]
00  // 10 x39y110 CPE[0]
00  // 11 x39y110 CPE[1]
00  // 12 x39y110 CPE[2]
00  // 13 x39y110 CPE[3]
00  // 14 x39y110 CPE[4]
00  // 15 x39y110 CPE[5]
00  // 16 x39y110 CPE[6]
00  // 17 x39y110 CPE[7]
00  // 18 x39y110 CPE[8]
00  // 19 x39y110 CPE[9]
00  // 20 x40y109 CPE[0]
00  // 21 x40y109 CPE[1]
00  // 22 x40y109 CPE[2]
00  // 23 x40y109 CPE[3]
00  // 24 x40y109 CPE[4]
00  // 25 x40y109 CPE[5]
00  // 26 x40y109 CPE[6]
00  // 27 x40y109 CPE[7]
00  // 28 x40y109 CPE[8]
00  // 29 x40y109 CPE[9]
00  // 30 x40y110 CPE[0]
00  // 31 x40y110 CPE[1]
00  // 32 x40y110 CPE[2]
00  // 33 x40y110 CPE[3]
00  // 34 x40y110 CPE[4]
00  // 35 x40y110 CPE[5]
00  // 36 x40y110 CPE[6]
00  // 37 x40y110 CPE[7]
00  // 38 x40y110 CPE[8]
00  // 39 x40y110 CPE[9]
00  // 40 x39y109 INMUX plane 2,1
00  // 41 x39y109 INMUX plane 4,3
00  // 42 x39y109 INMUX plane 6,5
00  // 43 x39y109 INMUX plane 8,7
00  // 44 x39y109 INMUX plane 10,9
00  // 45 x39y109 INMUX plane 12,11
00  // 46 x39y110 INMUX plane 2,1
00  // 47 x39y110 INMUX plane 4,3
00  // 48 x39y110 INMUX plane 6,5
00  // 49 x39y110 INMUX plane 8,7
00  // 50 x39y110 INMUX plane 10,9
00  // 51 x39y110 INMUX plane 12,11
00  // 52 x40y109 INMUX plane 2,1
00  // 53 x40y109 INMUX plane 4,3
00  // 54 x40y109 INMUX plane 6,5
00  // 55 x40y109 INMUX plane 8,7
00  // 56 x40y109 INMUX plane 10,9
00  // 57 x40y109 INMUX plane 12,11
00  // 58 x40y110 INMUX plane 2,1
00  // 59 x40y110 INMUX plane 4,3
00  // 60 x40y110 INMUX plane 6,5
08  // 61 x40y110 INMUX plane 8,7
00  // 62 x40y110 INMUX plane 10,9
00  // 63 x40y110 INMUX plane 12,11
00  // 64 x40y110 SB_BIG plane 1
00  // 65 x40y110 SB_BIG plane 1
00  // 66 x40y110 SB_DRIVE plane 2,1
00  // 67 x40y110 SB_BIG plane 2
00  // 68 x40y110 SB_BIG plane 2
03  // 69 x40y110 SB_BIG plane 3
42  // 70 x40y110 SB_BIG plane 3
DA // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x41y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
37 // y_sel: 109
CB // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AA0
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x41y109 CPE[0]
00  //  1 x41y109 CPE[1]
00  //  2 x41y109 CPE[2]
00  //  3 x41y109 CPE[3]
00  //  4 x41y109 CPE[4]
00  //  5 x41y109 CPE[5]
00  //  6 x41y109 CPE[6]
00  //  7 x41y109 CPE[7]
00  //  8 x41y109 CPE[8]
00  //  9 x41y109 CPE[9]
00  // 10 x41y110 CPE[0]
00  // 11 x41y110 CPE[1]
00  // 12 x41y110 CPE[2]
00  // 13 x41y110 CPE[3]
00  // 14 x41y110 CPE[4]
00  // 15 x41y110 CPE[5]
00  // 16 x41y110 CPE[6]
00  // 17 x41y110 CPE[7]
00  // 18 x41y110 CPE[8]
00  // 19 x41y110 CPE[9]
00  // 20 x42y109 CPE[0]
00  // 21 x42y109 CPE[1]
00  // 22 x42y109 CPE[2]
00  // 23 x42y109 CPE[3]
00  // 24 x42y109 CPE[4]
00  // 25 x42y109 CPE[5]
00  // 26 x42y109 CPE[6]
00  // 27 x42y109 CPE[7]
00  // 28 x42y109 CPE[8]
00  // 29 x42y109 CPE[9]
00  // 30 x42y110 CPE[0]
00  // 31 x42y110 CPE[1]
00  // 32 x42y110 CPE[2]
00  // 33 x42y110 CPE[3]
00  // 34 x42y110 CPE[4]
00  // 35 x42y110 CPE[5]
00  // 36 x42y110 CPE[6]
00  // 37 x42y110 CPE[7]
00  // 38 x42y110 CPE[8]
00  // 39 x42y110 CPE[9]
00  // 40 x41y109 INMUX plane 2,1
00  // 41 x41y109 INMUX plane 4,3
00  // 42 x41y109 INMUX plane 6,5
00  // 43 x41y109 INMUX plane 8,7
00  // 44 x41y109 INMUX plane 10,9
00  // 45 x41y109 INMUX plane 12,11
00  // 46 x41y110 INMUX plane 2,1
00  // 47 x41y110 INMUX plane 4,3
00  // 48 x41y110 INMUX plane 6,5
00  // 49 x41y110 INMUX plane 8,7
00  // 50 x41y110 INMUX plane 10,9
00  // 51 x41y110 INMUX plane 12,11
00  // 52 x42y109 INMUX plane 2,1
00  // 53 x42y109 INMUX plane 4,3
00  // 54 x42y109 INMUX plane 6,5
00  // 55 x42y109 INMUX plane 8,7
00  // 56 x42y109 INMUX plane 10,9
00  // 57 x42y109 INMUX plane 12,11
00  // 58 x42y110 INMUX plane 2,1
00  // 59 x42y110 INMUX plane 4,3
00  // 60 x42y110 INMUX plane 6,5
00  // 61 x42y110 INMUX plane 8,7
00  // 62 x42y110 INMUX plane 10,9
00  // 63 x42y110 INMUX plane 12,11
00  // 64 x41y109 SB_BIG plane 1
00  // 65 x41y109 SB_BIG plane 1
00  // 66 x41y109 SB_DRIVE plane 2,1
00  // 67 x41y109 SB_BIG plane 2
00  // 68 x41y109 SB_BIG plane 2
00  // 69 x41y109 SB_BIG plane 3
00  // 70 x41y109 SB_BIG plane 3
08  // 71 x41y109 SB_DRIVE plane 4,3
03 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6AEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AF6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B74
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
00  // 66 x-1y111 SB_DRIVE plane 2,1
48  // 67 x-1y111 SB_BIG plane 2
12  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
38 // y_sel: 111
05 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BF2
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x27y111 CPE[0]
00  //  1 x27y111 CPE[1]
00  //  2 x27y111 CPE[2]
00  //  3 x27y111 CPE[3]
00  //  4 x27y111 CPE[4]
00  //  5 x27y111 CPE[5]
00  //  6 x27y111 CPE[6]
00  //  7 x27y111 CPE[7]
00  //  8 x27y111 CPE[8]
00  //  9 x27y111 CPE[9]
00  // 10 x27y112 CPE[0]
00  // 11 x27y112 CPE[1]
00  // 12 x27y112 CPE[2]
00  // 13 x27y112 CPE[3]
00  // 14 x27y112 CPE[4]
00  // 15 x27y112 CPE[5]
00  // 16 x27y112 CPE[6]
00  // 17 x27y112 CPE[7]
00  // 18 x27y112 CPE[8]
00  // 19 x27y112 CPE[9]
00  // 20 x28y111 CPE[0]
00  // 21 x28y111 CPE[1]
00  // 22 x28y111 CPE[2]
00  // 23 x28y111 CPE[3]
00  // 24 x28y111 CPE[4]
00  // 25 x28y111 CPE[5]
00  // 26 x28y111 CPE[6]
00  // 27 x28y111 CPE[7]
00  // 28 x28y111 CPE[8]
00  // 29 x28y111 CPE[9]
00  // 30 x28y112 CPE[0]
00  // 31 x28y112 CPE[1]
00  // 32 x28y112 CPE[2]
00  // 33 x28y112 CPE[3]
00  // 34 x28y112 CPE[4]
00  // 35 x28y112 CPE[5]
00  // 36 x28y112 CPE[6]
00  // 37 x28y112 CPE[7]
00  // 38 x28y112 CPE[8]
00  // 39 x28y112 CPE[9]
00  // 40 x27y111 INMUX plane 2,1
00  // 41 x27y111 INMUX plane 4,3
00  // 42 x27y111 INMUX plane 6,5
00  // 43 x27y111 INMUX plane 8,7
00  // 44 x27y111 INMUX plane 10,9
00  // 45 x27y111 INMUX plane 12,11
00  // 46 x27y112 INMUX plane 2,1
02  // 47 x27y112 INMUX plane 4,3
00  // 48 x27y112 INMUX plane 6,5
00  // 49 x27y112 INMUX plane 8,7
00  // 50 x27y112 INMUX plane 10,9
00  // 51 x27y112 INMUX plane 12,11
00  // 52 x28y111 INMUX plane 2,1
00  // 53 x28y111 INMUX plane 4,3
00  // 54 x28y111 INMUX plane 6,5
00  // 55 x28y111 INMUX plane 8,7
00  // 56 x28y111 INMUX plane 10,9
00  // 57 x28y111 INMUX plane 12,11
00  // 58 x28y112 INMUX plane 2,1
00  // 59 x28y112 INMUX plane 4,3
00  // 60 x28y112 INMUX plane 6,5
00  // 61 x28y112 INMUX plane 8,7
00  // 62 x28y112 INMUX plane 10,9
00  // 63 x28y112 INMUX plane 12,11
00  // 64 x27y111 SB_BIG plane 1
00  // 65 x27y111 SB_BIG plane 1
00  // 66 x27y111 SB_DRIVE plane 2,1
00  // 67 x27y111 SB_BIG plane 2
00  // 68 x27y111 SB_BIG plane 2
00  // 69 x27y111 SB_BIG plane 3
00  // 70 x27y111 SB_BIG plane 3
00  // 71 x27y111 SB_DRIVE plane 4,3
00  // 72 x27y111 SB_BIG plane 4
00  // 73 x27y111 SB_BIG plane 4
00  // 74 x27y111 SB_BIG plane 5
00  // 75 x27y111 SB_BIG plane 5
00  // 76 x27y111 SB_DRIVE plane 6,5
00  // 77 x27y111 SB_BIG plane 6
00  // 78 x27y111 SB_BIG plane 6
00  // 79 x27y111 SB_BIG plane 7
00  // 80 x27y111 SB_BIG plane 7
00  // 81 x27y111 SB_DRIVE plane 8,7
00  // 82 x27y111 SB_BIG plane 8
00  // 83 x27y111 SB_BIG plane 8
00  // 84 x27y111 SB_BIG plane 9
00  // 85 x27y111 SB_BIG plane 9
00  // 86 x27y111 SB_DRIVE plane 10,9
00  // 87 x27y111 SB_BIG plane 10
00  // 88 x27y111 SB_BIG plane 10
00  // 89 x27y111 SB_BIG plane 11
00  // 90 x27y111 SB_BIG plane 11
00  // 91 x27y111 SB_DRIVE plane 12,11
00  // 92 x27y111 SB_BIG plane 12
00  // 93 x27y111 SB_BIG plane 12
00  // 94 x28y112 SB_SML plane 1
00  // 95 x28y112 SB_SML plane 2,1
00  // 96 x28y112 SB_SML plane 2
00  // 97 x28y112 SB_SML plane 3
01  // 98 x28y112 SB_SML plane 4,3
00  // 99 x28y112 SB_SML plane 4
00  // 100 x28y112 SB_SML plane 5
00  // 101 x28y112 SB_SML plane 6,5
00  // 102 x28y112 SB_SML plane 6
00  // 103 x28y112 SB_SML plane 7
C0  // 104 x28y112 SB_SML plane 8,7
09 // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x29y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C61     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
38 // y_sel: 111
DD // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C69
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x29y111 CPE[0]
00  //  1 x29y111 CPE[1]
00  //  2 x29y111 CPE[2]
00  //  3 x29y111 CPE[3]
00  //  4 x29y111 CPE[4]
00  //  5 x29y111 CPE[5]
00  //  6 x29y111 CPE[6]
00  //  7 x29y111 CPE[7]
00  //  8 x29y111 CPE[8]
00  //  9 x29y111 CPE[9]
00  // 10 x29y112 CPE[0]
00  // 11 x29y112 CPE[1]
00  // 12 x29y112 CPE[2]
00  // 13 x29y112 CPE[3]
00  // 14 x29y112 CPE[4]
00  // 15 x29y112 CPE[5]
00  // 16 x29y112 CPE[6]
00  // 17 x29y112 CPE[7]
00  // 18 x29y112 CPE[8]
00  // 19 x29y112 CPE[9]
00  // 20 x30y111 CPE[0]  _a326  C_////Bridge
00  // 21 x30y111 CPE[1]
00  // 22 x30y111 CPE[2]
00  // 23 x30y111 CPE[3]
00  // 24 x30y111 CPE[4]
00  // 25 x30y111 CPE[5]
00  // 26 x30y111 CPE[6]
00  // 27 x30y111 CPE[7]
00  // 28 x30y111 CPE[8]
00  // 29 x30y111 CPE[9]
00  // 30 x30y112 CPE[0]
00  // 31 x30y112 CPE[1]
00  // 32 x30y112 CPE[2]
00  // 33 x30y112 CPE[3]
00  // 34 x30y112 CPE[4]
00  // 35 x30y112 CPE[5]
00  // 36 x30y112 CPE[6]
00  // 37 x30y112 CPE[7]
00  // 38 x30y112 CPE[8]
00  // 39 x30y112 CPE[9]
00  // 40 x29y111 INMUX plane 2,1
00  // 41 x29y111 INMUX plane 4,3
00  // 42 x29y111 INMUX plane 6,5
00  // 43 x29y111 INMUX plane 8,7
00  // 44 x29y111 INMUX plane 10,9
00  // 45 x29y111 INMUX plane 12,11
00  // 46 x29y112 INMUX plane 2,1
00  // 47 x29y112 INMUX plane 4,3
00  // 48 x29y112 INMUX plane 6,5
08  // 49 x29y112 INMUX plane 8,7
00  // 50 x29y112 INMUX plane 10,9
00  // 51 x29y112 INMUX plane 12,11
05  // 52 x30y111 INMUX plane 2,1
00  // 53 x30y111 INMUX plane 4,3
00  // 54 x30y111 INMUX plane 6,5
00  // 55 x30y111 INMUX plane 8,7
00  // 56 x30y111 INMUX plane 10,9
00  // 57 x30y111 INMUX plane 12,11
00  // 58 x30y112 INMUX plane 2,1
10  // 59 x30y112 INMUX plane 4,3
00  // 60 x30y112 INMUX plane 6,5
08  // 61 x30y112 INMUX plane 8,7
80  // 62 x30y112 INMUX plane 10,9
00  // 63 x30y112 INMUX plane 12,11
00  // 64 x30y112 SB_BIG plane 1
00  // 65 x30y112 SB_BIG plane 1
00  // 66 x30y112 SB_DRIVE plane 2,1
00  // 67 x30y112 SB_BIG plane 2
00  // 68 x30y112 SB_BIG plane 2
48  // 69 x30y112 SB_BIG plane 3
1A  // 70 x30y112 SB_BIG plane 3
00  // 71 x30y112 SB_DRIVE plane 4,3
00  // 72 x30y112 SB_BIG plane 4
00  // 73 x30y112 SB_BIG plane 4
00  // 74 x30y112 SB_BIG plane 5
00  // 75 x30y112 SB_BIG plane 5
00  // 76 x30y112 SB_DRIVE plane 6,5
00  // 77 x30y112 SB_BIG plane 6
00  // 78 x30y112 SB_BIG plane 6
48  // 79 x30y112 SB_BIG plane 7
12  // 80 x30y112 SB_BIG plane 7
00  // 81 x30y112 SB_DRIVE plane 8,7
11  // 82 x30y112 SB_BIG plane 8
00  // 83 x30y112 SB_BIG plane 8
00  // 84 x30y112 SB_BIG plane 9
60  // 85 x30y112 SB_BIG plane 9
00  // 86 x30y112 SB_DRIVE plane 10,9
00  // 87 x30y112 SB_BIG plane 10
00  // 88 x30y112 SB_BIG plane 10
01  // 89 x30y112 SB_BIG plane 11
00  // 90 x30y112 SB_BIG plane 11
00  // 91 x30y112 SB_DRIVE plane 12,11
00  // 92 x30y112 SB_BIG plane 12
00  // 93 x30y112 SB_BIG plane 12
00  // 94 x29y111 SB_SML plane 1
00  // 95 x29y111 SB_SML plane 2,1
00  // 96 x29y111 SB_SML plane 2
A8  // 97 x29y111 SB_SML plane 3
02  // 98 x29y111 SB_SML plane 4,3
00  // 99 x29y111 SB_SML plane 4
00  // 100 x29y111 SB_SML plane 5
00  // 101 x29y111 SB_SML plane 6,5
00  // 102 x29y111 SB_SML plane 6
A8  // 103 x29y111 SB_SML plane 7
02  // 104 x29y111 SB_SML plane 8,7
CA // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x31y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6CD8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
38 // y_sel: 111
84 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CE0
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y111 CPE[0]
00  //  1 x31y111 CPE[1]
00  //  2 x31y111 CPE[2]
00  //  3 x31y111 CPE[3]
00  //  4 x31y111 CPE[4]
00  //  5 x31y111 CPE[5]
00  //  6 x31y111 CPE[6]
00  //  7 x31y111 CPE[7]
00  //  8 x31y111 CPE[8]
00  //  9 x31y111 CPE[9]
00  // 10 x31y112 CPE[0]
00  // 11 x31y112 CPE[1]
00  // 12 x31y112 CPE[2]
00  // 13 x31y112 CPE[3]
00  // 14 x31y112 CPE[4]
00  // 15 x31y112 CPE[5]
00  // 16 x31y112 CPE[6]
00  // 17 x31y112 CPE[7]
00  // 18 x31y112 CPE[8]
00  // 19 x31y112 CPE[9]
00  // 20 x32y111 CPE[0]  _a171  C_///AND/D
00  // 21 x32y111 CPE[1]
00  // 22 x32y111 CPE[2]
00  // 23 x32y111 CPE[3]
00  // 24 x32y111 CPE[4]
00  // 25 x32y111 CPE[5]
00  // 26 x32y111 CPE[6]
00  // 27 x32y111 CPE[7]
00  // 28 x32y111 CPE[8]
00  // 29 x32y111 CPE[9]
00  // 30 x32y112 CPE[0]  _a309  C_////Bridge
00  // 31 x32y112 CPE[1]
00  // 32 x32y112 CPE[2]
00  // 33 x32y112 CPE[3]
00  // 34 x32y112 CPE[4]
00  // 35 x32y112 CPE[5]
00  // 36 x32y112 CPE[6]
00  // 37 x32y112 CPE[7]
00  // 38 x32y112 CPE[8]
00  // 39 x32y112 CPE[9]
01  // 40 x31y111 INMUX plane 2,1
00  // 41 x31y111 INMUX plane 4,3
00  // 42 x31y111 INMUX plane 6,5
18  // 43 x31y111 INMUX plane 8,7
00  // 44 x31y111 INMUX plane 10,9
00  // 45 x31y111 INMUX plane 12,11
05  // 46 x31y112 INMUX plane 2,1
00  // 47 x31y112 INMUX plane 4,3
00  // 48 x31y112 INMUX plane 6,5
08  // 49 x31y112 INMUX plane 8,7
00  // 50 x31y112 INMUX plane 10,9
02  // 51 x31y112 INMUX plane 12,11
00  // 52 x32y111 INMUX plane 2,1
04  // 53 x32y111 INMUX plane 4,3
00  // 54 x32y111 INMUX plane 6,5
00  // 55 x32y111 INMUX plane 8,7
03  // 56 x32y111 INMUX plane 10,9
05  // 57 x32y111 INMUX plane 12,11
06  // 58 x32y112 INMUX plane 2,1
00  // 59 x32y112 INMUX plane 4,3
05  // 60 x32y112 INMUX plane 6,5
20  // 61 x32y112 INMUX plane 8,7
00  // 62 x32y112 INMUX plane 10,9
19  // 63 x32y112 INMUX plane 12,11
00  // 64 x31y111 SB_BIG plane 1
00  // 65 x31y111 SB_BIG plane 1
00  // 66 x31y111 SB_DRIVE plane 2,1
00  // 67 x31y111 SB_BIG plane 2
00  // 68 x31y111 SB_BIG plane 2
11  // 69 x31y111 SB_BIG plane 3
24  // 70 x31y111 SB_BIG plane 3
00  // 71 x31y111 SB_DRIVE plane 4,3
48  // 72 x31y111 SB_BIG plane 4
12  // 73 x31y111 SB_BIG plane 4
00  // 74 x31y111 SB_BIG plane 5
00  // 75 x31y111 SB_BIG plane 5
00  // 76 x31y111 SB_DRIVE plane 6,5
00  // 77 x31y111 SB_BIG plane 6
00  // 78 x31y111 SB_BIG plane 6
48  // 79 x31y111 SB_BIG plane 7
12  // 80 x31y111 SB_BIG plane 7
00  // 81 x31y111 SB_DRIVE plane 8,7
48  // 82 x31y111 SB_BIG plane 8
12  // 83 x31y111 SB_BIG plane 8
00  // 84 x31y111 SB_BIG plane 9
00  // 85 x31y111 SB_BIG plane 9
00  // 86 x31y111 SB_DRIVE plane 10,9
00  // 87 x31y111 SB_BIG plane 10
00  // 88 x31y111 SB_BIG plane 10
40  // 89 x31y111 SB_BIG plane 11
01  // 90 x31y111 SB_BIG plane 11
02  // 91 x31y111 SB_DRIVE plane 12,11
00  // 92 x31y111 SB_BIG plane 12
00  // 93 x31y111 SB_BIG plane 12
00  // 94 x32y112 SB_SML plane 1
00  // 95 x32y112 SB_SML plane 2,1
00  // 96 x32y112 SB_SML plane 2
EE  // 97 x32y112 SB_SML plane 3
35  // 98 x32y112 SB_SML plane 4,3
38  // 99 x32y112 SB_SML plane 4
00  // 100 x32y112 SB_SML plane 5
00  // 101 x32y112 SB_SML plane 6,5
00  // 102 x32y112 SB_SML plane 6
A8  // 103 x32y112 SB_SML plane 7
82  // 104 x32y112 SB_SML plane 8,7
2A  // 105 x32y112 SB_SML plane 8
0B  // 106 x32y112 SB_SML plane 9
04  // 107 x32y112 SB_SML plane 10,9
00  // 108 x32y112 SB_SML plane 10
30  // 109 x32y112 SB_SML plane 11
B4 // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x33y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
38 // y_sel: 111
5C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D5C
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x33y111 CPE[0]
00  //  1 x33y111 CPE[1]
00  //  2 x33y111 CPE[2]
00  //  3 x33y111 CPE[3]
00  //  4 x33y111 CPE[4]
00  //  5 x33y111 CPE[5]
00  //  6 x33y111 CPE[6]
00  //  7 x33y111 CPE[7]
00  //  8 x33y111 CPE[8]
00  //  9 x33y111 CPE[9]
00  // 10 x33y112 CPE[0]  _a85  C_MX4b////    
00  // 11 x33y112 CPE[1]
00  // 12 x33y112 CPE[2]
00  // 13 x33y112 CPE[3]
00  // 14 x33y112 CPE[4]
00  // 15 x33y112 CPE[5]
00  // 16 x33y112 CPE[6]
00  // 17 x33y112 CPE[7]
00  // 18 x33y112 CPE[8]
00  // 19 x33y112 CPE[9]
00  // 20 x34y111 CPE[0]  net1 = net2: _a140  C_ADDF2/D//ADDF2/
00  // 21 x34y111 CPE[1]
00  // 22 x34y111 CPE[2]
00  // 23 x34y111 CPE[3]
00  // 24 x34y111 CPE[4]
00  // 25 x34y111 CPE[5]
00  // 26 x34y111 CPE[6]
00  // 27 x34y111 CPE[7]
00  // 28 x34y111 CPE[8]
00  // 29 x34y111 CPE[9]
00  // 30 x34y112 CPE[0]  net1 = net2: _a142  C_ADDF2/D//ADDF2/
00  // 31 x34y112 CPE[1]
00  // 32 x34y112 CPE[2]
00  // 33 x34y112 CPE[3]
00  // 34 x34y112 CPE[4]
00  // 35 x34y112 CPE[5]
00  // 36 x34y112 CPE[6]
00  // 37 x34y112 CPE[7]
00  // 38 x34y112 CPE[8]
00  // 39 x34y112 CPE[9]
00  // 40 x33y111 INMUX plane 2,1
00  // 41 x33y111 INMUX plane 4,3
00  // 42 x33y111 INMUX plane 6,5
00  // 43 x33y111 INMUX plane 8,7
00  // 44 x33y111 INMUX plane 10,9
00  // 45 x33y111 INMUX plane 12,11
2E  // 46 x33y112 INMUX plane 2,1
18  // 47 x33y112 INMUX plane 4,3
32  // 48 x33y112 INMUX plane 6,5
02  // 49 x33y112 INMUX plane 8,7
01  // 50 x33y112 INMUX plane 10,9
05  // 51 x33y112 INMUX plane 12,11
00  // 52 x34y111 INMUX plane 2,1
04  // 53 x34y111 INMUX plane 4,3
00  // 54 x34y111 INMUX plane 6,5
00  // 55 x34y111 INMUX plane 8,7
03  // 56 x34y111 INMUX plane 10,9
05  // 57 x34y111 INMUX plane 12,11
00  // 58 x34y112 INMUX plane 2,1
0D  // 59 x34y112 INMUX plane 4,3
00  // 60 x34y112 INMUX plane 6,5
28  // 61 x34y112 INMUX plane 8,7
00  // 62 x34y112 INMUX plane 10,9
05  // 63 x34y112 INMUX plane 12,11
00  // 64 x34y112 SB_BIG plane 1
00  // 65 x34y112 SB_BIG plane 1
00  // 66 x34y112 SB_DRIVE plane 2,1
48  // 67 x34y112 SB_BIG plane 2
12  // 68 x34y112 SB_BIG plane 2
9A  // 69 x34y112 SB_BIG plane 3
28  // 70 x34y112 SB_BIG plane 3
00  // 71 x34y112 SB_DRIVE plane 4,3
51  // 72 x34y112 SB_BIG plane 4
12  // 73 x34y112 SB_BIG plane 4
00  // 74 x34y112 SB_BIG plane 5
04  // 75 x34y112 SB_BIG plane 5
00  // 76 x34y112 SB_DRIVE plane 6,5
41  // 77 x34y112 SB_BIG plane 6
12  // 78 x34y112 SB_BIG plane 6
48  // 79 x34y112 SB_BIG plane 7
14  // 80 x34y112 SB_BIG plane 7
00  // 81 x34y112 SB_DRIVE plane 8,7
1A  // 82 x34y112 SB_BIG plane 8
12  // 83 x34y112 SB_BIG plane 8
00  // 84 x34y112 SB_BIG plane 9
60  // 85 x34y112 SB_BIG plane 9
00  // 86 x34y112 SB_DRIVE plane 10,9
00  // 87 x34y112 SB_BIG plane 10
00  // 88 x34y112 SB_BIG plane 10
00  // 89 x34y112 SB_BIG plane 11
00  // 90 x34y112 SB_BIG plane 11
00  // 91 x34y112 SB_DRIVE plane 12,11
03  // 92 x34y112 SB_BIG plane 12
40  // 93 x34y112 SB_BIG plane 12
00  // 94 x33y111 SB_SML plane 1
80  // 95 x33y111 SB_SML plane 2,1
2A  // 96 x33y111 SB_SML plane 2
A8  // 97 x33y111 SB_SML plane 3
80  // 98 x33y111 SB_SML plane 4,3
2A  // 99 x33y111 SB_SML plane 4
00  // 100 x33y111 SB_SML plane 5
80  // 101 x33y111 SB_SML plane 6,5
2A  // 102 x33y111 SB_SML plane 6
A1  // 103 x33y111 SB_SML plane 7
82  // 104 x33y111 SB_SML plane 8,7
0A  // 105 x33y111 SB_SML plane 8
91 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x35y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DCC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
38 // y_sel: 111
34 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DD4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y111 CPE[0]  _a295  C_///AND/
00  //  1 x35y111 CPE[1]
00  //  2 x35y111 CPE[2]
00  //  3 x35y111 CPE[3]
00  //  4 x35y111 CPE[4]
00  //  5 x35y111 CPE[5]
00  //  6 x35y111 CPE[6]
00  //  7 x35y111 CPE[7]
00  //  8 x35y111 CPE[8]
00  //  9 x35y111 CPE[9]
00  // 10 x35y112 CPE[0]  _a222  C_MX4b////    
00  // 11 x35y112 CPE[1]
00  // 12 x35y112 CPE[2]
00  // 13 x35y112 CPE[3]
00  // 14 x35y112 CPE[4]
00  // 15 x35y112 CPE[5]
00  // 16 x35y112 CPE[6]
00  // 17 x35y112 CPE[7]
00  // 18 x35y112 CPE[8]
00  // 19 x35y112 CPE[9]
00  // 20 x36y111 CPE[0]  _a347  C_////Bridge
00  // 21 x36y111 CPE[1]
00  // 22 x36y111 CPE[2]
00  // 23 x36y111 CPE[3]
00  // 24 x36y111 CPE[4]
00  // 25 x36y111 CPE[5]
00  // 26 x36y111 CPE[6]
00  // 27 x36y111 CPE[7]
00  // 28 x36y111 CPE[8]
00  // 29 x36y111 CPE[9]
00  // 30 x36y112 CPE[0]  _a280  C_AND////    _a14  C_///AND/
00  // 31 x36y112 CPE[1]
00  // 32 x36y112 CPE[2]
00  // 33 x36y112 CPE[3]
00  // 34 x36y112 CPE[4]
00  // 35 x36y112 CPE[5]
00  // 36 x36y112 CPE[6]
00  // 37 x36y112 CPE[7]
00  // 38 x36y112 CPE[8]
00  // 39 x36y112 CPE[9]
06  // 40 x35y111 INMUX plane 2,1
04  // 41 x35y111 INMUX plane 4,3
05  // 42 x35y111 INMUX plane 6,5
01  // 43 x35y111 INMUX plane 8,7
00  // 44 x35y111 INMUX plane 10,9
29  // 45 x35y111 INMUX plane 12,11
10  // 46 x35y112 INMUX plane 2,1
28  // 47 x35y112 INMUX plane 4,3
3F  // 48 x35y112 INMUX plane 6,5
1B  // 49 x35y112 INMUX plane 8,7
1B  // 50 x35y112 INMUX plane 10,9
01  // 51 x35y112 INMUX plane 12,11
28  // 52 x36y111 INMUX plane 2,1
00  // 53 x36y111 INMUX plane 4,3
18  // 54 x36y111 INMUX plane 6,5
00  // 55 x36y111 INMUX plane 8,7
41  // 56 x36y111 INMUX plane 10,9
C3  // 57 x36y111 INMUX plane 12,11
10  // 58 x36y112 INMUX plane 2,1
05  // 59 x36y112 INMUX plane 4,3
5A  // 60 x36y112 INMUX plane 6,5
07  // 61 x36y112 INMUX plane 8,7
40  // 62 x36y112 INMUX plane 10,9
0D  // 63 x36y112 INMUX plane 12,11
48  // 64 x35y111 SB_BIG plane 1
12  // 65 x35y111 SB_BIG plane 1
00  // 66 x35y111 SB_DRIVE plane 2,1
48  // 67 x35y111 SB_BIG plane 2
12  // 68 x35y111 SB_BIG plane 2
48  // 69 x35y111 SB_BIG plane 3
12  // 70 x35y111 SB_BIG plane 3
20  // 71 x35y111 SB_DRIVE plane 4,3
08  // 72 x35y111 SB_BIG plane 4
12  // 73 x35y111 SB_BIG plane 4
48  // 74 x35y111 SB_BIG plane 5
12  // 75 x35y111 SB_BIG plane 5
00  // 76 x35y111 SB_DRIVE plane 6,5
48  // 77 x35y111 SB_BIG plane 6
12  // 78 x35y111 SB_BIG plane 6
48  // 79 x35y111 SB_BIG plane 7
12  // 80 x35y111 SB_BIG plane 7
00  // 81 x35y111 SB_DRIVE plane 8,7
48  // 82 x35y111 SB_BIG plane 8
12  // 83 x35y111 SB_BIG plane 8
41  // 84 x35y111 SB_BIG plane 9
12  // 85 x35y111 SB_BIG plane 9
00  // 86 x35y111 SB_DRIVE plane 10,9
48  // 87 x35y111 SB_BIG plane 10
12  // 88 x35y111 SB_BIG plane 10
48  // 89 x35y111 SB_BIG plane 11
13  // 90 x35y111 SB_BIG plane 11
00  // 91 x35y111 SB_DRIVE plane 12,11
11  // 92 x35y111 SB_BIG plane 12
24  // 93 x35y111 SB_BIG plane 12
A8  // 94 x36y112 SB_SML plane 1
82  // 95 x36y112 SB_SML plane 2,1
32  // 96 x36y112 SB_SML plane 2
A8  // 97 x36y112 SB_SML plane 3
82  // 98 x36y112 SB_SML plane 4,3
32  // 99 x36y112 SB_SML plane 4
D4  // 100 x36y112 SB_SML plane 5
04  // 101 x36y112 SB_SML plane 6,5
64  // 102 x36y112 SB_SML plane 6
34  // 103 x36y112 SB_SML plane 7
84  // 104 x36y112 SB_SML plane 8,7
2A  // 105 x36y112 SB_SML plane 8
A8  // 106 x36y112 SB_SML plane 9
82  // 107 x36y112 SB_SML plane 10,9
2A  // 108 x36y112 SB_SML plane 10
A8  // 109 x36y112 SB_SML plane 11
E4  // 110 x36y112 SB_SML plane 12,11
16  // 111 x36y112 SB_SML plane 12
AB // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x37y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
38 // y_sel: 111
EC // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y111 CPE[0]
00  //  1 x37y111 CPE[1]
00  //  2 x37y111 CPE[2]
00  //  3 x37y111 CPE[3]
00  //  4 x37y111 CPE[4]
00  //  5 x37y111 CPE[5]
00  //  6 x37y111 CPE[6]
00  //  7 x37y111 CPE[7]
00  //  8 x37y111 CPE[8]
00  //  9 x37y111 CPE[9]
00  // 10 x37y112 CPE[0]  _a254  C_AND////    
00  // 11 x37y112 CPE[1]
00  // 12 x37y112 CPE[2]
00  // 13 x37y112 CPE[3]
00  // 14 x37y112 CPE[4]
00  // 15 x37y112 CPE[5]
00  // 16 x37y112 CPE[6]
00  // 17 x37y112 CPE[7]
00  // 18 x37y112 CPE[8]
00  // 19 x37y112 CPE[9]
00  // 20 x38y111 CPE[0]  _a250  C_///AND/D
00  // 21 x38y111 CPE[1]
00  // 22 x38y111 CPE[2]
00  // 23 x38y111 CPE[3]
00  // 24 x38y111 CPE[4]
00  // 25 x38y111 CPE[5]
00  // 26 x38y111 CPE[6]
00  // 27 x38y111 CPE[7]
00  // 28 x38y111 CPE[8]
00  // 29 x38y111 CPE[9]
00  // 30 x38y112 CPE[0]  _a84  C_///AND/
00  // 31 x38y112 CPE[1]
00  // 32 x38y112 CPE[2]
00  // 33 x38y112 CPE[3]
00  // 34 x38y112 CPE[4]
00  // 35 x38y112 CPE[5]
00  // 36 x38y112 CPE[6]
00  // 37 x38y112 CPE[7]
00  // 38 x38y112 CPE[8]
00  // 39 x38y112 CPE[9]
00  // 40 x37y111 INMUX plane 2,1
00  // 41 x37y111 INMUX plane 4,3
00  // 42 x37y111 INMUX plane 6,5
00  // 43 x37y111 INMUX plane 8,7
01  // 44 x37y111 INMUX plane 10,9
00  // 45 x37y111 INMUX plane 12,11
28  // 46 x37y112 INMUX plane 2,1
01  // 47 x37y112 INMUX plane 4,3
20  // 48 x37y112 INMUX plane 6,5
1F  // 49 x37y112 INMUX plane 8,7
00  // 50 x37y112 INMUX plane 10,9
0C  // 51 x37y112 INMUX plane 12,11
00  // 52 x38y111 INMUX plane 2,1
00  // 53 x38y111 INMUX plane 4,3
00  // 54 x38y111 INMUX plane 6,5
08  // 55 x38y111 INMUX plane 8,7
2B  // 56 x38y111 INMUX plane 10,9
0D  // 57 x38y111 INMUX plane 12,11
2D  // 58 x38y112 INMUX plane 2,1
06  // 59 x38y112 INMUX plane 4,3
08  // 60 x38y112 INMUX plane 6,5
05  // 61 x38y112 INMUX plane 8,7
00  // 62 x38y112 INMUX plane 10,9
08  // 63 x38y112 INMUX plane 12,11
00  // 64 x38y112 SB_BIG plane 1
30  // 65 x38y112 SB_BIG plane 1
00  // 66 x38y112 SB_DRIVE plane 2,1
93  // 67 x38y112 SB_BIG plane 2
32  // 68 x38y112 SB_BIG plane 2
48  // 69 x38y112 SB_BIG plane 3
12  // 70 x38y112 SB_BIG plane 3
00  // 71 x38y112 SB_DRIVE plane 4,3
41  // 72 x38y112 SB_BIG plane 4
10  // 73 x38y112 SB_BIG plane 4
00  // 74 x38y112 SB_BIG plane 5
06  // 75 x38y112 SB_BIG plane 5
00  // 76 x38y112 SB_DRIVE plane 6,5
58  // 77 x38y112 SB_BIG plane 6
26  // 78 x38y112 SB_BIG plane 6
48  // 79 x38y112 SB_BIG plane 7
12  // 80 x38y112 SB_BIG plane 7
00  // 81 x38y112 SB_DRIVE plane 8,7
48  // 82 x38y112 SB_BIG plane 8
12  // 83 x38y112 SB_BIG plane 8
00  // 84 x38y112 SB_BIG plane 9
60  // 85 x38y112 SB_BIG plane 9
00  // 86 x38y112 SB_DRIVE plane 10,9
00  // 87 x38y112 SB_BIG plane 10
00  // 88 x38y112 SB_BIG plane 10
00  // 89 x38y112 SB_BIG plane 11
00  // 90 x38y112 SB_BIG plane 11
00  // 91 x38y112 SB_DRIVE plane 12,11
00  // 92 x38y112 SB_BIG plane 12
00  // 93 x38y112 SB_BIG plane 12
00  // 94 x37y111 SB_SML plane 1
80  // 95 x37y111 SB_SML plane 2,1
28  // 96 x37y111 SB_SML plane 2
88  // 97 x37y111 SB_SML plane 3
22  // 98 x37y111 SB_SML plane 4,3
53  // 99 x37y111 SB_SML plane 4
00  // 100 x37y111 SB_SML plane 5
80  // 101 x37y111 SB_SML plane 6,5
2A  // 102 x37y111 SB_SML plane 6
A8  // 103 x37y111 SB_SML plane 7
82  // 104 x37y111 SB_SML plane 8,7
2A  // 105 x37y111 SB_SML plane 8
00  // 106 x37y111 SB_SML plane 9
00  // 107 x37y111 SB_SML plane 10,9
00  // 108 x37y111 SB_SML plane 10
00  // 109 x37y111 SB_SML plane 11
B0  // 110 x37y111 SB_SML plane 12,11
60  // 111 x37y111 SB_SML plane 12
7C // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x39y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6EC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
38 // y_sel: 111
E4 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6ED0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y111 CPE[0]
00  //  1 x39y111 CPE[1]
00  //  2 x39y111 CPE[2]
00  //  3 x39y111 CPE[3]
00  //  4 x39y111 CPE[4]
00  //  5 x39y111 CPE[5]
00  //  6 x39y111 CPE[6]
00  //  7 x39y111 CPE[7]
00  //  8 x39y111 CPE[8]
00  //  9 x39y111 CPE[9]
00  // 10 x39y112 CPE[0]  _a333  C_////Bridge
00  // 11 x39y112 CPE[1]
00  // 12 x39y112 CPE[2]
00  // 13 x39y112 CPE[3]
00  // 14 x39y112 CPE[4]
00  // 15 x39y112 CPE[5]
00  // 16 x39y112 CPE[6]
00  // 17 x39y112 CPE[7]
00  // 18 x39y112 CPE[8]
00  // 19 x39y112 CPE[9]
00  // 20 x40y111 CPE[0]  _a277  C_MX2b////    
00  // 21 x40y111 CPE[1]
00  // 22 x40y111 CPE[2]
00  // 23 x40y111 CPE[3]
00  // 24 x40y111 CPE[4]
00  // 25 x40y111 CPE[5]
00  // 26 x40y111 CPE[6]
00  // 27 x40y111 CPE[7]
00  // 28 x40y111 CPE[8]
00  // 29 x40y111 CPE[9]
00  // 30 x40y112 CPE[0]  _a83  C_MX4b////    
00  // 31 x40y112 CPE[1]
00  // 32 x40y112 CPE[2]
00  // 33 x40y112 CPE[3]
00  // 34 x40y112 CPE[4]
00  // 35 x40y112 CPE[5]
00  // 36 x40y112 CPE[6]
00  // 37 x40y112 CPE[7]
00  // 38 x40y112 CPE[8]
00  // 39 x40y112 CPE[9]
04  // 40 x39y111 INMUX plane 2,1
00  // 41 x39y111 INMUX plane 4,3
00  // 42 x39y111 INMUX plane 6,5
00  // 43 x39y111 INMUX plane 8,7
00  // 44 x39y111 INMUX plane 10,9
00  // 45 x39y111 INMUX plane 12,11
00  // 46 x39y112 INMUX plane 2,1
00  // 47 x39y112 INMUX plane 4,3
08  // 48 x39y112 INMUX plane 6,5
20  // 49 x39y112 INMUX plane 8,7
28  // 50 x39y112 INMUX plane 10,9
01  // 51 x39y112 INMUX plane 12,11
38  // 52 x40y111 INMUX plane 2,1
00  // 53 x40y111 INMUX plane 4,3
15  // 54 x40y111 INMUX plane 6,5
21  // 55 x40y111 INMUX plane 8,7
10  // 56 x40y111 INMUX plane 10,9
00  // 57 x40y111 INMUX plane 12,11
04  // 58 x40y112 INMUX plane 2,1
38  // 59 x40y112 INMUX plane 4,3
1D  // 60 x40y112 INMUX plane 6,5
28  // 61 x40y112 INMUX plane 8,7
00  // 62 x40y112 INMUX plane 10,9
20  // 63 x40y112 INMUX plane 12,11
00  // 64 x39y111 SB_BIG plane 1
00  // 65 x39y111 SB_BIG plane 1
00  // 66 x39y111 SB_DRIVE plane 2,1
48  // 67 x39y111 SB_BIG plane 2
12  // 68 x39y111 SB_BIG plane 2
48  // 69 x39y111 SB_BIG plane 3
12  // 70 x39y111 SB_BIG plane 3
00  // 71 x39y111 SB_DRIVE plane 4,3
48  // 72 x39y111 SB_BIG plane 4
10  // 73 x39y111 SB_BIG plane 4
00  // 74 x39y111 SB_BIG plane 5
00  // 75 x39y111 SB_BIG plane 5
00  // 76 x39y111 SB_DRIVE plane 6,5
48  // 77 x39y111 SB_BIG plane 6
12  // 78 x39y111 SB_BIG plane 6
41  // 79 x39y111 SB_BIG plane 7
12  // 80 x39y111 SB_BIG plane 7
00  // 81 x39y111 SB_DRIVE plane 8,7
48  // 82 x39y111 SB_BIG plane 8
12  // 83 x39y111 SB_BIG plane 8
00  // 84 x39y111 SB_BIG plane 9
00  // 85 x39y111 SB_BIG plane 9
04  // 86 x39y111 SB_DRIVE plane 10,9
00  // 87 x39y111 SB_BIG plane 10
00  // 88 x39y111 SB_BIG plane 10
40  // 89 x39y111 SB_BIG plane 11
01  // 90 x39y111 SB_BIG plane 11
00  // 91 x39y111 SB_DRIVE plane 12,11
00  // 92 x39y111 SB_BIG plane 12
00  // 93 x39y111 SB_BIG plane 12
00  // 94 x40y112 SB_SML plane 1
80  // 95 x40y112 SB_SML plane 2,1
28  // 96 x40y112 SB_SML plane 2
B4  // 97 x40y112 SB_SML plane 3
85  // 98 x40y112 SB_SML plane 4,3
2A  // 99 x40y112 SB_SML plane 4
00  // 100 x40y112 SB_SML plane 5
40  // 101 x40y112 SB_SML plane 6,5
72  // 102 x40y112 SB_SML plane 6
A8  // 103 x40y112 SB_SML plane 7
82  // 104 x40y112 SB_SML plane 8,7
2A  // 105 x40y112 SB_SML plane 8
00  // 106 x40y112 SB_SML plane 9
00  // 107 x40y112 SB_SML plane 10,9
00  // 108 x40y112 SB_SML plane 10
00  // 109 x40y112 SB_SML plane 11
90  // 110 x40y112 SB_SML plane 12,11
01  // 111 x40y112 SB_SML plane 12
4C // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x41y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
38 // y_sel: 111
3C // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F4E
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x41y111 CPE[0]
00  //  1 x41y111 CPE[1]
00  //  2 x41y111 CPE[2]
00  //  3 x41y111 CPE[3]
00  //  4 x41y111 CPE[4]
00  //  5 x41y111 CPE[5]
00  //  6 x41y111 CPE[6]
00  //  7 x41y111 CPE[7]
00  //  8 x41y111 CPE[8]
00  //  9 x41y111 CPE[9]
00  // 10 x41y112 CPE[0]  _a62  C_AND/D///    
00  // 11 x41y112 CPE[1]
00  // 12 x41y112 CPE[2]
00  // 13 x41y112 CPE[3]
00  // 14 x41y112 CPE[4]
00  // 15 x41y112 CPE[5]
00  // 16 x41y112 CPE[6]
00  // 17 x41y112 CPE[7]
00  // 18 x41y112 CPE[8]
00  // 19 x41y112 CPE[9]
00  // 20 x42y111 CPE[0]
00  // 21 x42y111 CPE[1]
00  // 22 x42y111 CPE[2]
00  // 23 x42y111 CPE[3]
00  // 24 x42y111 CPE[4]
00  // 25 x42y111 CPE[5]
00  // 26 x42y111 CPE[6]
00  // 27 x42y111 CPE[7]
00  // 28 x42y111 CPE[8]
00  // 29 x42y111 CPE[9]
00  // 30 x42y112 CPE[0]  _a332  C_////Bridge
00  // 31 x42y112 CPE[1]
00  // 32 x42y112 CPE[2]
00  // 33 x42y112 CPE[3]
00  // 34 x42y112 CPE[4]
00  // 35 x42y112 CPE[5]
00  // 36 x42y112 CPE[6]
00  // 37 x42y112 CPE[7]
00  // 38 x42y112 CPE[8]
00  // 39 x42y112 CPE[9]
00  // 40 x41y111 INMUX plane 2,1
00  // 41 x41y111 INMUX plane 4,3
00  // 42 x41y111 INMUX plane 6,5
01  // 43 x41y111 INMUX plane 8,7
00  // 44 x41y111 INMUX plane 10,9
00  // 45 x41y111 INMUX plane 12,11
00  // 46 x41y112 INMUX plane 2,1
00  // 47 x41y112 INMUX plane 4,3
1A  // 48 x41y112 INMUX plane 6,5
22  // 49 x41y112 INMUX plane 8,7
1B  // 50 x41y112 INMUX plane 10,9
05  // 51 x41y112 INMUX plane 12,11
00  // 52 x42y111 INMUX plane 2,1
00  // 53 x42y111 INMUX plane 4,3
00  // 54 x42y111 INMUX plane 6,5
01  // 55 x42y111 INMUX plane 8,7
00  // 56 x42y111 INMUX plane 10,9
00  // 57 x42y111 INMUX plane 12,11
06  // 58 x42y112 INMUX plane 2,1
00  // 59 x42y112 INMUX plane 4,3
0B  // 60 x42y112 INMUX plane 6,5
00  // 61 x42y112 INMUX plane 8,7
00  // 62 x42y112 INMUX plane 10,9
08  // 63 x42y112 INMUX plane 12,11
00  // 64 x42y112 SB_BIG plane 1
00  // 65 x42y112 SB_BIG plane 1
00  // 66 x42y112 SB_DRIVE plane 2,1
48  // 67 x42y112 SB_BIG plane 2
12  // 68 x42y112 SB_BIG plane 2
03  // 69 x42y112 SB_BIG plane 3
42  // 70 x42y112 SB_BIG plane 3
04  // 71 x42y112 SB_DRIVE plane 4,3
48  // 72 x42y112 SB_BIG plane 4
12  // 73 x42y112 SB_BIG plane 4
03  // 74 x42y112 SB_BIG plane 5
42  // 75 x42y112 SB_BIG plane 5
00  // 76 x42y112 SB_DRIVE plane 6,5
48  // 77 x42y112 SB_BIG plane 6
12  // 78 x42y112 SB_BIG plane 6
46  // 79 x42y112 SB_BIG plane 7
04  // 80 x42y112 SB_BIG plane 7
00  // 81 x42y112 SB_DRIVE plane 8,7
48  // 82 x42y112 SB_BIG plane 8
12  // 83 x42y112 SB_BIG plane 8
00  // 84 x42y112 SB_BIG plane 9
00  // 85 x42y112 SB_BIG plane 9
00  // 86 x42y112 SB_DRIVE plane 10,9
03  // 87 x42y112 SB_BIG plane 10
20  // 88 x42y112 SB_BIG plane 10
40  // 89 x42y112 SB_BIG plane 11
01  // 90 x42y112 SB_BIG plane 11
00  // 91 x42y112 SB_DRIVE plane 12,11
00  // 92 x42y112 SB_BIG plane 12
00  // 93 x42y112 SB_BIG plane 12
00  // 94 x41y111 SB_SML plane 1
80  // 95 x41y111 SB_SML plane 2,1
28  // 96 x41y111 SB_SML plane 2
00  // 97 x41y111 SB_SML plane 3
80  // 98 x41y111 SB_SML plane 4,3
2A  // 99 x41y111 SB_SML plane 4
00  // 100 x41y111 SB_SML plane 5
80  // 101 x41y111 SB_SML plane 6,5
32  // 102 x41y111 SB_SML plane 6
10  // 103 x41y111 SB_SML plane 7
80  // 104 x41y111 SB_SML plane 8,7
28  // 105 x41y111 SB_SML plane 8
00  // 106 x41y111 SB_SML plane 9
40  // 107 x41y111 SB_SML plane 10,9
08  // 108 x41y111 SB_SML plane 10
57 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x43y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
38 // y_sel: 111
54 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FC9
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y111 CPE[0]
00  //  1 x43y111 CPE[1]
00  //  2 x43y111 CPE[2]
00  //  3 x43y111 CPE[3]
00  //  4 x43y111 CPE[4]
00  //  5 x43y111 CPE[5]
00  //  6 x43y111 CPE[6]
00  //  7 x43y111 CPE[7]
00  //  8 x43y111 CPE[8]
00  //  9 x43y111 CPE[9]
00  // 10 x43y112 CPE[0]
00  // 11 x43y112 CPE[1]
00  // 12 x43y112 CPE[2]
00  // 13 x43y112 CPE[3]
00  // 14 x43y112 CPE[4]
00  // 15 x43y112 CPE[5]
00  // 16 x43y112 CPE[6]
00  // 17 x43y112 CPE[7]
00  // 18 x43y112 CPE[8]
00  // 19 x43y112 CPE[9]
00  // 20 x44y111 CPE[0]  _a308  C_////Bridge
00  // 21 x44y111 CPE[1]
00  // 22 x44y111 CPE[2]
00  // 23 x44y111 CPE[3]
00  // 24 x44y111 CPE[4]
00  // 25 x44y111 CPE[5]
00  // 26 x44y111 CPE[6]
00  // 27 x44y111 CPE[7]
00  // 28 x44y111 CPE[8]
00  // 29 x44y111 CPE[9]
00  // 30 x44y112 CPE[0]
00  // 31 x44y112 CPE[1]
00  // 32 x44y112 CPE[2]
00  // 33 x44y112 CPE[3]
00  // 34 x44y112 CPE[4]
00  // 35 x44y112 CPE[5]
00  // 36 x44y112 CPE[6]
00  // 37 x44y112 CPE[7]
00  // 38 x44y112 CPE[8]
00  // 39 x44y112 CPE[9]
00  // 40 x43y111 INMUX plane 2,1
00  // 41 x43y111 INMUX plane 4,3
00  // 42 x43y111 INMUX plane 6,5
01  // 43 x43y111 INMUX plane 8,7
00  // 44 x43y111 INMUX plane 10,9
00  // 45 x43y111 INMUX plane 12,11
00  // 46 x43y112 INMUX plane 2,1
00  // 47 x43y112 INMUX plane 4,3
00  // 48 x43y112 INMUX plane 6,5
00  // 49 x43y112 INMUX plane 8,7
00  // 50 x43y112 INMUX plane 10,9
00  // 51 x43y112 INMUX plane 12,11
06  // 52 x44y111 INMUX plane 2,1
00  // 53 x44y111 INMUX plane 4,3
05  // 54 x44y111 INMUX plane 6,5
00  // 55 x44y111 INMUX plane 8,7
01  // 56 x44y111 INMUX plane 10,9
00  // 57 x44y111 INMUX plane 12,11
00  // 58 x44y112 INMUX plane 2,1
00  // 59 x44y112 INMUX plane 4,3
00  // 60 x44y112 INMUX plane 6,5
00  // 61 x44y112 INMUX plane 8,7
00  // 62 x44y112 INMUX plane 10,9
00  // 63 x44y112 INMUX plane 12,11
00  // 64 x43y111 SB_BIG plane 1
00  // 65 x43y111 SB_BIG plane 1
00  // 66 x43y111 SB_DRIVE plane 2,1
00  // 67 x43y111 SB_BIG plane 2
00  // 68 x43y111 SB_BIG plane 2
48  // 69 x43y111 SB_BIG plane 3
12  // 70 x43y111 SB_BIG plane 3
00  // 71 x43y111 SB_DRIVE plane 4,3
00  // 72 x43y111 SB_BIG plane 4
00  // 73 x43y111 SB_BIG plane 4
00  // 74 x43y111 SB_BIG plane 5
00  // 75 x43y111 SB_BIG plane 5
00  // 76 x43y111 SB_DRIVE plane 6,5
00  // 77 x43y111 SB_BIG plane 6
0C  // 78 x43y111 SB_BIG plane 6
48  // 79 x43y111 SB_BIG plane 7
12  // 80 x43y111 SB_BIG plane 7
00  // 81 x43y111 SB_DRIVE plane 8,7
00  // 82 x43y111 SB_BIG plane 8
00  // 83 x43y111 SB_BIG plane 8
60  // 84 x43y111 SB_BIG plane 9
00  // 85 x43y111 SB_BIG plane 9
00  // 86 x43y111 SB_DRIVE plane 10,9
00  // 87 x43y111 SB_BIG plane 10
00  // 88 x43y111 SB_BIG plane 10
00  // 89 x43y111 SB_BIG plane 11
00  // 90 x43y111 SB_BIG plane 11
00  // 91 x43y111 SB_DRIVE plane 12,11
00  // 92 x43y111 SB_BIG plane 12
00  // 93 x43y111 SB_BIG plane 12
00  // 94 x44y112 SB_SML plane 1
00  // 95 x44y112 SB_SML plane 2,1
00  // 96 x44y112 SB_SML plane 2
A8  // 97 x44y112 SB_SML plane 3
02  // 98 x44y112 SB_SML plane 4,3
00  // 99 x44y112 SB_SML plane 4
00  // 100 x44y112 SB_SML plane 5
00  // 101 x44y112 SB_SML plane 6,5
00  // 102 x44y112 SB_SML plane 6
28  // 103 x44y112 SB_SML plane 7
02  // 104 x44y112 SB_SML plane 8,7
DA // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x45y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7038     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
38 // y_sel: 111
8C // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7040
31 // Length: 49
97 // -- CRC low byte
18 // -- CRC high byte
00  //  0 x45y111 CPE[0]
00  //  1 x45y111 CPE[1]
00  //  2 x45y111 CPE[2]
00  //  3 x45y111 CPE[3]
00  //  4 x45y111 CPE[4]
00  //  5 x45y111 CPE[5]
00  //  6 x45y111 CPE[6]
00  //  7 x45y111 CPE[7]
00  //  8 x45y111 CPE[8]
00  //  9 x45y111 CPE[9]
00  // 10 x45y112 CPE[0]
00  // 11 x45y112 CPE[1]
00  // 12 x45y112 CPE[2]
00  // 13 x45y112 CPE[3]
00  // 14 x45y112 CPE[4]
00  // 15 x45y112 CPE[5]
00  // 16 x45y112 CPE[6]
00  // 17 x45y112 CPE[7]
00  // 18 x45y112 CPE[8]
00  // 19 x45y112 CPE[9]
00  // 20 x46y111 CPE[0]
00  // 21 x46y111 CPE[1]
00  // 22 x46y111 CPE[2]
00  // 23 x46y111 CPE[3]
00  // 24 x46y111 CPE[4]
00  // 25 x46y111 CPE[5]
00  // 26 x46y111 CPE[6]
00  // 27 x46y111 CPE[7]
00  // 28 x46y111 CPE[8]
00  // 29 x46y111 CPE[9]
00  // 30 x46y112 CPE[0]
00  // 31 x46y112 CPE[1]
00  // 32 x46y112 CPE[2]
00  // 33 x46y112 CPE[3]
00  // 34 x46y112 CPE[4]
00  // 35 x46y112 CPE[5]
00  // 36 x46y112 CPE[6]
00  // 37 x46y112 CPE[7]
00  // 38 x46y112 CPE[8]
00  // 39 x46y112 CPE[9]
00  // 40 x45y111 INMUX plane 2,1
00  // 41 x45y111 INMUX plane 4,3
00  // 42 x45y111 INMUX plane 6,5
00  // 43 x45y111 INMUX plane 8,7
01  // 44 x45y111 INMUX plane 10,9
00  // 45 x45y111 INMUX plane 12,11
00  // 46 x45y112 INMUX plane 2,1
00  // 47 x45y112 INMUX plane 4,3
05  // 48 x45y112 INMUX plane 6,5
F2 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x59y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7077     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
38 // y_sel: 111
94 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 707F
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x59y111 CPE[0]
00  //  1 x59y111 CPE[1]
00  //  2 x59y111 CPE[2]
00  //  3 x59y111 CPE[3]
00  //  4 x59y111 CPE[4]
00  //  5 x59y111 CPE[5]
00  //  6 x59y111 CPE[6]
00  //  7 x59y111 CPE[7]
00  //  8 x59y111 CPE[8]
00  //  9 x59y111 CPE[9]
00  // 10 x59y112 CPE[0]
00  // 11 x59y112 CPE[1]
00  // 12 x59y112 CPE[2]
00  // 13 x59y112 CPE[3]
00  // 14 x59y112 CPE[4]
00  // 15 x59y112 CPE[5]
00  // 16 x59y112 CPE[6]
00  // 17 x59y112 CPE[7]
00  // 18 x59y112 CPE[8]
00  // 19 x59y112 CPE[9]
00  // 20 x60y111 CPE[0]
00  // 21 x60y111 CPE[1]
00  // 22 x60y111 CPE[2]
00  // 23 x60y111 CPE[3]
00  // 24 x60y111 CPE[4]
00  // 25 x60y111 CPE[5]
00  // 26 x60y111 CPE[6]
00  // 27 x60y111 CPE[7]
00  // 28 x60y111 CPE[8]
00  // 29 x60y111 CPE[9]
00  // 30 x60y112 CPE[0]
00  // 31 x60y112 CPE[1]
00  // 32 x60y112 CPE[2]
00  // 33 x60y112 CPE[3]
00  // 34 x60y112 CPE[4]
00  // 35 x60y112 CPE[5]
00  // 36 x60y112 CPE[6]
00  // 37 x60y112 CPE[7]
00  // 38 x60y112 CPE[8]
00  // 39 x60y112 CPE[9]
00  // 40 x59y111 INMUX plane 2,1
00  // 41 x59y111 INMUX plane 4,3
00  // 42 x59y111 INMUX plane 6,5
00  // 43 x59y111 INMUX plane 8,7
00  // 44 x59y111 INMUX plane 10,9
00  // 45 x59y111 INMUX plane 12,11
00  // 46 x59y112 INMUX plane 2,1
00  // 47 x59y112 INMUX plane 4,3
00  // 48 x59y112 INMUX plane 6,5
00  // 49 x59y112 INMUX plane 8,7
00  // 50 x59y112 INMUX plane 10,9
00  // 51 x59y112 INMUX plane 12,11
00  // 52 x60y111 INMUX plane 2,1
00  // 53 x60y111 INMUX plane 4,3
00  // 54 x60y111 INMUX plane 6,5
00  // 55 x60y111 INMUX plane 8,7
00  // 56 x60y111 INMUX plane 10,9
00  // 57 x60y111 INMUX plane 12,11
00  // 58 x60y112 INMUX plane 2,1
00  // 59 x60y112 INMUX plane 4,3
00  // 60 x60y112 INMUX plane 6,5
00  // 61 x60y112 INMUX plane 8,7
00  // 62 x60y112 INMUX plane 10,9
00  // 63 x60y112 INMUX plane 12,11
00  // 64 x59y111 SB_BIG plane 1
00  // 65 x59y111 SB_BIG plane 1
00  // 66 x59y111 SB_DRIVE plane 2,1
00  // 67 x59y111 SB_BIG plane 2
00  // 68 x59y111 SB_BIG plane 2
00  // 69 x59y111 SB_BIG plane 3
00  // 70 x59y111 SB_BIG plane 3
00  // 71 x59y111 SB_DRIVE plane 4,3
00  // 72 x59y111 SB_BIG plane 4
00  // 73 x59y111 SB_BIG plane 4
00  // 74 x59y111 SB_BIG plane 5
00  // 75 x59y111 SB_BIG plane 5
40  // 76 x59y111 SB_DRIVE plane 6,5
03  // 77 x59y111 SB_BIG plane 6
62  // 78 x59y111 SB_BIG plane 6
B5 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7152     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 715A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 71D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
39 // y_sel: 113
8C // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71D8
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x27y113 CPE[0]
00  //  1 x27y113 CPE[1]
00  //  2 x27y113 CPE[2]
00  //  3 x27y113 CPE[3]
00  //  4 x27y113 CPE[4]
00  //  5 x27y113 CPE[5]
00  //  6 x27y113 CPE[6]
00  //  7 x27y113 CPE[7]
00  //  8 x27y113 CPE[8]
00  //  9 x27y113 CPE[9]
00  // 10 x27y114 CPE[0]
00  // 11 x27y114 CPE[1]
00  // 12 x27y114 CPE[2]
00  // 13 x27y114 CPE[3]
00  // 14 x27y114 CPE[4]
00  // 15 x27y114 CPE[5]
00  // 16 x27y114 CPE[6]
00  // 17 x27y114 CPE[7]
00  // 18 x27y114 CPE[8]
00  // 19 x27y114 CPE[9]
00  // 20 x28y113 CPE[0]  _a278  C_MX2b////    
00  // 21 x28y113 CPE[1]
00  // 22 x28y113 CPE[2]
00  // 23 x28y113 CPE[3]
00  // 24 x28y113 CPE[4]
00  // 25 x28y113 CPE[5]
00  // 26 x28y113 CPE[6]
00  // 27 x28y113 CPE[7]
00  // 28 x28y113 CPE[8]
00  // 29 x28y113 CPE[9]
00  // 30 x28y114 CPE[0]
00  // 31 x28y114 CPE[1]
00  // 32 x28y114 CPE[2]
00  // 33 x28y114 CPE[3]
00  // 34 x28y114 CPE[4]
00  // 35 x28y114 CPE[5]
00  // 36 x28y114 CPE[6]
00  // 37 x28y114 CPE[7]
00  // 38 x28y114 CPE[8]
00  // 39 x28y114 CPE[9]
00  // 40 x27y113 INMUX plane 2,1
00  // 41 x27y113 INMUX plane 4,3
00  // 42 x27y113 INMUX plane 6,5
00  // 43 x27y113 INMUX plane 8,7
00  // 44 x27y113 INMUX plane 10,9
00  // 45 x27y113 INMUX plane 12,11
00  // 46 x27y114 INMUX plane 2,1
00  // 47 x27y114 INMUX plane 4,3
00  // 48 x27y114 INMUX plane 6,5
00  // 49 x27y114 INMUX plane 8,7
00  // 50 x27y114 INMUX plane 10,9
00  // 51 x27y114 INMUX plane 12,11
00  // 52 x28y113 INMUX plane 2,1
2C  // 53 x28y113 INMUX plane 4,3
03  // 54 x28y113 INMUX plane 6,5
06  // 55 x28y113 INMUX plane 8,7
00  // 56 x28y113 INMUX plane 10,9
00  // 57 x28y113 INMUX plane 12,11
00  // 58 x28y114 INMUX plane 2,1
00  // 59 x28y114 INMUX plane 4,3
00  // 60 x28y114 INMUX plane 6,5
00  // 61 x28y114 INMUX plane 8,7
00  // 62 x28y114 INMUX plane 10,9
00  // 63 x28y114 INMUX plane 12,11
00  // 64 x28y114 SB_BIG plane 1
00  // 65 x28y114 SB_BIG plane 1
00  // 66 x28y114 SB_DRIVE plane 2,1
00  // 67 x28y114 SB_BIG plane 2
00  // 68 x28y114 SB_BIG plane 2
48  // 69 x28y114 SB_BIG plane 3
12  // 70 x28y114 SB_BIG plane 3
00  // 71 x28y114 SB_DRIVE plane 4,3
00  // 72 x28y114 SB_BIG plane 4
00  // 73 x28y114 SB_BIG plane 4
00  // 74 x28y114 SB_BIG plane 5
30  // 75 x28y114 SB_BIG plane 5
00  // 76 x28y114 SB_DRIVE plane 6,5
00  // 77 x28y114 SB_BIG plane 6
00  // 78 x28y114 SB_BIG plane 6
56  // 79 x28y114 SB_BIG plane 7
24  // 80 x28y114 SB_BIG plane 7
00  // 81 x28y114 SB_DRIVE plane 8,7
00  // 82 x28y114 SB_BIG plane 8
00  // 83 x28y114 SB_BIG plane 8
00  // 84 x28y114 SB_BIG plane 9
00  // 85 x28y114 SB_BIG plane 9
00  // 86 x28y114 SB_DRIVE plane 10,9
00  // 87 x28y114 SB_BIG plane 10
00  // 88 x28y114 SB_BIG plane 10
00  // 89 x28y114 SB_BIG plane 11
00  // 90 x28y114 SB_BIG plane 11
00  // 91 x28y114 SB_DRIVE plane 12,11
00  // 92 x28y114 SB_BIG plane 12
00  // 93 x28y114 SB_BIG plane 12
00  // 94 x27y113 SB_SML plane 1
00  // 95 x27y113 SB_SML plane 2,1
00  // 96 x27y113 SB_SML plane 2
A8  // 97 x27y113 SB_SML plane 3
02  // 98 x27y113 SB_SML plane 4,3
00  // 99 x27y113 SB_SML plane 4
00  // 100 x27y113 SB_SML plane 5
00  // 101 x27y113 SB_SML plane 6,5
00  // 102 x27y113 SB_SML plane 6
40  // 103 x27y113 SB_SML plane 7
05  // 104 x27y113 SB_SML plane 8,7
A4 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x29y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7247     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
39 // y_sel: 113
54 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 724F
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y113 CPE[0]
00  //  1 x29y113 CPE[1]
00  //  2 x29y113 CPE[2]
00  //  3 x29y113 CPE[3]
00  //  4 x29y113 CPE[4]
00  //  5 x29y113 CPE[5]
00  //  6 x29y113 CPE[6]
00  //  7 x29y113 CPE[7]
00  //  8 x29y113 CPE[8]
00  //  9 x29y113 CPE[9]
00  // 10 x29y114 CPE[0]
00  // 11 x29y114 CPE[1]
00  // 12 x29y114 CPE[2]
00  // 13 x29y114 CPE[3]
00  // 14 x29y114 CPE[4]
00  // 15 x29y114 CPE[5]
00  // 16 x29y114 CPE[6]
00  // 17 x29y114 CPE[7]
00  // 18 x29y114 CPE[8]
00  // 19 x29y114 CPE[9]
00  // 20 x30y113 CPE[0]  _a175  C_///AND/D
00  // 21 x30y113 CPE[1]
00  // 22 x30y113 CPE[2]
00  // 23 x30y113 CPE[3]
00  // 24 x30y113 CPE[4]
00  // 25 x30y113 CPE[5]
00  // 26 x30y113 CPE[6]
00  // 27 x30y113 CPE[7]
00  // 28 x30y113 CPE[8]
00  // 29 x30y113 CPE[9]
00  // 30 x30y114 CPE[0]
00  // 31 x30y114 CPE[1]
00  // 32 x30y114 CPE[2]
00  // 33 x30y114 CPE[3]
00  // 34 x30y114 CPE[4]
00  // 35 x30y114 CPE[5]
00  // 36 x30y114 CPE[6]
00  // 37 x30y114 CPE[7]
00  // 38 x30y114 CPE[8]
00  // 39 x30y114 CPE[9]
00  // 40 x29y113 INMUX plane 2,1
00  // 41 x29y113 INMUX plane 4,3
00  // 42 x29y113 INMUX plane 6,5
01  // 43 x29y113 INMUX plane 8,7
00  // 44 x29y113 INMUX plane 10,9
00  // 45 x29y113 INMUX plane 12,11
00  // 46 x29y114 INMUX plane 2,1
28  // 47 x29y114 INMUX plane 4,3
00  // 48 x29y114 INMUX plane 6,5
00  // 49 x29y114 INMUX plane 8,7
00  // 50 x29y114 INMUX plane 10,9
00  // 51 x29y114 INMUX plane 12,11
00  // 52 x30y113 INMUX plane 2,1
15  // 53 x30y113 INMUX plane 4,3
00  // 54 x30y113 INMUX plane 6,5
08  // 55 x30y113 INMUX plane 8,7
03  // 56 x30y113 INMUX plane 10,9
05  // 57 x30y113 INMUX plane 12,11
00  // 58 x30y114 INMUX plane 2,1
00  // 59 x30y114 INMUX plane 4,3
00  // 60 x30y114 INMUX plane 6,5
00  // 61 x30y114 INMUX plane 8,7
00  // 62 x30y114 INMUX plane 10,9
00  // 63 x30y114 INMUX plane 12,11
00  // 64 x29y113 SB_BIG plane 1
00  // 65 x29y113 SB_BIG plane 1
00  // 66 x29y113 SB_DRIVE plane 2,1
00  // 67 x29y113 SB_BIG plane 2
00  // 68 x29y113 SB_BIG plane 2
41  // 69 x29y113 SB_BIG plane 3
12  // 70 x29y113 SB_BIG plane 3
10  // 71 x29y113 SB_DRIVE plane 4,3
0B  // 72 x29y113 SB_BIG plane 4
30  // 73 x29y113 SB_BIG plane 4
00  // 74 x29y113 SB_BIG plane 5
00  // 75 x29y113 SB_BIG plane 5
00  // 76 x29y113 SB_DRIVE plane 6,5
00  // 77 x29y113 SB_BIG plane 6
00  // 78 x29y113 SB_BIG plane 6
48  // 79 x29y113 SB_BIG plane 7
12  // 80 x29y113 SB_BIG plane 7
10  // 81 x29y113 SB_DRIVE plane 8,7
0B  // 82 x29y113 SB_BIG plane 8
30  // 83 x29y113 SB_BIG plane 8
00  // 84 x29y113 SB_BIG plane 9
00  // 85 x29y113 SB_BIG plane 9
00  // 86 x29y113 SB_DRIVE plane 10,9
00  // 87 x29y113 SB_BIG plane 10
00  // 88 x29y113 SB_BIG plane 10
00  // 89 x29y113 SB_BIG plane 11
00  // 90 x29y113 SB_BIG plane 11
00  // 91 x29y113 SB_DRIVE plane 12,11
00  // 92 x29y113 SB_BIG plane 12
00  // 93 x29y113 SB_BIG plane 12
82  // 94 x30y114 SB_SML plane 1
01  // 95 x30y114 SB_SML plane 2,1
00  // 96 x30y114 SB_SML plane 2
A8  // 97 x30y114 SB_SML plane 3
02  // 98 x30y114 SB_SML plane 4,3
00  // 99 x30y114 SB_SML plane 4
00  // 100 x30y114 SB_SML plane 5
00  // 101 x30y114 SB_SML plane 6,5
00  // 102 x30y114 SB_SML plane 6
A8  // 103 x30y114 SB_SML plane 7
02  // 104 x30y114 SB_SML plane 8,7
00  // 105 x30y114 SB_SML plane 8
00  // 106 x30y114 SB_SML plane 9
04  // 107 x30y114 SB_SML plane 10,9
BC // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x31y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 72C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
39 // y_sel: 113
0D // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72C9
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y113 CPE[0]
00  //  1 x31y113 CPE[1]
00  //  2 x31y113 CPE[2]
00  //  3 x31y113 CPE[3]
00  //  4 x31y113 CPE[4]
00  //  5 x31y113 CPE[5]
00  //  6 x31y113 CPE[6]
00  //  7 x31y113 CPE[7]
00  //  8 x31y113 CPE[8]
00  //  9 x31y113 CPE[9]
00  // 10 x31y114 CPE[0]  _a283  C_AND////    
00  // 11 x31y114 CPE[1]
00  // 12 x31y114 CPE[2]
00  // 13 x31y114 CPE[3]
00  // 14 x31y114 CPE[4]
00  // 15 x31y114 CPE[5]
00  // 16 x31y114 CPE[6]
00  // 17 x31y114 CPE[7]
00  // 18 x31y114 CPE[8]
00  // 19 x31y114 CPE[9]
00  // 20 x32y113 CPE[0]
00  // 21 x32y113 CPE[1]
00  // 22 x32y113 CPE[2]
00  // 23 x32y113 CPE[3]
00  // 24 x32y113 CPE[4]
00  // 25 x32y113 CPE[5]
00  // 26 x32y113 CPE[6]
00  // 27 x32y113 CPE[7]
00  // 28 x32y113 CPE[8]
00  // 29 x32y113 CPE[9]
00  // 30 x32y114 CPE[0]  _a90  C_MX4b////    
00  // 31 x32y114 CPE[1]
00  // 32 x32y114 CPE[2]
00  // 33 x32y114 CPE[3]
00  // 34 x32y114 CPE[4]
00  // 35 x32y114 CPE[5]
00  // 36 x32y114 CPE[6]
00  // 37 x32y114 CPE[7]
00  // 38 x32y114 CPE[8]
00  // 39 x32y114 CPE[9]
00  // 40 x31y113 INMUX plane 2,1
23  // 41 x31y113 INMUX plane 4,3
00  // 42 x31y113 INMUX plane 6,5
08  // 43 x31y113 INMUX plane 8,7
00  // 44 x31y113 INMUX plane 10,9
00  // 45 x31y113 INMUX plane 12,11
00  // 46 x31y114 INMUX plane 2,1
25  // 47 x31y114 INMUX plane 4,3
10  // 48 x31y114 INMUX plane 6,5
28  // 49 x31y114 INMUX plane 8,7
00  // 50 x31y114 INMUX plane 10,9
01  // 51 x31y114 INMUX plane 12,11
0B  // 52 x32y113 INMUX plane 2,1
00  // 53 x32y113 INMUX plane 4,3
00  // 54 x32y113 INMUX plane 6,5
00  // 55 x32y113 INMUX plane 8,7
01  // 56 x32y113 INMUX plane 10,9
00  // 57 x32y113 INMUX plane 12,11
05  // 58 x32y114 INMUX plane 2,1
20  // 59 x32y114 INMUX plane 4,3
00  // 60 x32y114 INMUX plane 6,5
DF  // 61 x32y114 INMUX plane 8,7
00  // 62 x32y114 INMUX plane 10,9
01  // 63 x32y114 INMUX plane 12,11
00  // 64 x32y114 SB_BIG plane 1
40  // 65 x32y114 SB_BIG plane 1
00  // 66 x32y114 SB_DRIVE plane 2,1
48  // 67 x32y114 SB_BIG plane 2
12  // 68 x32y114 SB_BIG plane 2
C9  // 69 x32y114 SB_BIG plane 3
00  // 70 x32y114 SB_BIG plane 3
00  // 71 x32y114 SB_DRIVE plane 4,3
88  // 72 x32y114 SB_BIG plane 4
12  // 73 x32y114 SB_BIG plane 4
0C  // 74 x32y114 SB_BIG plane 5
00  // 75 x32y114 SB_BIG plane 5
01  // 76 x32y114 SB_DRIVE plane 6,5
48  // 77 x32y114 SB_BIG plane 6
16  // 78 x32y114 SB_BIG plane 6
00  // 79 x32y114 SB_BIG plane 7
00  // 80 x32y114 SB_BIG plane 7
00  // 81 x32y114 SB_DRIVE plane 8,7
48  // 82 x32y114 SB_BIG plane 8
12  // 83 x32y114 SB_BIG plane 8
03  // 84 x32y114 SB_BIG plane 9
60  // 85 x32y114 SB_BIG plane 9
00  // 86 x32y114 SB_DRIVE plane 10,9
00  // 87 x32y114 SB_BIG plane 10
00  // 88 x32y114 SB_BIG plane 10
00  // 89 x32y114 SB_BIG plane 11
00  // 90 x32y114 SB_BIG plane 11
00  // 91 x32y114 SB_DRIVE plane 12,11
02  // 92 x32y114 SB_BIG plane 12
14  // 93 x32y114 SB_BIG plane 12
00  // 94 x31y113 SB_SML plane 1
10  // 95 x31y113 SB_SML plane 2,1
2A  // 96 x31y113 SB_SML plane 2
12  // 97 x31y113 SB_SML plane 3
83  // 98 x31y113 SB_SML plane 4,3
3A  // 99 x31y113 SB_SML plane 4
00  // 100 x31y113 SB_SML plane 5
80  // 101 x31y113 SB_SML plane 6,5
2A  // 102 x31y113 SB_SML plane 6
00  // 103 x31y113 SB_SML plane 7
A0  // 104 x31y113 SB_SML plane 8,7
35  // 105 x31y113 SB_SML plane 8
0C  // 106 x31y113 SB_SML plane 9
00  // 107 x31y113 SB_SML plane 10,9
00  // 108 x31y113 SB_SML plane 10
40  // 109 x31y113 SB_SML plane 11
2A // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x33y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 733D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
39 // y_sel: 113
D5 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7345
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y113 CPE[0]  _a173  C_AND/D///    
00  //  1 x33y113 CPE[1]
00  //  2 x33y113 CPE[2]
00  //  3 x33y113 CPE[3]
00  //  4 x33y113 CPE[4]
00  //  5 x33y113 CPE[5]
00  //  6 x33y113 CPE[6]
00  //  7 x33y113 CPE[7]
00  //  8 x33y113 CPE[8]
00  //  9 x33y113 CPE[9]
00  // 10 x33y114 CPE[0]
00  // 11 x33y114 CPE[1]
00  // 12 x33y114 CPE[2]
00  // 13 x33y114 CPE[3]
00  // 14 x33y114 CPE[4]
00  // 15 x33y114 CPE[5]
00  // 16 x33y114 CPE[6]
00  // 17 x33y114 CPE[7]
00  // 18 x33y114 CPE[8]
00  // 19 x33y114 CPE[9]
00  // 20 x34y113 CPE[0]  net1 = net2: _a144  C_ADDF2/D//ADDF2/
00  // 21 x34y113 CPE[1]
00  // 22 x34y113 CPE[2]
00  // 23 x34y113 CPE[3]
00  // 24 x34y113 CPE[4]
00  // 25 x34y113 CPE[5]
00  // 26 x34y113 CPE[6]
00  // 27 x34y113 CPE[7]
00  // 28 x34y113 CPE[8]
00  // 29 x34y113 CPE[9]
00  // 30 x34y114 CPE[0]  net1 = net2: _a146  C_ADDF2/D//ADDF2/
00  // 31 x34y114 CPE[1]
00  // 32 x34y114 CPE[2]
00  // 33 x34y114 CPE[3]
00  // 34 x34y114 CPE[4]
00  // 35 x34y114 CPE[5]
00  // 36 x34y114 CPE[6]
00  // 37 x34y114 CPE[7]
00  // 38 x34y114 CPE[8]
00  // 39 x34y114 CPE[9]
08  // 40 x33y113 INMUX plane 2,1
11  // 41 x33y113 INMUX plane 4,3
05  // 42 x33y113 INMUX plane 6,5
20  // 43 x33y113 INMUX plane 8,7
00  // 44 x33y113 INMUX plane 10,9
25  // 45 x33y113 INMUX plane 12,11
00  // 46 x33y114 INMUX plane 2,1
04  // 47 x33y114 INMUX plane 4,3
01  // 48 x33y114 INMUX plane 6,5
00  // 49 x33y114 INMUX plane 8,7
08  // 50 x33y114 INMUX plane 10,9
00  // 51 x33y114 INMUX plane 12,11
04  // 52 x34y113 INMUX plane 2,1
04  // 53 x34y113 INMUX plane 4,3
00  // 54 x34y113 INMUX plane 6,5
40  // 55 x34y113 INMUX plane 8,7
03  // 56 x34y113 INMUX plane 10,9
45  // 57 x34y113 INMUX plane 12,11
05  // 58 x34y114 INMUX plane 2,1
21  // 59 x34y114 INMUX plane 4,3
02  // 60 x34y114 INMUX plane 6,5
78  // 61 x34y114 INMUX plane 8,7
0B  // 62 x34y114 INMUX plane 10,9
E5  // 63 x34y114 INMUX plane 12,11
48  // 64 x33y113 SB_BIG plane 1
12  // 65 x33y113 SB_BIG plane 1
00  // 66 x33y113 SB_DRIVE plane 2,1
11  // 67 x33y113 SB_BIG plane 2
00  // 68 x33y113 SB_BIG plane 2
48  // 69 x33y113 SB_BIG plane 3
10  // 70 x33y113 SB_BIG plane 3
00  // 71 x33y113 SB_DRIVE plane 4,3
48  // 72 x33y113 SB_BIG plane 4
42  // 73 x33y113 SB_BIG plane 4
48  // 74 x33y113 SB_BIG plane 5
12  // 75 x33y113 SB_BIG plane 5
00  // 76 x33y113 SB_DRIVE plane 6,5
00  // 77 x33y113 SB_BIG plane 6
00  // 78 x33y113 SB_BIG plane 6
41  // 79 x33y113 SB_BIG plane 7
12  // 80 x33y113 SB_BIG plane 7
00  // 81 x33y113 SB_DRIVE plane 8,7
48  // 82 x33y113 SB_BIG plane 8
10  // 83 x33y113 SB_BIG plane 8
00  // 84 x33y113 SB_BIG plane 9
00  // 85 x33y113 SB_BIG plane 9
00  // 86 x33y113 SB_DRIVE plane 10,9
00  // 87 x33y113 SB_BIG plane 10
00  // 88 x33y113 SB_BIG plane 10
00  // 89 x33y113 SB_BIG plane 11
00  // 90 x33y113 SB_BIG plane 11
00  // 91 x33y113 SB_DRIVE plane 12,11
00  // 92 x33y113 SB_BIG plane 12
00  // 93 x33y113 SB_BIG plane 12
A1  // 94 x34y114 SB_SML plane 1
03  // 95 x34y114 SB_SML plane 2,1
00  // 96 x34y114 SB_SML plane 2
B1  // 97 x34y114 SB_SML plane 3
82  // 98 x34y114 SB_SML plane 4,3
2A  // 99 x34y114 SB_SML plane 4
A8  // 100 x34y114 SB_SML plane 5
02  // 101 x34y114 SB_SML plane 6,5
00  // 102 x34y114 SB_SML plane 6
A8  // 103 x34y114 SB_SML plane 7
92  // 104 x34y114 SB_SML plane 8,7
54  // 105 x34y114 SB_SML plane 8
00  // 106 x34y114 SB_SML plane 9
04  // 107 x34y114 SB_SML plane 10,9
6B // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x35y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
39 // y_sel: 113
BD // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73BF
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x35y113 CPE[0]
00  //  1 x35y113 CPE[1]
00  //  2 x35y113 CPE[2]
00  //  3 x35y113 CPE[3]
00  //  4 x35y113 CPE[4]
00  //  5 x35y113 CPE[5]
00  //  6 x35y113 CPE[6]
00  //  7 x35y113 CPE[7]
00  //  8 x35y113 CPE[8]
00  //  9 x35y113 CPE[9]
00  // 10 x35y114 CPE[0]  _a70  C_MX4b////    
00  // 11 x35y114 CPE[1]
00  // 12 x35y114 CPE[2]
00  // 13 x35y114 CPE[3]
00  // 14 x35y114 CPE[4]
00  // 15 x35y114 CPE[5]
00  // 16 x35y114 CPE[6]
00  // 17 x35y114 CPE[7]
00  // 18 x35y114 CPE[8]
00  // 19 x35y114 CPE[9]
00  // 20 x36y113 CPE[0]  net1 = net2: _a22  C_MX4a////D
00  // 21 x36y113 CPE[1]
00  // 22 x36y113 CPE[2]
00  // 23 x36y113 CPE[3]
00  // 24 x36y113 CPE[4]
00  // 25 x36y113 CPE[5]
00  // 26 x36y113 CPE[6]
00  // 27 x36y113 CPE[7]
00  // 28 x36y113 CPE[8]
00  // 29 x36y113 CPE[9]
00  // 30 x36y114 CPE[0]  net1 = net2: _a284  C_AND///AND/
00  // 31 x36y114 CPE[1]
00  // 32 x36y114 CPE[2]
00  // 33 x36y114 CPE[3]
00  // 34 x36y114 CPE[4]
00  // 35 x36y114 CPE[5]
00  // 36 x36y114 CPE[6]
00  // 37 x36y114 CPE[7]
00  // 38 x36y114 CPE[8]
00  // 39 x36y114 CPE[9]
18  // 40 x35y113 INMUX plane 2,1
05  // 41 x35y113 INMUX plane 4,3
03  // 42 x35y113 INMUX plane 6,5
29  // 43 x35y113 INMUX plane 8,7
00  // 44 x35y113 INMUX plane 10,9
01  // 45 x35y113 INMUX plane 12,11
04  // 46 x35y114 INMUX plane 2,1
32  // 47 x35y114 INMUX plane 4,3
2D  // 48 x35y114 INMUX plane 6,5
28  // 49 x35y114 INMUX plane 8,7
00  // 50 x35y114 INMUX plane 10,9
01  // 51 x35y114 INMUX plane 12,11
30  // 52 x36y113 INMUX plane 2,1
10  // 53 x36y113 INMUX plane 4,3
1D  // 54 x36y113 INMUX plane 6,5
2A  // 55 x36y113 INMUX plane 8,7
2B  // 56 x36y113 INMUX plane 10,9
04  // 57 x36y113 INMUX plane 12,11
21  // 58 x36y114 INMUX plane 2,1
18  // 59 x36y114 INMUX plane 4,3
3C  // 60 x36y114 INMUX plane 6,5
01  // 61 x36y114 INMUX plane 8,7
A8  // 62 x36y114 INMUX plane 10,9
00  // 63 x36y114 INMUX plane 12,11
50  // 64 x36y114 SB_BIG plane 1
00  // 65 x36y114 SB_BIG plane 1
00  // 66 x36y114 SB_DRIVE plane 2,1
48  // 67 x36y114 SB_BIG plane 2
12  // 68 x36y114 SB_BIG plane 2
08  // 69 x36y114 SB_BIG plane 3
12  // 70 x36y114 SB_BIG plane 3
00  // 71 x36y114 SB_DRIVE plane 4,3
41  // 72 x36y114 SB_BIG plane 4
12  // 73 x36y114 SB_BIG plane 4
44  // 74 x36y114 SB_BIG plane 5
02  // 75 x36y114 SB_BIG plane 5
00  // 76 x36y114 SB_DRIVE plane 6,5
83  // 77 x36y114 SB_BIG plane 6
32  // 78 x36y114 SB_BIG plane 6
48  // 79 x36y114 SB_BIG plane 7
12  // 80 x36y114 SB_BIG plane 7
00  // 81 x36y114 SB_DRIVE plane 8,7
41  // 82 x36y114 SB_BIG plane 8
12  // 83 x36y114 SB_BIG plane 8
00  // 84 x36y114 SB_BIG plane 9
60  // 85 x36y114 SB_BIG plane 9
00  // 86 x36y114 SB_DRIVE plane 10,9
58  // 87 x36y114 SB_BIG plane 10
00  // 88 x36y114 SB_BIG plane 10
00  // 89 x36y114 SB_BIG plane 11
00  // 90 x36y114 SB_BIG plane 11
00  // 91 x36y114 SB_DRIVE plane 12,11
0B  // 92 x36y114 SB_BIG plane 12
20  // 93 x36y114 SB_BIG plane 12
00  // 94 x35y113 SB_SML plane 1
80  // 95 x35y113 SB_SML plane 2,1
2A  // 96 x35y113 SB_SML plane 2
36  // 97 x35y113 SB_SML plane 3
85  // 98 x35y113 SB_SML plane 4,3
32  // 99 x35y113 SB_SML plane 4
00  // 100 x35y113 SB_SML plane 5
80  // 101 x35y113 SB_SML plane 6,5
2A  // 102 x35y113 SB_SML plane 6
82  // 103 x35y113 SB_SML plane 7
86  // 104 x35y113 SB_SML plane 8,7
6A  // 105 x35y113 SB_SML plane 8
00  // 106 x35y113 SB_SML plane 9
06  // 107 x35y113 SB_SML plane 10,9
60  // 108 x35y113 SB_SML plane 10
40  // 109 x35y113 SB_SML plane 11
E0  // 110 x35y113 SB_SML plane 12,11
F7 // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x37y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7434     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
39 // y_sel: 113
65 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 743C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y113 CPE[0]  _a65  C_MX4a////    
00  //  1 x37y113 CPE[1]
00  //  2 x37y113 CPE[2]
00  //  3 x37y113 CPE[3]
00  //  4 x37y113 CPE[4]
00  //  5 x37y113 CPE[5]
00  //  6 x37y113 CPE[6]
00  //  7 x37y113 CPE[7]
00  //  8 x37y113 CPE[8]
00  //  9 x37y113 CPE[9]
00  // 10 x37y114 CPE[0]  _a81  C_ORAND////    
00  // 11 x37y114 CPE[1]
00  // 12 x37y114 CPE[2]
00  // 13 x37y114 CPE[3]
00  // 14 x37y114 CPE[4]
00  // 15 x37y114 CPE[5]
00  // 16 x37y114 CPE[6]
00  // 17 x37y114 CPE[7]
00  // 18 x37y114 CPE[8]
00  // 19 x37y114 CPE[9]
00  // 20 x38y113 CPE[0]  _a260  C_/C_0_1///    
00  // 21 x38y113 CPE[1]
00  // 22 x38y113 CPE[2]
00  // 23 x38y113 CPE[3]
00  // 24 x38y113 CPE[4]
00  // 25 x38y113 CPE[5]
00  // 26 x38y113 CPE[6]
00  // 27 x38y113 CPE[7]
00  // 28 x38y113 CPE[8]
00  // 29 x38y113 CPE[9]
00  // 30 x38y114 CPE[0]  net1 = net2: _a159  C_ADDF2///ADDF2/
00  // 31 x38y114 CPE[1]
00  // 32 x38y114 CPE[2]
00  // 33 x38y114 CPE[3]
00  // 34 x38y114 CPE[4]
00  // 35 x38y114 CPE[5]
00  // 36 x38y114 CPE[6]
00  // 37 x38y114 CPE[7]
00  // 38 x38y114 CPE[8]
00  // 39 x38y114 CPE[9]
1E  // 40 x37y113 INMUX plane 2,1
21  // 41 x37y113 INMUX plane 4,3
23  // 42 x37y113 INMUX plane 6,5
19  // 43 x37y113 INMUX plane 8,7
00  // 44 x37y113 INMUX plane 10,9
0D  // 45 x37y113 INMUX plane 12,11
11  // 46 x37y114 INMUX plane 2,1
0D  // 47 x37y114 INMUX plane 4,3
2B  // 48 x37y114 INMUX plane 6,5
18  // 49 x37y114 INMUX plane 8,7
28  // 50 x37y114 INMUX plane 10,9
20  // 51 x37y114 INMUX plane 12,11
00  // 52 x38y113 INMUX plane 2,1
0C  // 53 x38y113 INMUX plane 4,3
01  // 54 x38y113 INMUX plane 6,5
41  // 55 x38y113 INMUX plane 8,7
18  // 56 x38y113 INMUX plane 10,9
00  // 57 x38y113 INMUX plane 12,11
21  // 58 x38y114 INMUX plane 2,1
08  // 59 x38y114 INMUX plane 4,3
18  // 60 x38y114 INMUX plane 6,5
0D  // 61 x38y114 INMUX plane 8,7
08  // 62 x38y114 INMUX plane 10,9
CB  // 63 x38y114 INMUX plane 12,11
48  // 64 x37y113 SB_BIG plane 1
12  // 65 x37y113 SB_BIG plane 1
00  // 66 x37y113 SB_DRIVE plane 2,1
59  // 67 x37y113 SB_BIG plane 2
12  // 68 x37y113 SB_BIG plane 2
48  // 69 x37y113 SB_BIG plane 3
12  // 70 x37y113 SB_BIG plane 3
00  // 71 x37y113 SB_DRIVE plane 4,3
83  // 72 x37y113 SB_BIG plane 4
10  // 73 x37y113 SB_BIG plane 4
0B  // 74 x37y113 SB_BIG plane 5
34  // 75 x37y113 SB_BIG plane 5
01  // 76 x37y113 SB_DRIVE plane 6,5
56  // 77 x37y113 SB_BIG plane 6
24  // 78 x37y113 SB_BIG plane 6
90  // 79 x37y113 SB_BIG plane 7
64  // 80 x37y113 SB_BIG plane 7
20  // 81 x37y113 SB_DRIVE plane 8,7
08  // 82 x37y113 SB_BIG plane 8
32  // 83 x37y113 SB_BIG plane 8
48  // 84 x37y113 SB_BIG plane 9
12  // 85 x37y113 SB_BIG plane 9
00  // 86 x37y113 SB_DRIVE plane 10,9
08  // 87 x37y113 SB_BIG plane 10
12  // 88 x37y113 SB_BIG plane 10
48  // 89 x37y113 SB_BIG plane 11
12  // 90 x37y113 SB_BIG plane 11
00  // 91 x37y113 SB_DRIVE plane 12,11
5A  // 92 x37y113 SB_BIG plane 12
44  // 93 x37y113 SB_BIG plane 12
28  // 94 x38y114 SB_SML plane 1
B2  // 95 x38y114 SB_SML plane 2,1
74  // 96 x38y114 SB_SML plane 2
34  // 97 x38y114 SB_SML plane 3
11  // 98 x38y114 SB_SML plane 4,3
2A  // 99 x38y114 SB_SML plane 4
D2  // 100 x38y114 SB_SML plane 5
85  // 101 x38y114 SB_SML plane 6,5
2C  // 102 x38y114 SB_SML plane 6
A8  // 103 x38y114 SB_SML plane 7
82  // 104 x38y114 SB_SML plane 8,7
2A  // 105 x38y114 SB_SML plane 8
A1  // 106 x38y114 SB_SML plane 9
82  // 107 x38y114 SB_SML plane 10,9
6A  // 108 x38y114 SB_SML plane 10
34  // 109 x38y114 SB_SML plane 11
17  // 110 x38y114 SB_SML plane 12,11
2A  // 111 x38y114 SB_SML plane 12
A5 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x39y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
39 // y_sel: 113
6D // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74BA
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y113 CPE[0]
00  //  1 x39y113 CPE[1]
00  //  2 x39y113 CPE[2]
00  //  3 x39y113 CPE[3]
00  //  4 x39y113 CPE[4]
00  //  5 x39y113 CPE[5]
00  //  6 x39y113 CPE[6]
00  //  7 x39y113 CPE[7]
00  //  8 x39y113 CPE[8]
00  //  9 x39y113 CPE[9]
00  // 10 x39y114 CPE[0]  _a60  C_///AND/
00  // 11 x39y114 CPE[1]
00  // 12 x39y114 CPE[2]
00  // 13 x39y114 CPE[3]
00  // 14 x39y114 CPE[4]
00  // 15 x39y114 CPE[5]
00  // 16 x39y114 CPE[6]
00  // 17 x39y114 CPE[7]
00  // 18 x39y114 CPE[8]
00  // 19 x39y114 CPE[9]
00  // 20 x40y113 CPE[0]  _a26  C_AND////    
00  // 21 x40y113 CPE[1]
00  // 22 x40y113 CPE[2]
00  // 23 x40y113 CPE[3]
00  // 24 x40y113 CPE[4]
00  // 25 x40y113 CPE[5]
00  // 26 x40y113 CPE[6]
00  // 27 x40y113 CPE[7]
00  // 28 x40y113 CPE[8]
00  // 29 x40y113 CPE[9]
00  // 30 x40y114 CPE[0]  _a252  C_///AND/
00  // 31 x40y114 CPE[1]
00  // 32 x40y114 CPE[2]
00  // 33 x40y114 CPE[3]
00  // 34 x40y114 CPE[4]
00  // 35 x40y114 CPE[5]
00  // 36 x40y114 CPE[6]
00  // 37 x40y114 CPE[7]
00  // 38 x40y114 CPE[8]
00  // 39 x40y114 CPE[9]
2A  // 40 x39y113 INMUX plane 2,1
08  // 41 x39y113 INMUX plane 4,3
01  // 42 x39y113 INMUX plane 6,5
00  // 43 x39y113 INMUX plane 8,7
00  // 44 x39y113 INMUX plane 10,9
00  // 45 x39y113 INMUX plane 12,11
00  // 46 x39y114 INMUX plane 2,1
0C  // 47 x39y114 INMUX plane 4,3
00  // 48 x39y114 INMUX plane 6,5
00  // 49 x39y114 INMUX plane 8,7
21  // 50 x39y114 INMUX plane 10,9
08  // 51 x39y114 INMUX plane 12,11
28  // 52 x40y113 INMUX plane 2,1
08  // 53 x40y113 INMUX plane 4,3
30  // 54 x40y113 INMUX plane 6,5
27  // 55 x40y113 INMUX plane 8,7
98  // 56 x40y113 INMUX plane 10,9
C3  // 57 x40y113 INMUX plane 12,11
1E  // 58 x40y114 INMUX plane 2,1
1F  // 59 x40y114 INMUX plane 4,3
03  // 60 x40y114 INMUX plane 6,5
18  // 61 x40y114 INMUX plane 8,7
01  // 62 x40y114 INMUX plane 10,9
05  // 63 x40y114 INMUX plane 12,11
00  // 64 x40y114 SB_BIG plane 1
00  // 65 x40y114 SB_BIG plane 1
00  // 66 x40y114 SB_DRIVE plane 2,1
99  // 67 x40y114 SB_BIG plane 2
32  // 68 x40y114 SB_BIG plane 2
08  // 69 x40y114 SB_BIG plane 3
12  // 70 x40y114 SB_BIG plane 3
02  // 71 x40y114 SB_DRIVE plane 4,3
98  // 72 x40y114 SB_BIG plane 4
34  // 73 x40y114 SB_BIG plane 4
21  // 74 x40y114 SB_BIG plane 5
00  // 75 x40y114 SB_BIG plane 5
00  // 76 x40y114 SB_DRIVE plane 6,5
D8  // 77 x40y114 SB_BIG plane 6
34  // 78 x40y114 SB_BIG plane 6
48  // 79 x40y114 SB_BIG plane 7
12  // 80 x40y114 SB_BIG plane 7
00  // 81 x40y114 SB_DRIVE plane 8,7
58  // 82 x40y114 SB_BIG plane 8
34  // 83 x40y114 SB_BIG plane 8
00  // 84 x40y114 SB_BIG plane 9
00  // 85 x40y114 SB_BIG plane 9
00  // 86 x40y114 SB_DRIVE plane 10,9
00  // 87 x40y114 SB_BIG plane 10
40  // 88 x40y114 SB_BIG plane 10
00  // 89 x40y114 SB_BIG plane 11
30  // 90 x40y114 SB_BIG plane 11
00  // 91 x40y114 SB_DRIVE plane 12,11
19  // 92 x40y114 SB_BIG plane 12
00  // 93 x40y114 SB_BIG plane 12
00  // 94 x39y113 SB_SML plane 1
80  // 95 x39y113 SB_SML plane 2,1
2A  // 96 x39y113 SB_SML plane 2
A8  // 97 x39y113 SB_SML plane 3
12  // 98 x39y113 SB_SML plane 4,3
2B  // 99 x39y113 SB_SML plane 4
11  // 100 x39y113 SB_SML plane 5
10  // 101 x39y113 SB_SML plane 6,5
2A  // 102 x39y113 SB_SML plane 6
88  // 103 x39y113 SB_SML plane 7
82  // 104 x39y113 SB_SML plane 8,7
2A  // 105 x39y113 SB_SML plane 8
00  // 106 x39y113 SB_SML plane 9
00  // 107 x39y113 SB_SML plane 10,9
00  // 108 x39y113 SB_SML plane 10
01  // 109 x39y113 SB_SML plane 11
0A // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x41y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 752E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
39 // y_sel: 113
B5 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7536
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y113 CPE[0]  _a288  C_///AND/
00  //  1 x41y113 CPE[1]
00  //  2 x41y113 CPE[2]
00  //  3 x41y113 CPE[3]
00  //  4 x41y113 CPE[4]
00  //  5 x41y113 CPE[5]
00  //  6 x41y113 CPE[6]
00  //  7 x41y113 CPE[7]
00  //  8 x41y113 CPE[8]
00  //  9 x41y113 CPE[9]
00  // 10 x41y114 CPE[0]  _a158  C_/C_0_1///    _a330  C_////Bridge
00  // 11 x41y114 CPE[1]
00  // 12 x41y114 CPE[2]
00  // 13 x41y114 CPE[3]
00  // 14 x41y114 CPE[4]
00  // 15 x41y114 CPE[5]
00  // 16 x41y114 CPE[6]
00  // 17 x41y114 CPE[7]
00  // 18 x41y114 CPE[8]
00  // 19 x41y114 CPE[9]
00  // 20 x42y113 CPE[0]  _a276  C_AND////    _a294  C_///AND/
00  // 21 x42y113 CPE[1]
00  // 22 x42y113 CPE[2]
00  // 23 x42y113 CPE[3]
00  // 24 x42y113 CPE[4]
00  // 25 x42y113 CPE[5]
00  // 26 x42y113 CPE[6]
00  // 27 x42y113 CPE[7]
00  // 28 x42y113 CPE[8]
00  // 29 x42y113 CPE[9]
00  // 30 x42y114 CPE[0]  _a15  C_ORAND/DST///    
00  // 31 x42y114 CPE[1]
00  // 32 x42y114 CPE[2]
00  // 33 x42y114 CPE[3]
00  // 34 x42y114 CPE[4]
00  // 35 x42y114 CPE[5]
00  // 36 x42y114 CPE[6]
00  // 37 x42y114 CPE[7]
00  // 38 x42y114 CPE[8]
00  // 39 x42y114 CPE[9]
1B  // 40 x41y113 INMUX plane 2,1
38  // 41 x41y113 INMUX plane 4,3
0B  // 42 x41y113 INMUX plane 6,5
08  // 43 x41y113 INMUX plane 8,7
00  // 44 x41y113 INMUX plane 10,9
29  // 45 x41y113 INMUX plane 12,11
08  // 46 x41y114 INMUX plane 2,1
17  // 47 x41y114 INMUX plane 4,3
09  // 48 x41y114 INMUX plane 6,5
08  // 49 x41y114 INMUX plane 8,7
00  // 50 x41y114 INMUX plane 10,9
0D  // 51 x41y114 INMUX plane 12,11
18  // 52 x42y113 INMUX plane 2,1
00  // 53 x42y113 INMUX plane 4,3
C0  // 54 x42y113 INMUX plane 6,5
01  // 55 x42y113 INMUX plane 8,7
C0  // 56 x42y113 INMUX plane 10,9
21  // 57 x42y113 INMUX plane 12,11
20  // 58 x42y114 INMUX plane 2,1
0B  // 59 x42y114 INMUX plane 4,3
C8  // 60 x42y114 INMUX plane 6,5
6D  // 61 x42y114 INMUX plane 8,7
DB  // 62 x42y114 INMUX plane 10,9
01  // 63 x42y114 INMUX plane 12,11
48  // 64 x41y113 SB_BIG plane 1
14  // 65 x41y113 SB_BIG plane 1
00  // 66 x41y113 SB_DRIVE plane 2,1
88  // 67 x41y113 SB_BIG plane 2
12  // 68 x41y113 SB_BIG plane 2
92  // 69 x41y113 SB_BIG plane 3
20  // 70 x41y113 SB_BIG plane 3
02  // 71 x41y113 SB_DRIVE plane 4,3
2A  // 72 x41y113 SB_BIG plane 4
12  // 73 x41y113 SB_BIG plane 4
59  // 74 x41y113 SB_BIG plane 5
12  // 75 x41y113 SB_BIG plane 5
00  // 76 x41y113 SB_DRIVE plane 6,5
92  // 77 x41y113 SB_BIG plane 6
40  // 78 x41y113 SB_BIG plane 6
08  // 79 x41y113 SB_BIG plane 7
12  // 80 x41y113 SB_BIG plane 7
00  // 81 x41y113 SB_DRIVE plane 8,7
69  // 82 x41y113 SB_BIG plane 8
12  // 83 x41y113 SB_BIG plane 8
48  // 84 x41y113 SB_BIG plane 9
62  // 85 x41y113 SB_BIG plane 9
00  // 86 x41y113 SB_DRIVE plane 10,9
48  // 87 x41y113 SB_BIG plane 10
42  // 88 x41y113 SB_BIG plane 10
50  // 89 x41y113 SB_BIG plane 11
24  // 90 x41y113 SB_BIG plane 11
00  // 91 x41y113 SB_DRIVE plane 12,11
48  // 92 x41y113 SB_BIG plane 12
12  // 93 x41y113 SB_BIG plane 12
A8  // 94 x42y114 SB_SML plane 1
82  // 95 x42y114 SB_SML plane 2,1
6A  // 96 x42y114 SB_SML plane 2
A8  // 97 x42y114 SB_SML plane 3
92  // 98 x42y114 SB_SML plane 4,3
2B  // 99 x42y114 SB_SML plane 4
28  // 100 x42y114 SB_SML plane 5
86  // 101 x42y114 SB_SML plane 6,5
2A  // 102 x42y114 SB_SML plane 6
A8  // 103 x42y114 SB_SML plane 7
82  // 104 x42y114 SB_SML plane 8,7
2A  // 105 x42y114 SB_SML plane 8
38  // 106 x42y114 SB_SML plane 9
87  // 107 x42y114 SB_SML plane 10,9
0A  // 108 x42y114 SB_SML plane 10
A8  // 109 x42y114 SB_SML plane 11
82  // 110 x42y114 SB_SML plane 12,11
2A  // 111 x42y114 SB_SML plane 12
34 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x43y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
39 // y_sel: 113
DD // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75B4
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x43y113 CPE[0]
00  //  1 x43y113 CPE[1]
00  //  2 x43y113 CPE[2]
00  //  3 x43y113 CPE[3]
00  //  4 x43y113 CPE[4]
00  //  5 x43y113 CPE[5]
00  //  6 x43y113 CPE[6]
00  //  7 x43y113 CPE[7]
00  //  8 x43y113 CPE[8]
00  //  9 x43y113 CPE[9]
00  // 10 x43y114 CPE[0]  _a232  C_MX4b////    
00  // 11 x43y114 CPE[1]
00  // 12 x43y114 CPE[2]
00  // 13 x43y114 CPE[3]
00  // 14 x43y114 CPE[4]
00  // 15 x43y114 CPE[5]
00  // 16 x43y114 CPE[6]
00  // 17 x43y114 CPE[7]
00  // 18 x43y114 CPE[8]
00  // 19 x43y114 CPE[9]
00  // 20 x44y113 CPE[0]
00  // 21 x44y113 CPE[1]
00  // 22 x44y113 CPE[2]
00  // 23 x44y113 CPE[3]
00  // 24 x44y113 CPE[4]
00  // 25 x44y113 CPE[5]
00  // 26 x44y113 CPE[6]
00  // 27 x44y113 CPE[7]
00  // 28 x44y113 CPE[8]
00  // 29 x44y113 CPE[9]
00  // 30 x44y114 CPE[0]
00  // 31 x44y114 CPE[1]
00  // 32 x44y114 CPE[2]
00  // 33 x44y114 CPE[3]
00  // 34 x44y114 CPE[4]
00  // 35 x44y114 CPE[5]
00  // 36 x44y114 CPE[6]
00  // 37 x44y114 CPE[7]
00  // 38 x44y114 CPE[8]
00  // 39 x44y114 CPE[9]
00  // 40 x43y113 INMUX plane 2,1
08  // 41 x43y113 INMUX plane 4,3
09  // 42 x43y113 INMUX plane 6,5
08  // 43 x43y113 INMUX plane 8,7
00  // 44 x43y113 INMUX plane 10,9
01  // 45 x43y113 INMUX plane 12,11
38  // 46 x43y114 INMUX plane 2,1
00  // 47 x43y114 INMUX plane 4,3
20  // 48 x43y114 INMUX plane 6,5
3A  // 49 x43y114 INMUX plane 8,7
12  // 50 x43y114 INMUX plane 10,9
20  // 51 x43y114 INMUX plane 12,11
00  // 52 x44y113 INMUX plane 2,1
00  // 53 x44y113 INMUX plane 4,3
00  // 54 x44y113 INMUX plane 6,5
40  // 55 x44y113 INMUX plane 8,7
00  // 56 x44y113 INMUX plane 10,9
00  // 57 x44y113 INMUX plane 12,11
00  // 58 x44y114 INMUX plane 2,1
08  // 59 x44y114 INMUX plane 4,3
00  // 60 x44y114 INMUX plane 6,5
00  // 61 x44y114 INMUX plane 8,7
01  // 62 x44y114 INMUX plane 10,9
00  // 63 x44y114 INMUX plane 12,11
03  // 64 x44y114 SB_BIG plane 1
40  // 65 x44y114 SB_BIG plane 1
00  // 66 x44y114 SB_DRIVE plane 2,1
48  // 67 x44y114 SB_BIG plane 2
12  // 68 x44y114 SB_BIG plane 2
00  // 69 x44y114 SB_BIG plane 3
00  // 70 x44y114 SB_BIG plane 3
00  // 71 x44y114 SB_DRIVE plane 4,3
00  // 72 x44y114 SB_BIG plane 4
00  // 73 x44y114 SB_BIG plane 4
00  // 74 x44y114 SB_BIG plane 5
00  // 75 x44y114 SB_BIG plane 5
00  // 76 x44y114 SB_DRIVE plane 6,5
48  // 77 x44y114 SB_BIG plane 6
12  // 78 x44y114 SB_BIG plane 6
00  // 79 x44y114 SB_BIG plane 7
04  // 80 x44y114 SB_BIG plane 7
00  // 81 x44y114 SB_DRIVE plane 8,7
00  // 82 x44y114 SB_BIG plane 8
00  // 83 x44y114 SB_BIG plane 8
00  // 84 x44y114 SB_BIG plane 9
00  // 85 x44y114 SB_BIG plane 9
00  // 86 x44y114 SB_DRIVE plane 10,9
00  // 87 x44y114 SB_BIG plane 10
04  // 88 x44y114 SB_BIG plane 10
00  // 89 x44y114 SB_BIG plane 11
00  // 90 x44y114 SB_BIG plane 11
00  // 91 x44y114 SB_DRIVE plane 12,11
00  // 92 x44y114 SB_BIG plane 12
00  // 93 x44y114 SB_BIG plane 12
84  // 94 x43y113 SB_SML plane 1
80  // 95 x43y113 SB_SML plane 2,1
2A  // 96 x43y113 SB_SML plane 2
00  // 97 x43y113 SB_SML plane 3
80  // 98 x43y113 SB_SML plane 4,3
03  // 99 x43y113 SB_SML plane 4
00  // 100 x43y113 SB_SML plane 5
80  // 101 x43y113 SB_SML plane 6,5
2A  // 102 x43y113 SB_SML plane 6
00  // 103 x43y113 SB_SML plane 7
00  // 104 x43y113 SB_SML plane 8,7
00  // 105 x43y113 SB_SML plane 8
40  // 106 x43y113 SB_SML plane 9
60 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x45y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7625     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
39 // y_sel: 113
05 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 762D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y113 CPE[0]
00  //  1 x45y113 CPE[1]
00  //  2 x45y113 CPE[2]
00  //  3 x45y113 CPE[3]
00  //  4 x45y113 CPE[4]
00  //  5 x45y113 CPE[5]
00  //  6 x45y113 CPE[6]
00  //  7 x45y113 CPE[7]
00  //  8 x45y113 CPE[8]
00  //  9 x45y113 CPE[9]
00  // 10 x45y114 CPE[0]  _a338  C_////Bridge
00  // 11 x45y114 CPE[1]
00  // 12 x45y114 CPE[2]
00  // 13 x45y114 CPE[3]
00  // 14 x45y114 CPE[4]
00  // 15 x45y114 CPE[5]
00  // 16 x45y114 CPE[6]
00  // 17 x45y114 CPE[7]
00  // 18 x45y114 CPE[8]
00  // 19 x45y114 CPE[9]
00  // 20 x46y113 CPE[0]  _a325  C_////Bridge
00  // 21 x46y113 CPE[1]
00  // 22 x46y113 CPE[2]
00  // 23 x46y113 CPE[3]
00  // 24 x46y113 CPE[4]
00  // 25 x46y113 CPE[5]
00  // 26 x46y113 CPE[6]
00  // 27 x46y113 CPE[7]
00  // 28 x46y113 CPE[8]
00  // 29 x46y113 CPE[9]
00  // 30 x46y114 CPE[0]
00  // 31 x46y114 CPE[1]
00  // 32 x46y114 CPE[2]
00  // 33 x46y114 CPE[3]
00  // 34 x46y114 CPE[4]
00  // 35 x46y114 CPE[5]
00  // 36 x46y114 CPE[6]
00  // 37 x46y114 CPE[7]
00  // 38 x46y114 CPE[8]
00  // 39 x46y114 CPE[9]
00  // 40 x45y113 INMUX plane 2,1
08  // 41 x45y113 INMUX plane 4,3
00  // 42 x45y113 INMUX plane 6,5
00  // 43 x45y113 INMUX plane 8,7
00  // 44 x45y113 INMUX plane 10,9
00  // 45 x45y113 INMUX plane 12,11
00  // 46 x45y114 INMUX plane 2,1
20  // 47 x45y114 INMUX plane 4,3
00  // 48 x45y114 INMUX plane 6,5
00  // 49 x45y114 INMUX plane 8,7
00  // 50 x45y114 INMUX plane 10,9
00  // 51 x45y114 INMUX plane 12,11
00  // 52 x46y113 INMUX plane 2,1
00  // 53 x46y113 INMUX plane 4,3
00  // 54 x46y113 INMUX plane 6,5
00  // 55 x46y113 INMUX plane 8,7
00  // 56 x46y113 INMUX plane 10,9
00  // 57 x46y113 INMUX plane 12,11
00  // 58 x46y114 INMUX plane 2,1
00  // 59 x46y114 INMUX plane 4,3
00  // 60 x46y114 INMUX plane 6,5
40  // 61 x46y114 INMUX plane 8,7
00  // 62 x46y114 INMUX plane 10,9
00  // 63 x46y114 INMUX plane 12,11
00  // 64 x45y113 SB_BIG plane 1
00  // 65 x45y113 SB_BIG plane 1
00  // 66 x45y113 SB_DRIVE plane 2,1
48  // 67 x45y113 SB_BIG plane 2
12  // 68 x45y113 SB_BIG plane 2
48  // 69 x45y113 SB_BIG plane 3
12  // 70 x45y113 SB_BIG plane 3
00  // 71 x45y113 SB_DRIVE plane 4,3
00  // 72 x45y113 SB_BIG plane 4
00  // 73 x45y113 SB_BIG plane 4
21  // 74 x45y113 SB_BIG plane 5
00  // 75 x45y113 SB_BIG plane 5
00  // 76 x45y113 SB_DRIVE plane 6,5
59  // 77 x45y113 SB_BIG plane 6
12  // 78 x45y113 SB_BIG plane 6
48  // 79 x45y113 SB_BIG plane 7
12  // 80 x45y113 SB_BIG plane 7
00  // 81 x45y113 SB_DRIVE plane 8,7
00  // 82 x45y113 SB_BIG plane 8
00  // 83 x45y113 SB_BIG plane 8
00  // 84 x45y113 SB_BIG plane 9
00  // 85 x45y113 SB_BIG plane 9
00  // 86 x45y113 SB_DRIVE plane 10,9
00  // 87 x45y113 SB_BIG plane 10
00  // 88 x45y113 SB_BIG plane 10
00  // 89 x45y113 SB_BIG plane 11
00  // 90 x45y113 SB_BIG plane 11
00  // 91 x45y113 SB_DRIVE plane 12,11
00  // 92 x45y113 SB_BIG plane 12
00  // 93 x45y113 SB_BIG plane 12
00  // 94 x46y114 SB_SML plane 1
80  // 95 x46y114 SB_SML plane 2,1
2A  // 96 x46y114 SB_SML plane 2
A8  // 97 x46y114 SB_SML plane 3
02  // 98 x46y114 SB_SML plane 4,3
00  // 99 x46y114 SB_SML plane 4
00  // 100 x46y114 SB_SML plane 5
80  // 101 x46y114 SB_SML plane 6,5
2A  // 102 x46y114 SB_SML plane 6
28  // 103 x46y114 SB_SML plane 7
02  // 104 x46y114 SB_SML plane 8,7
10 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x47y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 769C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
39 // y_sel: 113
CD // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76A4
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x47y113 CPE[0]
00  //  1 x47y113 CPE[1]
00  //  2 x47y113 CPE[2]
00  //  3 x47y113 CPE[3]
00  //  4 x47y113 CPE[4]
00  //  5 x47y113 CPE[5]
00  //  6 x47y113 CPE[6]
00  //  7 x47y113 CPE[7]
00  //  8 x47y113 CPE[8]
00  //  9 x47y113 CPE[9]
00  // 10 x47y114 CPE[0]
00  // 11 x47y114 CPE[1]
00  // 12 x47y114 CPE[2]
00  // 13 x47y114 CPE[3]
00  // 14 x47y114 CPE[4]
00  // 15 x47y114 CPE[5]
00  // 16 x47y114 CPE[6]
00  // 17 x47y114 CPE[7]
00  // 18 x47y114 CPE[8]
00  // 19 x47y114 CPE[9]
00  // 20 x48y113 CPE[0]
00  // 21 x48y113 CPE[1]
00  // 22 x48y113 CPE[2]
00  // 23 x48y113 CPE[3]
00  // 24 x48y113 CPE[4]
00  // 25 x48y113 CPE[5]
00  // 26 x48y113 CPE[6]
00  // 27 x48y113 CPE[7]
00  // 28 x48y113 CPE[8]
00  // 29 x48y113 CPE[9]
00  // 30 x48y114 CPE[0]
00  // 31 x48y114 CPE[1]
00  // 32 x48y114 CPE[2]
00  // 33 x48y114 CPE[3]
00  // 34 x48y114 CPE[4]
00  // 35 x48y114 CPE[5]
00  // 36 x48y114 CPE[6]
00  // 37 x48y114 CPE[7]
00  // 38 x48y114 CPE[8]
00  // 39 x48y114 CPE[9]
00  // 40 x47y113 INMUX plane 2,1
00  // 41 x47y113 INMUX plane 4,3
09  // 42 x47y113 INMUX plane 6,5
64 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 76D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76DD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7753     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 775B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
00  // 66 x-1y115 SB_DRIVE plane 2,1
48  // 67 x-1y115 SB_BIG plane 2
12  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
48  // 74 x-1y115 SB_BIG plane 5
12  // 75 x-1y115 SB_BIG plane 5
00  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3A // y_sel: 115
17 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77D9
3E // Length: 62
60 // -- CRC low byte
E0 // -- CRC high byte
00  //  0 x27y115 CPE[0]
00  //  1 x27y115 CPE[1]
00  //  2 x27y115 CPE[2]
00  //  3 x27y115 CPE[3]
00  //  4 x27y115 CPE[4]
00  //  5 x27y115 CPE[5]
00  //  6 x27y115 CPE[6]
00  //  7 x27y115 CPE[7]
00  //  8 x27y115 CPE[8]
00  //  9 x27y115 CPE[9]
00  // 10 x27y116 CPE[0]
00  // 11 x27y116 CPE[1]
00  // 12 x27y116 CPE[2]
00  // 13 x27y116 CPE[3]
00  // 14 x27y116 CPE[4]
00  // 15 x27y116 CPE[5]
00  // 16 x27y116 CPE[6]
00  // 17 x27y116 CPE[7]
00  // 18 x27y116 CPE[8]
00  // 19 x27y116 CPE[9]
00  // 20 x28y115 CPE[0]
00  // 21 x28y115 CPE[1]
00  // 22 x28y115 CPE[2]
00  // 23 x28y115 CPE[3]
00  // 24 x28y115 CPE[4]
00  // 25 x28y115 CPE[5]
00  // 26 x28y115 CPE[6]
00  // 27 x28y115 CPE[7]
00  // 28 x28y115 CPE[8]
00  // 29 x28y115 CPE[9]
00  // 30 x28y116 CPE[0]
00  // 31 x28y116 CPE[1]
00  // 32 x28y116 CPE[2]
00  // 33 x28y116 CPE[3]
00  // 34 x28y116 CPE[4]
00  // 35 x28y116 CPE[5]
00  // 36 x28y116 CPE[6]
00  // 37 x28y116 CPE[7]
00  // 38 x28y116 CPE[8]
00  // 39 x28y116 CPE[9]
00  // 40 x27y115 INMUX plane 2,1
00  // 41 x27y115 INMUX plane 4,3
00  // 42 x27y115 INMUX plane 6,5
00  // 43 x27y115 INMUX plane 8,7
00  // 44 x27y115 INMUX plane 10,9
00  // 45 x27y115 INMUX plane 12,11
00  // 46 x27y116 INMUX plane 2,1
00  // 47 x27y116 INMUX plane 4,3
00  // 48 x27y116 INMUX plane 6,5
00  // 49 x27y116 INMUX plane 8,7
00  // 50 x27y116 INMUX plane 10,9
00  // 51 x27y116 INMUX plane 12,11
00  // 52 x28y115 INMUX plane 2,1
00  // 53 x28y115 INMUX plane 4,3
00  // 54 x28y115 INMUX plane 6,5
00  // 55 x28y115 INMUX plane 8,7
00  // 56 x28y115 INMUX plane 10,9
00  // 57 x28y115 INMUX plane 12,11
00  // 58 x28y116 INMUX plane 2,1
00  // 59 x28y116 INMUX plane 4,3
00  // 60 x28y116 INMUX plane 6,5
01  // 61 x28y116 INMUX plane 8,7
1D // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x29y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 781D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3A // y_sel: 115
CF // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7825
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x29y115 CPE[0]  _a273  C_AND////    _a329  C_////Bridge
00  //  1 x29y115 CPE[1]
00  //  2 x29y115 CPE[2]
00  //  3 x29y115 CPE[3]
00  //  4 x29y115 CPE[4]
00  //  5 x29y115 CPE[5]
00  //  6 x29y115 CPE[6]
00  //  7 x29y115 CPE[7]
00  //  8 x29y115 CPE[8]
00  //  9 x29y115 CPE[9]
00  // 10 x29y116 CPE[0]
00  // 11 x29y116 CPE[1]
00  // 12 x29y116 CPE[2]
00  // 13 x29y116 CPE[3]
00  // 14 x29y116 CPE[4]
00  // 15 x29y116 CPE[5]
00  // 16 x29y116 CPE[6]
00  // 17 x29y116 CPE[7]
00  // 18 x29y116 CPE[8]
00  // 19 x29y116 CPE[9]
00  // 20 x30y115 CPE[0]  _a71  C_AND/D///    
00  // 21 x30y115 CPE[1]
00  // 22 x30y115 CPE[2]
00  // 23 x30y115 CPE[3]
00  // 24 x30y115 CPE[4]
00  // 25 x30y115 CPE[5]
00  // 26 x30y115 CPE[6]
00  // 27 x30y115 CPE[7]
00  // 28 x30y115 CPE[8]
00  // 29 x30y115 CPE[9]
00  // 30 x30y116 CPE[0]
00  // 31 x30y116 CPE[1]
00  // 32 x30y116 CPE[2]
00  // 33 x30y116 CPE[3]
00  // 34 x30y116 CPE[4]
00  // 35 x30y116 CPE[5]
00  // 36 x30y116 CPE[6]
00  // 37 x30y116 CPE[7]
00  // 38 x30y116 CPE[8]
00  // 39 x30y116 CPE[9]
00  // 40 x29y115 INMUX plane 2,1
02  // 41 x29y115 INMUX plane 4,3
2B  // 42 x29y115 INMUX plane 6,5
28  // 43 x29y115 INMUX plane 8,7
00  // 44 x29y115 INMUX plane 10,9
00  // 45 x29y115 INMUX plane 12,11
00  // 46 x29y116 INMUX plane 2,1
00  // 47 x29y116 INMUX plane 4,3
00  // 48 x29y116 INMUX plane 6,5
00  // 49 x29y116 INMUX plane 8,7
00  // 50 x29y116 INMUX plane 10,9
00  // 51 x29y116 INMUX plane 12,11
00  // 52 x30y115 INMUX plane 2,1
1D  // 53 x30y115 INMUX plane 4,3
69  // 54 x30y115 INMUX plane 6,5
46  // 55 x30y115 INMUX plane 8,7
6B  // 56 x30y115 INMUX plane 10,9
45  // 57 x30y115 INMUX plane 12,11
00  // 58 x30y116 INMUX plane 2,1
00  // 59 x30y116 INMUX plane 4,3
54  // 60 x30y116 INMUX plane 6,5
50  // 61 x30y116 INMUX plane 8,7
40  // 62 x30y116 INMUX plane 10,9
40  // 63 x30y116 INMUX plane 12,11
48  // 64 x30y116 SB_BIG plane 1
12  // 65 x30y116 SB_BIG plane 1
00  // 66 x30y116 SB_DRIVE plane 2,1
00  // 67 x30y116 SB_BIG plane 2
00  // 68 x30y116 SB_BIG plane 2
48  // 69 x30y116 SB_BIG plane 3
12  // 70 x30y116 SB_BIG plane 3
00  // 71 x30y116 SB_DRIVE plane 4,3
00  // 72 x30y116 SB_BIG plane 4
30  // 73 x30y116 SB_BIG plane 4
48  // 74 x30y116 SB_BIG plane 5
12  // 75 x30y116 SB_BIG plane 5
00  // 76 x30y116 SB_DRIVE plane 6,5
00  // 77 x30y116 SB_BIG plane 6
00  // 78 x30y116 SB_BIG plane 6
48  // 79 x30y116 SB_BIG plane 7
12  // 80 x30y116 SB_BIG plane 7
00  // 81 x30y116 SB_DRIVE plane 8,7
42  // 82 x30y116 SB_BIG plane 8
06  // 83 x30y116 SB_BIG plane 8
00  // 84 x30y116 SB_BIG plane 9
50  // 85 x30y116 SB_BIG plane 9
00  // 86 x30y116 SB_DRIVE plane 10,9
00  // 87 x30y116 SB_BIG plane 10
00  // 88 x30y116 SB_BIG plane 10
00  // 89 x30y116 SB_BIG plane 11
00  // 90 x30y116 SB_BIG plane 11
00  // 91 x30y116 SB_DRIVE plane 12,11
00  // 92 x30y116 SB_BIG plane 12
00  // 93 x30y116 SB_BIG plane 12
A1  // 94 x29y115 SB_SML plane 1
02  // 95 x29y115 SB_SML plane 2,1
00  // 96 x29y115 SB_SML plane 2
A8  // 97 x29y115 SB_SML plane 3
02  // 98 x29y115 SB_SML plane 4,3
00  // 99 x29y115 SB_SML plane 4
A1  // 100 x29y115 SB_SML plane 5
02  // 101 x29y115 SB_SML plane 6,5
00  // 102 x29y115 SB_SML plane 6
88  // 103 x29y115 SB_SML plane 7
02  // 104 x29y115 SB_SML plane 8,7
10 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x31y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7894     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3A // y_sel: 115
96 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 789C
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x31y115 CPE[0]  _a88  C_MX4b////    _a322  C_////Bridge
00  //  1 x31y115 CPE[1]
00  //  2 x31y115 CPE[2]
00  //  3 x31y115 CPE[3]
00  //  4 x31y115 CPE[4]
00  //  5 x31y115 CPE[5]
00  //  6 x31y115 CPE[6]
00  //  7 x31y115 CPE[7]
00  //  8 x31y115 CPE[8]
00  //  9 x31y115 CPE[9]
00  // 10 x31y116 CPE[0]
00  // 11 x31y116 CPE[1]
00  // 12 x31y116 CPE[2]
00  // 13 x31y116 CPE[3]
00  // 14 x31y116 CPE[4]
00  // 15 x31y116 CPE[5]
00  // 16 x31y116 CPE[6]
00  // 17 x31y116 CPE[7]
00  // 18 x31y116 CPE[8]
00  // 19 x31y116 CPE[9]
00  // 20 x32y115 CPE[0]  _a225  C_MX4b////    
00  // 21 x32y115 CPE[1]
00  // 22 x32y115 CPE[2]
00  // 23 x32y115 CPE[3]
00  // 24 x32y115 CPE[4]
00  // 25 x32y115 CPE[5]
00  // 26 x32y115 CPE[6]
00  // 27 x32y115 CPE[7]
00  // 28 x32y115 CPE[8]
00  // 29 x32y115 CPE[9]
00  // 30 x32y116 CPE[0]  _a105  C_MX4a////    
00  // 31 x32y116 CPE[1]
00  // 32 x32y116 CPE[2]
00  // 33 x32y116 CPE[3]
00  // 34 x32y116 CPE[4]
00  // 35 x32y116 CPE[5]
00  // 36 x32y116 CPE[6]
00  // 37 x32y116 CPE[7]
00  // 38 x32y116 CPE[8]
00  // 39 x32y116 CPE[9]
3B  // 40 x31y115 INMUX plane 2,1
28  // 41 x31y115 INMUX plane 4,3
03  // 42 x31y115 INMUX plane 6,5
1A  // 43 x31y115 INMUX plane 8,7
28  // 44 x31y115 INMUX plane 10,9
00  // 45 x31y115 INMUX plane 12,11
04  // 46 x31y116 INMUX plane 2,1
25  // 47 x31y116 INMUX plane 4,3
10  // 48 x31y116 INMUX plane 6,5
00  // 49 x31y116 INMUX plane 8,7
18  // 50 x31y116 INMUX plane 10,9
01  // 51 x31y116 INMUX plane 12,11
10  // 52 x32y115 INMUX plane 2,1
22  // 53 x32y115 INMUX plane 4,3
3D  // 54 x32y115 INMUX plane 6,5
6D  // 55 x32y115 INMUX plane 8,7
69  // 56 x32y115 INMUX plane 10,9
40  // 57 x32y115 INMUX plane 12,11
04  // 58 x32y116 INMUX plane 2,1
08  // 59 x32y116 INMUX plane 4,3
47  // 60 x32y116 INMUX plane 6,5
78  // 61 x32y116 INMUX plane 8,7
53  // 62 x32y116 INMUX plane 10,9
58  // 63 x32y116 INMUX plane 12,11
5E  // 64 x31y115 SB_BIG plane 1
54  // 65 x31y115 SB_BIG plane 1
00  // 66 x31y115 SB_DRIVE plane 2,1
00  // 67 x31y115 SB_BIG plane 2
00  // 68 x31y115 SB_BIG plane 2
48  // 69 x31y115 SB_BIG plane 3
18  // 70 x31y115 SB_BIG plane 3
00  // 71 x31y115 SB_DRIVE plane 4,3
52  // 72 x31y115 SB_BIG plane 4
28  // 73 x31y115 SB_BIG plane 4
41  // 74 x31y115 SB_BIG plane 5
12  // 75 x31y115 SB_BIG plane 5
01  // 76 x31y115 SB_DRIVE plane 6,5
00  // 77 x31y115 SB_BIG plane 6
00  // 78 x31y115 SB_BIG plane 6
41  // 79 x31y115 SB_BIG plane 7
12  // 80 x31y115 SB_BIG plane 7
00  // 81 x31y115 SB_DRIVE plane 8,7
48  // 82 x31y115 SB_BIG plane 8
12  // 83 x31y115 SB_BIG plane 8
01  // 84 x31y115 SB_BIG plane 9
00  // 85 x31y115 SB_BIG plane 9
00  // 86 x31y115 SB_DRIVE plane 10,9
00  // 87 x31y115 SB_BIG plane 10
00  // 88 x31y115 SB_BIG plane 10
80  // 89 x31y115 SB_BIG plane 11
01  // 90 x31y115 SB_BIG plane 11
00  // 91 x31y115 SB_DRIVE plane 12,11
00  // 92 x31y115 SB_BIG plane 12
00  // 93 x31y115 SB_BIG plane 12
A8  // 94 x32y116 SB_SML plane 1
02  // 95 x32y116 SB_SML plane 2,1
00  // 96 x32y116 SB_SML plane 2
A8  // 97 x32y116 SB_SML plane 3
82  // 98 x32y116 SB_SML plane 4,3
2A  // 99 x32y116 SB_SML plane 4
A8  // 100 x32y116 SB_SML plane 5
02  // 101 x32y116 SB_SML plane 6,5
18  // 102 x32y116 SB_SML plane 6
A8  // 103 x32y116 SB_SML plane 7
32  // 104 x32y116 SB_SML plane 8,7
6C  // 105 x32y116 SB_SML plane 8
9D // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x33y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 790C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3A // y_sel: 115
4E // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7914
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y115 CPE[0]  _a20  C_AND////    _a177  C_///AND/D
00  //  1 x33y115 CPE[1]
00  //  2 x33y115 CPE[2]
00  //  3 x33y115 CPE[3]
00  //  4 x33y115 CPE[4]
00  //  5 x33y115 CPE[5]
00  //  6 x33y115 CPE[6]
00  //  7 x33y115 CPE[7]
00  //  8 x33y115 CPE[8]
00  //  9 x33y115 CPE[9]
00  // 10 x33y116 CPE[0]
00  // 11 x33y116 CPE[1]
00  // 12 x33y116 CPE[2]
00  // 13 x33y116 CPE[3]
00  // 14 x33y116 CPE[4]
00  // 15 x33y116 CPE[5]
00  // 16 x33y116 CPE[6]
00  // 17 x33y116 CPE[7]
00  // 18 x33y116 CPE[8]
00  // 19 x33y116 CPE[9]
00  // 20 x34y115 CPE[0]  net1 = net2: _a125  C_ADDF2/D//ADDF2/
00  // 21 x34y115 CPE[1]
00  // 22 x34y115 CPE[2]
00  // 23 x34y115 CPE[3]
00  // 24 x34y115 CPE[4]
00  // 25 x34y115 CPE[5]
00  // 26 x34y115 CPE[6]
00  // 27 x34y115 CPE[7]
00  // 28 x34y115 CPE[8]
00  // 29 x34y115 CPE[9]
00  // 30 x34y116 CPE[0]  net1 = net2: _a127  C_ADDF2/D//ADDF2/
00  // 31 x34y116 CPE[1]
00  // 32 x34y116 CPE[2]
00  // 33 x34y116 CPE[3]
00  // 34 x34y116 CPE[4]
00  // 35 x34y116 CPE[5]
00  // 36 x34y116 CPE[6]
00  // 37 x34y116 CPE[7]
00  // 38 x34y116 CPE[8]
00  // 39 x34y116 CPE[9]
03  // 40 x33y115 INMUX plane 2,1
3B  // 41 x33y115 INMUX plane 4,3
2D  // 42 x33y115 INMUX plane 6,5
05  // 43 x33y115 INMUX plane 8,7
03  // 44 x33y115 INMUX plane 10,9
2D  // 45 x33y115 INMUX plane 12,11
00  // 46 x33y116 INMUX plane 2,1
00  // 47 x33y116 INMUX plane 4,3
03  // 48 x33y116 INMUX plane 6,5
1A  // 49 x33y116 INMUX plane 8,7
28  // 50 x33y116 INMUX plane 10,9
00  // 51 x33y116 INMUX plane 12,11
01  // 52 x34y115 INMUX plane 2,1
04  // 53 x34y115 INMUX plane 4,3
41  // 54 x34y115 INMUX plane 6,5
40  // 55 x34y115 INMUX plane 8,7
43  // 56 x34y115 INMUX plane 10,9
CD  // 57 x34y115 INMUX plane 12,11
05  // 58 x34y116 INMUX plane 2,1
04  // 59 x34y116 INMUX plane 4,3
55  // 60 x34y116 INMUX plane 6,5
6B  // 61 x34y116 INMUX plane 8,7
43  // 62 x34y116 INMUX plane 10,9
6D  // 63 x34y116 INMUX plane 12,11
48  // 64 x34y116 SB_BIG plane 1
12  // 65 x34y116 SB_BIG plane 1
00  // 66 x34y116 SB_DRIVE plane 2,1
00  // 67 x34y116 SB_BIG plane 2
00  // 68 x34y116 SB_BIG plane 2
48  // 69 x34y116 SB_BIG plane 3
12  // 70 x34y116 SB_BIG plane 3
02  // 71 x34y116 SB_DRIVE plane 4,3
48  // 72 x34y116 SB_BIG plane 4
12  // 73 x34y116 SB_BIG plane 4
48  // 74 x34y116 SB_BIG plane 5
12  // 75 x34y116 SB_BIG plane 5
00  // 76 x34y116 SB_DRIVE plane 6,5
00  // 77 x34y116 SB_BIG plane 6
00  // 78 x34y116 SB_BIG plane 6
48  // 79 x34y116 SB_BIG plane 7
18  // 80 x34y116 SB_BIG plane 7
00  // 81 x34y116 SB_DRIVE plane 8,7
08  // 82 x34y116 SB_BIG plane 8
14  // 83 x34y116 SB_BIG plane 8
00  // 84 x34y116 SB_BIG plane 9
50  // 85 x34y116 SB_BIG plane 9
00  // 86 x34y116 SB_DRIVE plane 10,9
03  // 87 x34y116 SB_BIG plane 10
22  // 88 x34y116 SB_BIG plane 10
00  // 89 x34y116 SB_BIG plane 11
00  // 90 x34y116 SB_BIG plane 11
20  // 91 x34y116 SB_DRIVE plane 12,11
00  // 92 x34y116 SB_BIG plane 12
00  // 93 x34y116 SB_BIG plane 12
A1  // 94 x33y115 SB_SML plane 1
02  // 95 x33y115 SB_SML plane 2,1
18  // 96 x33y115 SB_SML plane 2
28  // 97 x33y115 SB_SML plane 3
82  // 98 x33y115 SB_SML plane 4,3
2A  // 99 x33y115 SB_SML plane 4
5B  // 100 x33y115 SB_SML plane 5
01  // 101 x33y115 SB_SML plane 6,5
00  // 102 x33y115 SB_SML plane 6
A1  // 103 x33y115 SB_SML plane 7
83  // 104 x33y115 SB_SML plane 8,7
2A  // 105 x33y115 SB_SML plane 8
30  // 106 x33y115 SB_SML plane 9
60  // 107 x33y115 SB_SML plane 10,9
02  // 108 x33y115 SB_SML plane 10
00  // 109 x33y115 SB_SML plane 11
10  // 110 x33y115 SB_SML plane 12,11
D1 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x35y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7989     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3A // y_sel: 115
26 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7991
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x35y115 CPE[0]  _a223  C_MX4b////    
00  //  1 x35y115 CPE[1]
00  //  2 x35y115 CPE[2]
00  //  3 x35y115 CPE[3]
00  //  4 x35y115 CPE[4]
00  //  5 x35y115 CPE[5]
00  //  6 x35y115 CPE[6]
00  //  7 x35y115 CPE[7]
00  //  8 x35y115 CPE[8]
00  //  9 x35y115 CPE[9]
00  // 10 x35y116 CPE[0]  _a339  C_////Bridge
00  // 11 x35y116 CPE[1]
00  // 12 x35y116 CPE[2]
00  // 13 x35y116 CPE[3]
00  // 14 x35y116 CPE[4]
00  // 15 x35y116 CPE[5]
00  // 16 x35y116 CPE[6]
00  // 17 x35y116 CPE[7]
00  // 18 x35y116 CPE[8]
00  // 19 x35y116 CPE[9]
00  // 20 x36y115 CPE[0]
00  // 21 x36y115 CPE[1]
00  // 22 x36y115 CPE[2]
00  // 23 x36y115 CPE[3]
00  // 24 x36y115 CPE[4]
00  // 25 x36y115 CPE[5]
00  // 26 x36y115 CPE[6]
00  // 27 x36y115 CPE[7]
00  // 28 x36y115 CPE[8]
00  // 29 x36y115 CPE[9]
00  // 30 x36y116 CPE[0]  _a12  C_AND////    
00  // 31 x36y116 CPE[1]
00  // 32 x36y116 CPE[2]
00  // 33 x36y116 CPE[3]
00  // 34 x36y116 CPE[4]
00  // 35 x36y116 CPE[5]
00  // 36 x36y116 CPE[6]
00  // 37 x36y116 CPE[7]
00  // 38 x36y116 CPE[8]
00  // 39 x36y116 CPE[9]
15  // 40 x35y115 INMUX plane 2,1
21  // 41 x35y115 INMUX plane 4,3
2B  // 42 x35y115 INMUX plane 6,5
15  // 43 x35y115 INMUX plane 8,7
01  // 44 x35y115 INMUX plane 10,9
11  // 45 x35y115 INMUX plane 12,11
00  // 46 x35y116 INMUX plane 2,1
00  // 47 x35y116 INMUX plane 4,3
00  // 48 x35y116 INMUX plane 6,5
28  // 49 x35y116 INMUX plane 8,7
00  // 50 x35y116 INMUX plane 10,9
01  // 51 x35y116 INMUX plane 12,11
0A  // 52 x36y115 INMUX plane 2,1
08  // 53 x36y115 INMUX plane 4,3
18  // 54 x36y115 INMUX plane 6,5
69  // 55 x36y115 INMUX plane 8,7
00  // 56 x36y115 INMUX plane 10,9
48  // 57 x36y115 INMUX plane 12,11
01  // 58 x36y116 INMUX plane 2,1
04  // 59 x36y116 INMUX plane 4,3
11  // 60 x36y116 INMUX plane 6,5
7A  // 61 x36y116 INMUX plane 8,7
08  // 62 x36y116 INMUX plane 10,9
E0  // 63 x36y116 INMUX plane 12,11
50  // 64 x35y115 SB_BIG plane 1
54  // 65 x35y115 SB_BIG plane 1
00  // 66 x35y115 SB_DRIVE plane 2,1
8C  // 67 x35y115 SB_BIG plane 2
36  // 68 x35y115 SB_BIG plane 2
00  // 69 x35y115 SB_BIG plane 3
00  // 70 x35y115 SB_BIG plane 3
11  // 71 x35y115 SB_DRIVE plane 4,3
83  // 72 x35y115 SB_BIG plane 4
28  // 73 x35y115 SB_BIG plane 4
51  // 74 x35y115 SB_BIG plane 5
02  // 75 x35y115 SB_BIG plane 5
00  // 76 x35y115 SB_DRIVE plane 6,5
48  // 77 x35y115 SB_BIG plane 6
12  // 78 x35y115 SB_BIG plane 6
9A  // 79 x35y115 SB_BIG plane 7
00  // 80 x35y115 SB_BIG plane 7
00  // 81 x35y115 SB_DRIVE plane 8,7
48  // 82 x35y115 SB_BIG plane 8
12  // 83 x35y115 SB_BIG plane 8
00  // 84 x35y115 SB_BIG plane 9
00  // 85 x35y115 SB_BIG plane 9
00  // 86 x35y115 SB_DRIVE plane 10,9
00  // 87 x35y115 SB_BIG plane 10
00  // 88 x35y115 SB_BIG plane 10
80  // 89 x35y115 SB_BIG plane 11
01  // 90 x35y115 SB_BIG plane 11
00  // 91 x35y115 SB_DRIVE plane 12,11
50  // 92 x35y115 SB_BIG plane 12
00  // 93 x35y115 SB_BIG plane 12
A8  // 94 x36y116 SB_SML plane 1
32  // 95 x36y116 SB_SML plane 2,1
1D  // 96 x36y116 SB_SML plane 2
41  // 97 x36y116 SB_SML plane 3
60  // 98 x36y116 SB_SML plane 4,3
73  // 99 x36y116 SB_SML plane 4
A8  // 100 x36y116 SB_SML plane 5
32  // 101 x36y116 SB_SML plane 6,5
6D  // 102 x36y116 SB_SML plane 6
00  // 103 x36y116 SB_SML plane 7
80  // 104 x36y116 SB_SML plane 8,7
43  // 105 x36y116 SB_SML plane 8
0B  // 106 x36y116 SB_SML plane 9
06  // 107 x36y116 SB_SML plane 10,9
89 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x37y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3A // y_sel: 115
FE // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y115 CPE[0]  _a226  C_MX4b////    _a303  C_////Bridge
00  //  1 x37y115 CPE[1]
00  //  2 x37y115 CPE[2]
00  //  3 x37y115 CPE[3]
00  //  4 x37y115 CPE[4]
00  //  5 x37y115 CPE[5]
00  //  6 x37y115 CPE[6]
00  //  7 x37y115 CPE[7]
00  //  8 x37y115 CPE[8]
00  //  9 x37y115 CPE[9]
00  // 10 x37y116 CPE[0]  _a19  C_MX4a////    
00  // 11 x37y116 CPE[1]
00  // 12 x37y116 CPE[2]
00  // 13 x37y116 CPE[3]
00  // 14 x37y116 CPE[4]
00  // 15 x37y116 CPE[5]
00  // 16 x37y116 CPE[6]
00  // 17 x37y116 CPE[7]
00  // 18 x37y116 CPE[8]
00  // 19 x37y116 CPE[9]
00  // 20 x38y115 CPE[0]  _a161  C_ADDF////    
00  // 21 x38y115 CPE[1]
00  // 22 x38y115 CPE[2]
00  // 23 x38y115 CPE[3]
00  // 24 x38y115 CPE[4]
00  // 25 x38y115 CPE[5]
00  // 26 x38y115 CPE[6]
00  // 27 x38y115 CPE[7]
00  // 28 x38y115 CPE[8]
00  // 29 x38y115 CPE[9]
00  // 30 x38y116 CPE[0]  _a13  C_MX4a////    
00  // 31 x38y116 CPE[1]
00  // 32 x38y116 CPE[2]
00  // 33 x38y116 CPE[3]
00  // 34 x38y116 CPE[4]
00  // 35 x38y116 CPE[5]
00  // 36 x38y116 CPE[6]
00  // 37 x38y116 CPE[7]
00  // 38 x38y116 CPE[8]
00  // 39 x38y116 CPE[9]
01  // 40 x37y115 INMUX plane 2,1
07  // 41 x37y115 INMUX plane 4,3
0C  // 42 x37y115 INMUX plane 6,5
38  // 43 x37y115 INMUX plane 8,7
28  // 44 x37y115 INMUX plane 10,9
2D  // 45 x37y115 INMUX plane 12,11
30  // 46 x37y116 INMUX plane 2,1
18  // 47 x37y116 INMUX plane 4,3
23  // 48 x37y116 INMUX plane 6,5
18  // 49 x37y116 INMUX plane 8,7
01  // 50 x37y116 INMUX plane 10,9
03  // 51 x37y116 INMUX plane 12,11
18  // 52 x38y115 INMUX plane 2,1
3A  // 53 x38y115 INMUX plane 4,3
49  // 54 x38y115 INMUX plane 6,5
19  // 55 x38y115 INMUX plane 8,7
90  // 56 x38y115 INMUX plane 10,9
22  // 57 x38y115 INMUX plane 12,11
30  // 58 x38y116 INMUX plane 2,1
19  // 59 x38y116 INMUX plane 4,3
6D  // 60 x38y116 INMUX plane 6,5
28  // 61 x38y116 INMUX plane 8,7
51  // 62 x38y116 INMUX plane 10,9
D1  // 63 x38y116 INMUX plane 12,11
41  // 64 x38y116 SB_BIG plane 1
22  // 65 x38y116 SB_BIG plane 1
00  // 66 x38y116 SB_DRIVE plane 2,1
8B  // 67 x38y116 SB_BIG plane 2
24  // 68 x38y116 SB_BIG plane 2
CB  // 69 x38y116 SB_BIG plane 3
24  // 70 x38y116 SB_BIG plane 3
00  // 71 x38y116 SB_DRIVE plane 4,3
48  // 72 x38y116 SB_BIG plane 4
12  // 73 x38y116 SB_BIG plane 4
48  // 74 x38y116 SB_BIG plane 5
12  // 75 x38y116 SB_BIG plane 5
00  // 76 x38y116 SB_DRIVE plane 6,5
14  // 77 x38y116 SB_BIG plane 6
23  // 78 x38y116 SB_BIG plane 6
93  // 79 x38y116 SB_BIG plane 7
24  // 80 x38y116 SB_BIG plane 7
00  // 81 x38y116 SB_DRIVE plane 8,7
9B  // 82 x38y116 SB_BIG plane 8
44  // 83 x38y116 SB_BIG plane 8
51  // 84 x38y116 SB_BIG plane 9
12  // 85 x38y116 SB_BIG plane 9
00  // 86 x38y116 SB_DRIVE plane 10,9
48  // 87 x38y116 SB_BIG plane 10
12  // 88 x38y116 SB_BIG plane 10
D2  // 89 x38y116 SB_BIG plane 11
14  // 90 x38y116 SB_BIG plane 11
00  // 91 x38y116 SB_DRIVE plane 12,11
0E  // 92 x38y116 SB_BIG plane 12
58  // 93 x38y116 SB_BIG plane 12
88  // 94 x37y115 SB_SML plane 1
42  // 95 x37y115 SB_SML plane 2,1
4E  // 96 x37y115 SB_SML plane 2
A8  // 97 x37y115 SB_SML plane 3
B2  // 98 x37y115 SB_SML plane 4,3
60  // 99 x37y115 SB_SML plane 4
4B  // 100 x37y115 SB_SML plane 5
84  // 101 x37y115 SB_SML plane 6,5
2A  // 102 x37y115 SB_SML plane 6
C4  // 103 x37y115 SB_SML plane 7
40  // 104 x37y115 SB_SML plane 8,7
4F  // 105 x37y115 SB_SML plane 8
A8  // 106 x37y115 SB_SML plane 9
82  // 107 x37y115 SB_SML plane 10,9
2A  // 108 x37y115 SB_SML plane 10
A1  // 109 x37y115 SB_SML plane 11
32  // 110 x37y115 SB_SML plane 12,11
4E  // 111 x37y115 SB_SML plane 12
EE // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x39y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3A // y_sel: 115
F6 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y115 CPE[0]  _a304  C_////Bridge
00  //  1 x39y115 CPE[1]
00  //  2 x39y115 CPE[2]
00  //  3 x39y115 CPE[3]
00  //  4 x39y115 CPE[4]
00  //  5 x39y115 CPE[5]
00  //  6 x39y115 CPE[6]
00  //  7 x39y115 CPE[7]
00  //  8 x39y115 CPE[8]
00  //  9 x39y115 CPE[9]
00  // 10 x39y116 CPE[0]  _a228  C_MX4b////    
00  // 11 x39y116 CPE[1]
00  // 12 x39y116 CPE[2]
00  // 13 x39y116 CPE[3]
00  // 14 x39y116 CPE[4]
00  // 15 x39y116 CPE[5]
00  // 16 x39y116 CPE[6]
00  // 17 x39y116 CPE[7]
00  // 18 x39y116 CPE[8]
00  // 19 x39y116 CPE[9]
00  // 20 x40y115 CPE[0]  _a74  C_///AND/D
00  // 21 x40y115 CPE[1]
00  // 22 x40y115 CPE[2]
00  // 23 x40y115 CPE[3]
00  // 24 x40y115 CPE[4]
00  // 25 x40y115 CPE[5]
00  // 26 x40y115 CPE[6]
00  // 27 x40y115 CPE[7]
00  // 28 x40y115 CPE[8]
00  // 29 x40y115 CPE[9]
00  // 30 x40y116 CPE[0]  net1 = net2: _a21  C_AND////D
00  // 31 x40y116 CPE[1]
00  // 32 x40y116 CPE[2]
00  // 33 x40y116 CPE[3]
00  // 34 x40y116 CPE[4]
00  // 35 x40y116 CPE[5]
00  // 36 x40y116 CPE[6]
00  // 37 x40y116 CPE[7]
00  // 38 x40y116 CPE[8]
00  // 39 x40y116 CPE[9]
00  // 40 x39y115 INMUX plane 2,1
08  // 41 x39y115 INMUX plane 4,3
30  // 42 x39y115 INMUX plane 6,5
02  // 43 x39y115 INMUX plane 8,7
00  // 44 x39y115 INMUX plane 10,9
09  // 45 x39y115 INMUX plane 12,11
22  // 46 x39y116 INMUX plane 2,1
28  // 47 x39y116 INMUX plane 4,3
1F  // 48 x39y116 INMUX plane 6,5
26  // 49 x39y116 INMUX plane 8,7
00  // 50 x39y116 INMUX plane 10,9
09  // 51 x39y116 INMUX plane 12,11
3D  // 52 x40y115 INMUX plane 2,1
00  // 53 x40y115 INMUX plane 4,3
41  // 54 x40y115 INMUX plane 6,5
41  // 55 x40y115 INMUX plane 8,7
63  // 56 x40y115 INMUX plane 10,9
05  // 57 x40y115 INMUX plane 12,11
11  // 58 x40y116 INMUX plane 2,1
39  // 59 x40y116 INMUX plane 4,3
5C  // 60 x40y116 INMUX plane 6,5
08  // 61 x40y116 INMUX plane 8,7
AB  // 62 x40y116 INMUX plane 10,9
C5  // 63 x40y116 INMUX plane 12,11
08  // 64 x39y115 SB_BIG plane 1
12  // 65 x39y115 SB_BIG plane 1
00  // 66 x39y115 SB_DRIVE plane 2,1
48  // 67 x39y115 SB_BIG plane 2
12  // 68 x39y115 SB_BIG plane 2
92  // 69 x39y115 SB_BIG plane 3
20  // 70 x39y115 SB_BIG plane 3
40  // 71 x39y115 SB_DRIVE plane 4,3
08  // 72 x39y115 SB_BIG plane 4
10  // 73 x39y115 SB_BIG plane 4
66  // 74 x39y115 SB_BIG plane 5
26  // 75 x39y115 SB_BIG plane 5
00  // 76 x39y115 SB_DRIVE plane 6,5
48  // 77 x39y115 SB_BIG plane 6
12  // 78 x39y115 SB_BIG plane 6
50  // 79 x39y115 SB_BIG plane 7
28  // 80 x39y115 SB_BIG plane 7
00  // 81 x39y115 SB_DRIVE plane 8,7
48  // 82 x39y115 SB_BIG plane 8
12  // 83 x39y115 SB_BIG plane 8
48  // 84 x39y115 SB_BIG plane 9
12  // 85 x39y115 SB_BIG plane 9
00  // 86 x39y115 SB_DRIVE plane 10,9
08  // 87 x39y115 SB_BIG plane 10
16  // 88 x39y115 SB_BIG plane 10
90  // 89 x39y115 SB_BIG plane 11
35  // 90 x39y115 SB_BIG plane 11
00  // 91 x39y115 SB_DRIVE plane 12,11
48  // 92 x39y115 SB_BIG plane 12
12  // 93 x39y115 SB_BIG plane 12
A8  // 94 x40y116 SB_SML plane 1
82  // 95 x40y116 SB_SML plane 2,1
6A  // 96 x40y116 SB_SML plane 2
E8  // 97 x40y116 SB_SML plane 3
82  // 98 x40y116 SB_SML plane 4,3
0A  // 99 x40y116 SB_SML plane 4
D2  // 100 x40y116 SB_SML plane 5
85  // 101 x40y116 SB_SML plane 6,5
2E  // 102 x40y116 SB_SML plane 6
94  // 103 x40y116 SB_SML plane 7
14  // 104 x40y116 SB_SML plane 8,7
6A  // 105 x40y116 SB_SML plane 8
A8  // 106 x40y116 SB_SML plane 9
C4  // 107 x40y116 SB_SML plane 10,9
0C  // 108 x40y116 SB_SML plane 10
40  // 109 x40y116 SB_SML plane 11
10  // 110 x40y116 SB_SML plane 12,11
32  // 111 x40y116 SB_SML plane 12
1C // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x41y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7AFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3A // y_sel: 115
2E // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y115 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
00  //  1 x41y115 CPE[1]
00  //  2 x41y115 CPE[2]
00  //  3 x41y115 CPE[3]
00  //  4 x41y115 CPE[4]
00  //  5 x41y115 CPE[5]
00  //  6 x41y115 CPE[6]
00  //  7 x41y115 CPE[7]
00  //  8 x41y115 CPE[8]
00  //  9 x41y115 CPE[9]
00  // 10 x41y116 CPE[0]  _a157  C_ADDF////    
00  // 11 x41y116 CPE[1]
00  // 12 x41y116 CPE[2]
00  // 13 x41y116 CPE[3]
00  // 14 x41y116 CPE[4]
00  // 15 x41y116 CPE[5]
00  // 16 x41y116 CPE[6]
00  // 17 x41y116 CPE[7]
00  // 18 x41y116 CPE[8]
00  // 19 x41y116 CPE[9]
00  // 20 x42y115 CPE[0]  _a344  C_////Bridge
00  // 21 x42y115 CPE[1]
00  // 22 x42y115 CPE[2]
00  // 23 x42y115 CPE[3]
00  // 24 x42y115 CPE[4]
00  // 25 x42y115 CPE[5]
00  // 26 x42y115 CPE[6]
00  // 27 x42y115 CPE[7]
00  // 28 x42y115 CPE[8]
00  // 29 x42y115 CPE[9]
00  // 30 x42y116 CPE[0]  _a224  C_MX4b////    
00  // 31 x42y116 CPE[1]
00  // 32 x42y116 CPE[2]
00  // 33 x42y116 CPE[3]
00  // 34 x42y116 CPE[4]
00  // 35 x42y116 CPE[5]
00  // 36 x42y116 CPE[6]
00  // 37 x42y116 CPE[7]
00  // 38 x42y116 CPE[8]
00  // 39 x42y116 CPE[9]
18  // 40 x41y115 INMUX plane 2,1
00  // 41 x41y115 INMUX plane 4,3
19  // 42 x41y115 INMUX plane 6,5
22  // 43 x41y115 INMUX plane 8,7
00  // 44 x41y115 INMUX plane 10,9
21  // 45 x41y115 INMUX plane 12,11
03  // 46 x41y116 INMUX plane 2,1
18  // 47 x41y116 INMUX plane 4,3
00  // 48 x41y116 INMUX plane 6,5
08  // 49 x41y116 INMUX plane 8,7
08  // 50 x41y116 INMUX plane 10,9
0D  // 51 x41y116 INMUX plane 12,11
08  // 52 x42y115 INMUX plane 2,1
00  // 53 x42y115 INMUX plane 4,3
41  // 54 x42y115 INMUX plane 6,5
81  // 55 x42y115 INMUX plane 8,7
40  // 56 x42y115 INMUX plane 10,9
85  // 57 x42y115 INMUX plane 12,11
2B  // 58 x42y116 INMUX plane 2,1
38  // 59 x42y116 INMUX plane 4,3
2E  // 60 x42y116 INMUX plane 6,5
A3  // 61 x42y116 INMUX plane 8,7
48  // 62 x42y116 INMUX plane 10,9
E1  // 63 x42y116 INMUX plane 12,11
58  // 64 x42y116 SB_BIG plane 1
44  // 65 x42y116 SB_BIG plane 1
00  // 66 x42y116 SB_DRIVE plane 2,1
5E  // 67 x42y116 SB_BIG plane 2
34  // 68 x42y116 SB_BIG plane 2
48  // 69 x42y116 SB_BIG plane 3
22  // 70 x42y116 SB_BIG plane 3
02  // 71 x42y116 SB_DRIVE plane 4,3
48  // 72 x42y116 SB_BIG plane 4
12  // 73 x42y116 SB_BIG plane 4
48  // 74 x42y116 SB_BIG plane 5
12  // 75 x42y116 SB_BIG plane 5
02  // 76 x42y116 SB_DRIVE plane 6,5
48  // 77 x42y116 SB_BIG plane 6
12  // 78 x42y116 SB_BIG plane 6
16  // 79 x42y116 SB_BIG plane 7
52  // 80 x42y116 SB_BIG plane 7
04  // 81 x42y116 SB_DRIVE plane 8,7
51  // 82 x42y116 SB_BIG plane 8
12  // 83 x42y116 SB_BIG plane 8
41  // 84 x42y116 SB_BIG plane 9
52  // 85 x42y116 SB_BIG plane 9
00  // 86 x42y116 SB_DRIVE plane 10,9
50  // 87 x42y116 SB_BIG plane 10
24  // 88 x42y116 SB_BIG plane 10
92  // 89 x42y116 SB_BIG plane 11
13  // 90 x42y116 SB_BIG plane 11
00  // 91 x42y116 SB_DRIVE plane 12,11
50  // 92 x42y116 SB_BIG plane 12
20  // 93 x42y116 SB_BIG plane 12
88  // 94 x41y115 SB_SML plane 1
86  // 95 x41y115 SB_SML plane 2,1
31  // 96 x41y115 SB_SML plane 2
A8  // 97 x41y115 SB_SML plane 3
E2  // 98 x41y115 SB_SML plane 4,3
13  // 99 x41y115 SB_SML plane 4
30  // 100 x41y115 SB_SML plane 5
67  // 101 x41y115 SB_SML plane 6,5
73  // 102 x41y115 SB_SML plane 6
63  // 103 x41y115 SB_SML plane 7
87  // 104 x41y115 SB_SML plane 8,7
2A  // 105 x41y115 SB_SML plane 8
A8  // 106 x41y115 SB_SML plane 9
82  // 107 x41y115 SB_SML plane 10,9
2A  // 108 x41y115 SB_SML plane 10
A8  // 109 x41y115 SB_SML plane 11
82  // 110 x41y115 SB_SML plane 12,11
2A  // 111 x41y115 SB_SML plane 12
A6 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x43y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3A // y_sel: 115
46 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B85
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x43y115 CPE[0]  _a312  C_////Bridge
00  //  1 x43y115 CPE[1]
00  //  2 x43y115 CPE[2]
00  //  3 x43y115 CPE[3]
00  //  4 x43y115 CPE[4]
00  //  5 x43y115 CPE[5]
00  //  6 x43y115 CPE[6]
00  //  7 x43y115 CPE[7]
00  //  8 x43y115 CPE[8]
00  //  9 x43y115 CPE[9]
00  // 10 x43y116 CPE[0]
00  // 11 x43y116 CPE[1]
00  // 12 x43y116 CPE[2]
00  // 13 x43y116 CPE[3]
00  // 14 x43y116 CPE[4]
00  // 15 x43y116 CPE[5]
00  // 16 x43y116 CPE[6]
00  // 17 x43y116 CPE[7]
00  // 18 x43y116 CPE[8]
00  // 19 x43y116 CPE[9]
00  // 20 x44y115 CPE[0]
00  // 21 x44y115 CPE[1]
00  // 22 x44y115 CPE[2]
00  // 23 x44y115 CPE[3]
00  // 24 x44y115 CPE[4]
00  // 25 x44y115 CPE[5]
00  // 26 x44y115 CPE[6]
00  // 27 x44y115 CPE[7]
00  // 28 x44y115 CPE[8]
00  // 29 x44y115 CPE[9]
00  // 30 x44y116 CPE[0]
00  // 31 x44y116 CPE[1]
00  // 32 x44y116 CPE[2]
00  // 33 x44y116 CPE[3]
00  // 34 x44y116 CPE[4]
00  // 35 x44y116 CPE[5]
00  // 36 x44y116 CPE[6]
00  // 37 x44y116 CPE[7]
00  // 38 x44y116 CPE[8]
00  // 39 x44y116 CPE[9]
28  // 40 x43y115 INMUX plane 2,1
10  // 41 x43y115 INMUX plane 4,3
01  // 42 x43y115 INMUX plane 6,5
2B  // 43 x43y115 INMUX plane 8,7
00  // 44 x43y115 INMUX plane 10,9
00  // 45 x43y115 INMUX plane 12,11
09  // 46 x43y116 INMUX plane 2,1
00  // 47 x43y116 INMUX plane 4,3
00  // 48 x43y116 INMUX plane 6,5
08  // 49 x43y116 INMUX plane 8,7
11  // 50 x43y116 INMUX plane 10,9
08  // 51 x43y116 INMUX plane 12,11
00  // 52 x44y115 INMUX plane 2,1
08  // 53 x44y115 INMUX plane 4,3
40  // 54 x44y115 INMUX plane 6,5
00  // 55 x44y115 INMUX plane 8,7
40  // 56 x44y115 INMUX plane 10,9
00  // 57 x44y115 INMUX plane 12,11
01  // 58 x44y116 INMUX plane 2,1
00  // 59 x44y116 INMUX plane 4,3
40  // 60 x44y116 INMUX plane 6,5
00  // 61 x44y116 INMUX plane 8,7
49  // 62 x44y116 INMUX plane 10,9
09  // 63 x44y116 INMUX plane 12,11
48  // 64 x43y115 SB_BIG plane 1
12  // 65 x43y115 SB_BIG plane 1
00  // 66 x43y115 SB_DRIVE plane 2,1
00  // 67 x43y115 SB_BIG plane 2
00  // 68 x43y115 SB_BIG plane 2
00  // 69 x43y115 SB_BIG plane 3
00  // 70 x43y115 SB_BIG plane 3
00  // 71 x43y115 SB_DRIVE plane 4,3
60  // 72 x43y115 SB_BIG plane 4
00  // 73 x43y115 SB_BIG plane 4
48  // 74 x43y115 SB_BIG plane 5
12  // 75 x43y115 SB_BIG plane 5
00  // 76 x43y115 SB_DRIVE plane 6,5
00  // 77 x43y115 SB_BIG plane 6
00  // 78 x43y115 SB_BIG plane 6
03  // 79 x43y115 SB_BIG plane 7
32  // 80 x43y115 SB_BIG plane 7
00  // 81 x43y115 SB_DRIVE plane 8,7
00  // 82 x43y115 SB_BIG plane 8
00  // 83 x43y115 SB_BIG plane 8
00  // 84 x43y115 SB_BIG plane 9
00  // 85 x43y115 SB_BIG plane 9
00  // 86 x43y115 SB_DRIVE plane 10,9
83  // 87 x43y115 SB_BIG plane 10
32  // 88 x43y115 SB_BIG plane 10
00  // 89 x43y115 SB_BIG plane 11
00  // 90 x43y115 SB_BIG plane 11
00  // 91 x43y115 SB_DRIVE plane 12,11
00  // 92 x43y115 SB_BIG plane 12
00  // 93 x43y115 SB_BIG plane 12
A8  // 94 x44y116 SB_SML plane 1
02  // 95 x44y116 SB_SML plane 2,1
00  // 96 x44y116 SB_SML plane 2
00  // 97 x44y116 SB_SML plane 3
00  // 98 x44y116 SB_SML plane 4,3
00  // 99 x44y116 SB_SML plane 4
28  // 100 x44y116 SB_SML plane 5
02  // 101 x44y116 SB_SML plane 6,5
00  // 102 x44y116 SB_SML plane 6
00  // 103 x44y116 SB_SML plane 7
00  // 104 x44y116 SB_SML plane 8,7
00  // 105 x44y116 SB_SML plane 8
30  // 106 x44y116 SB_SML plane 9
FD // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x45y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BF6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3A // y_sel: 115
9E // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BFE
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x45y115 CPE[0]
00  //  1 x45y115 CPE[1]
00  //  2 x45y115 CPE[2]
00  //  3 x45y115 CPE[3]
00  //  4 x45y115 CPE[4]
00  //  5 x45y115 CPE[5]
00  //  6 x45y115 CPE[6]
00  //  7 x45y115 CPE[7]
00  //  8 x45y115 CPE[8]
00  //  9 x45y115 CPE[9]
00  // 10 x45y116 CPE[0]
00  // 11 x45y116 CPE[1]
00  // 12 x45y116 CPE[2]
00  // 13 x45y116 CPE[3]
00  // 14 x45y116 CPE[4]
00  // 15 x45y116 CPE[5]
00  // 16 x45y116 CPE[6]
00  // 17 x45y116 CPE[7]
00  // 18 x45y116 CPE[8]
00  // 19 x45y116 CPE[9]
00  // 20 x46y115 CPE[0]
00  // 21 x46y115 CPE[1]
00  // 22 x46y115 CPE[2]
00  // 23 x46y115 CPE[3]
00  // 24 x46y115 CPE[4]
00  // 25 x46y115 CPE[5]
00  // 26 x46y115 CPE[6]
00  // 27 x46y115 CPE[7]
00  // 28 x46y115 CPE[8]
00  // 29 x46y115 CPE[9]
00  // 30 x46y116 CPE[0]
00  // 31 x46y116 CPE[1]
00  // 32 x46y116 CPE[2]
00  // 33 x46y116 CPE[3]
00  // 34 x46y116 CPE[4]
00  // 35 x46y116 CPE[5]
00  // 36 x46y116 CPE[6]
00  // 37 x46y116 CPE[7]
00  // 38 x46y116 CPE[8]
00  // 39 x46y116 CPE[9]
00  // 40 x45y115 INMUX plane 2,1
08  // 41 x45y115 INMUX plane 4,3
00  // 42 x45y115 INMUX plane 6,5
00  // 43 x45y115 INMUX plane 8,7
00  // 44 x45y115 INMUX plane 10,9
00  // 45 x45y115 INMUX plane 12,11
00  // 46 x45y116 INMUX plane 2,1
00  // 47 x45y116 INMUX plane 4,3
00  // 48 x45y116 INMUX plane 6,5
00  // 49 x45y116 INMUX plane 8,7
01  // 50 x45y116 INMUX plane 10,9
00  // 51 x45y116 INMUX plane 12,11
00  // 52 x46y115 INMUX plane 2,1
00  // 53 x46y115 INMUX plane 4,3
00  // 54 x46y115 INMUX plane 6,5
00  // 55 x46y115 INMUX plane 8,7
00  // 56 x46y115 INMUX plane 10,9
00  // 57 x46y115 INMUX plane 12,11
00  // 58 x46y116 INMUX plane 2,1
00  // 59 x46y116 INMUX plane 4,3
00  // 60 x46y116 INMUX plane 6,5
00  // 61 x46y116 INMUX plane 8,7
01  // 62 x46y116 INMUX plane 10,9
E8 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C43     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C4B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3B // y_sel: 117
9E // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D47
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x27y117 CPE[0]
00  //  1 x27y117 CPE[1]
00  //  2 x27y117 CPE[2]
00  //  3 x27y117 CPE[3]
00  //  4 x27y117 CPE[4]
00  //  5 x27y117 CPE[5]
00  //  6 x27y117 CPE[6]
00  //  7 x27y117 CPE[7]
00  //  8 x27y117 CPE[8]
00  //  9 x27y117 CPE[9]
00  // 10 x27y118 CPE[0]
00  // 11 x27y118 CPE[1]
00  // 12 x27y118 CPE[2]
00  // 13 x27y118 CPE[3]
00  // 14 x27y118 CPE[4]
00  // 15 x27y118 CPE[5]
00  // 16 x27y118 CPE[6]
00  // 17 x27y118 CPE[7]
00  // 18 x27y118 CPE[8]
00  // 19 x27y118 CPE[9]
00  // 20 x28y117 CPE[0]
00  // 21 x28y117 CPE[1]
00  // 22 x28y117 CPE[2]
00  // 23 x28y117 CPE[3]
00  // 24 x28y117 CPE[4]
00  // 25 x28y117 CPE[5]
00  // 26 x28y117 CPE[6]
00  // 27 x28y117 CPE[7]
00  // 28 x28y117 CPE[8]
00  // 29 x28y117 CPE[9]
00  // 30 x28y118 CPE[0]
00  // 31 x28y118 CPE[1]
00  // 32 x28y118 CPE[2]
00  // 33 x28y118 CPE[3]
00  // 34 x28y118 CPE[4]
00  // 35 x28y118 CPE[5]
00  // 36 x28y118 CPE[6]
00  // 37 x28y118 CPE[7]
00  // 38 x28y118 CPE[8]
00  // 39 x28y118 CPE[9]
00  // 40 x27y117 INMUX plane 2,1
00  // 41 x27y117 INMUX plane 4,3
00  // 42 x27y117 INMUX plane 6,5
00  // 43 x27y117 INMUX plane 8,7
00  // 44 x27y117 INMUX plane 10,9
00  // 45 x27y117 INMUX plane 12,11
00  // 46 x27y118 INMUX plane 2,1
00  // 47 x27y118 INMUX plane 4,3
00  // 48 x27y118 INMUX plane 6,5
00  // 49 x27y118 INMUX plane 8,7
00  // 50 x27y118 INMUX plane 10,9
00  // 51 x27y118 INMUX plane 12,11
00  // 52 x28y117 INMUX plane 2,1
00  // 53 x28y117 INMUX plane 4,3
00  // 54 x28y117 INMUX plane 6,5
00  // 55 x28y117 INMUX plane 8,7
00  // 56 x28y117 INMUX plane 10,9
00  // 57 x28y117 INMUX plane 12,11
02  // 58 x28y118 INMUX plane 2,1
00  // 59 x28y118 INMUX plane 4,3
02  // 60 x28y118 INMUX plane 6,5
00  // 61 x28y118 INMUX plane 8,7
00  // 62 x28y118 INMUX plane 10,9
00  // 63 x28y118 INMUX plane 12,11
42  // 64 x28y118 SB_BIG plane 1
06  // 65 x28y118 SB_BIG plane 1
00  // 66 x28y118 SB_DRIVE plane 2,1
0B  // 67 x28y118 SB_BIG plane 2
20  // 68 x28y118 SB_BIG plane 2
00  // 69 x28y118 SB_BIG plane 3
00  // 70 x28y118 SB_BIG plane 3
00  // 71 x28y118 SB_DRIVE plane 4,3
00  // 72 x28y118 SB_BIG plane 4
00  // 73 x28y118 SB_BIG plane 4
02  // 74 x28y118 SB_BIG plane 5
18  // 75 x28y118 SB_BIG plane 5
00  // 76 x28y118 SB_DRIVE plane 6,5
00  // 77 x28y118 SB_BIG plane 6
00  // 78 x28y118 SB_BIG plane 6
00  // 79 x28y118 SB_BIG plane 7
00  // 80 x28y118 SB_BIG plane 7
00  // 81 x28y118 SB_DRIVE plane 8,7
00  // 82 x28y118 SB_BIG plane 8
00  // 83 x28y118 SB_BIG plane 8
00  // 84 x28y118 SB_BIG plane 9
00  // 85 x28y118 SB_BIG plane 9
00  // 86 x28y118 SB_DRIVE plane 10,9
42  // 87 x28y118 SB_BIG plane 10
06  // 88 x28y118 SB_BIG plane 10
6B // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x29y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DA6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3B // y_sel: 117
46 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DAE
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y117 CPE[0]
00  //  1 x29y117 CPE[1]
00  //  2 x29y117 CPE[2]
00  //  3 x29y117 CPE[3]
00  //  4 x29y117 CPE[4]
00  //  5 x29y117 CPE[5]
00  //  6 x29y117 CPE[6]
00  //  7 x29y117 CPE[7]
00  //  8 x29y117 CPE[8]
00  //  9 x29y117 CPE[9]
00  // 10 x29y118 CPE[0]  _a123  C_/C_0_1///    
00  // 11 x29y118 CPE[1]
00  // 12 x29y118 CPE[2]
00  // 13 x29y118 CPE[3]
00  // 14 x29y118 CPE[4]
00  // 15 x29y118 CPE[5]
00  // 16 x29y118 CPE[6]
00  // 17 x29y118 CPE[7]
00  // 18 x29y118 CPE[8]
00  // 19 x29y118 CPE[9]
00  // 20 x30y117 CPE[0]  _a181  C_///AND/D
00  // 21 x30y117 CPE[1]
00  // 22 x30y117 CPE[2]
00  // 23 x30y117 CPE[3]
00  // 24 x30y117 CPE[4]
00  // 25 x30y117 CPE[5]
00  // 26 x30y117 CPE[6]
00  // 27 x30y117 CPE[7]
00  // 28 x30y117 CPE[8]
00  // 29 x30y117 CPE[9]
00  // 30 x30y118 CPE[0]  _a77  C_AND/D///    _a342  C_////Bridge
00  // 31 x30y118 CPE[1]
00  // 32 x30y118 CPE[2]
00  // 33 x30y118 CPE[3]
00  // 34 x30y118 CPE[4]
00  // 35 x30y118 CPE[5]
00  // 36 x30y118 CPE[6]
00  // 37 x30y118 CPE[7]
00  // 38 x30y118 CPE[8]
00  // 39 x30y118 CPE[9]
00  // 40 x29y117 INMUX plane 2,1
00  // 41 x29y117 INMUX plane 4,3
00  // 42 x29y117 INMUX plane 6,5
04  // 43 x29y117 INMUX plane 8,7
00  // 44 x29y117 INMUX plane 10,9
00  // 45 x29y117 INMUX plane 12,11
08  // 46 x29y118 INMUX plane 2,1
00  // 47 x29y118 INMUX plane 4,3
00  // 48 x29y118 INMUX plane 6,5
00  // 49 x29y118 INMUX plane 8,7
00  // 50 x29y118 INMUX plane 10,9
00  // 51 x29y118 INMUX plane 12,11
09  // 52 x30y117 INMUX plane 2,1
38  // 53 x30y117 INMUX plane 4,3
00  // 54 x30y117 INMUX plane 6,5
00  // 55 x30y117 INMUX plane 8,7
03  // 56 x30y117 INMUX plane 10,9
D5  // 57 x30y117 INMUX plane 12,11
0D  // 58 x30y118 INMUX plane 2,1
00  // 59 x30y118 INMUX plane 4,3
05  // 60 x30y118 INMUX plane 6,5
04  // 61 x30y118 INMUX plane 8,7
03  // 62 x30y118 INMUX plane 10,9
05  // 63 x30y118 INMUX plane 12,11
0B  // 64 x29y117 SB_BIG plane 1
30  // 65 x29y117 SB_BIG plane 1
01  // 66 x29y117 SB_DRIVE plane 2,1
8B  // 67 x29y117 SB_BIG plane 2
34  // 68 x29y117 SB_BIG plane 2
11  // 69 x29y117 SB_BIG plane 3
26  // 70 x29y117 SB_BIG plane 3
00  // 71 x29y117 SB_DRIVE plane 4,3
41  // 72 x29y117 SB_BIG plane 4
02  // 73 x29y117 SB_BIG plane 4
00  // 74 x29y117 SB_BIG plane 5
30  // 75 x29y117 SB_BIG plane 5
00  // 76 x29y117 SB_DRIVE plane 6,5
48  // 77 x29y117 SB_BIG plane 6
12  // 78 x29y117 SB_BIG plane 6
48  // 79 x29y117 SB_BIG plane 7
12  // 80 x29y117 SB_BIG plane 7
00  // 81 x29y117 SB_DRIVE plane 8,7
41  // 82 x29y117 SB_BIG plane 8
22  // 83 x29y117 SB_BIG plane 8
00  // 84 x29y117 SB_BIG plane 9
00  // 85 x29y117 SB_BIG plane 9
00  // 86 x29y117 SB_DRIVE plane 10,9
00  // 87 x29y117 SB_BIG plane 10
00  // 88 x29y117 SB_BIG plane 10
00  // 89 x29y117 SB_BIG plane 11
00  // 90 x29y117 SB_BIG plane 11
00  // 91 x29y117 SB_DRIVE plane 12,11
00  // 92 x29y117 SB_BIG plane 12
00  // 93 x29y117 SB_BIG plane 12
00  // 94 x30y118 SB_SML plane 1
81  // 95 x30y118 SB_SML plane 2,1
2A  // 96 x30y118 SB_SML plane 2
4E  // 97 x30y118 SB_SML plane 3
85  // 98 x30y118 SB_SML plane 4,3
2A  // 99 x30y118 SB_SML plane 4
00  // 100 x30y118 SB_SML plane 5
81  // 101 x30y118 SB_SML plane 6,5
2A  // 102 x30y118 SB_SML plane 6
A8  // 103 x30y118 SB_SML plane 7
B2  // 104 x30y118 SB_SML plane 8,7
46  // 105 x30y118 SB_SML plane 8
00  // 106 x30y118 SB_SML plane 9
04  // 107 x30y118 SB_SML plane 10,9
AE // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x31y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3B // y_sel: 117
1F // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E28
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y117 CPE[0]  net1 = net2: _a8  C_AND/D//AND/D
00  //  1 x31y117 CPE[1]
00  //  2 x31y117 CPE[2]
00  //  3 x31y117 CPE[3]
00  //  4 x31y117 CPE[4]
00  //  5 x31y117 CPE[5]
00  //  6 x31y117 CPE[6]
00  //  7 x31y117 CPE[7]
00  //  8 x31y117 CPE[8]
00  //  9 x31y117 CPE[9]
00  // 10 x31y118 CPE[0]  _a343  C_////Bridge
00  // 11 x31y118 CPE[1]
00  // 12 x31y118 CPE[2]
00  // 13 x31y118 CPE[3]
00  // 14 x31y118 CPE[4]
00  // 15 x31y118 CPE[5]
00  // 16 x31y118 CPE[6]
00  // 17 x31y118 CPE[7]
00  // 18 x31y118 CPE[8]
00  // 19 x31y118 CPE[9]
00  // 20 x32y117 CPE[0]  _a92  C_///AND/
00  // 21 x32y117 CPE[1]
00  // 22 x32y117 CPE[2]
00  // 23 x32y117 CPE[3]
00  // 24 x32y117 CPE[4]
00  // 25 x32y117 CPE[5]
00  // 26 x32y117 CPE[6]
00  // 27 x32y117 CPE[7]
00  // 28 x32y117 CPE[8]
00  // 29 x32y117 CPE[9]
00  // 30 x32y118 CPE[0]  _a116  C_/C_0_1///    _a302  C_////Bridge
00  // 31 x32y118 CPE[1]
00  // 32 x32y118 CPE[2]
00  // 33 x32y118 CPE[3]
00  // 34 x32y118 CPE[4]
00  // 35 x32y118 CPE[5]
00  // 36 x32y118 CPE[6]
00  // 37 x32y118 CPE[7]
00  // 38 x32y118 CPE[8]
00  // 39 x32y118 CPE[9]
05  // 40 x31y117 INMUX plane 2,1
30  // 41 x31y117 INMUX plane 4,3
04  // 42 x31y117 INMUX plane 6,5
28  // 43 x31y117 INMUX plane 8,7
03  // 44 x31y117 INMUX plane 10,9
01  // 45 x31y117 INMUX plane 12,11
00  // 46 x31y118 INMUX plane 2,1
12  // 47 x31y118 INMUX plane 4,3
00  // 48 x31y118 INMUX plane 6,5
20  // 49 x31y118 INMUX plane 8,7
00  // 50 x31y118 INMUX plane 10,9
01  // 51 x31y118 INMUX plane 12,11
34  // 52 x32y117 INMUX plane 2,1
23  // 53 x32y117 INMUX plane 4,3
20  // 54 x32y117 INMUX plane 6,5
40  // 55 x32y117 INMUX plane 8,7
00  // 56 x32y117 INMUX plane 10,9
C0  // 57 x32y117 INMUX plane 12,11
25  // 58 x32y118 INMUX plane 2,1
11  // 59 x32y118 INMUX plane 4,3
00  // 60 x32y118 INMUX plane 6,5
40  // 61 x32y118 INMUX plane 8,7
00  // 62 x32y118 INMUX plane 10,9
40  // 63 x32y118 INMUX plane 12,11
48  // 64 x32y118 SB_BIG plane 1
10  // 65 x32y118 SB_BIG plane 1
40  // 66 x32y118 SB_DRIVE plane 2,1
41  // 67 x32y118 SB_BIG plane 2
12  // 68 x32y118 SB_BIG plane 2
51  // 69 x32y118 SB_BIG plane 3
32  // 70 x32y118 SB_BIG plane 3
00  // 71 x32y118 SB_DRIVE plane 4,3
48  // 72 x32y118 SB_BIG plane 4
16  // 73 x32y118 SB_BIG plane 4
48  // 74 x32y118 SB_BIG plane 5
10  // 75 x32y118 SB_BIG plane 5
00  // 76 x32y118 SB_DRIVE plane 6,5
48  // 77 x32y118 SB_BIG plane 6
12  // 78 x32y118 SB_BIG plane 6
08  // 79 x32y118 SB_BIG plane 7
12  // 80 x32y118 SB_BIG plane 7
00  // 81 x32y118 SB_DRIVE plane 8,7
8A  // 82 x32y118 SB_BIG plane 8
44  // 83 x32y118 SB_BIG plane 8
48  // 84 x32y118 SB_BIG plane 9
32  // 85 x32y118 SB_BIG plane 9
00  // 86 x32y118 SB_DRIVE plane 10,9
48  // 87 x32y118 SB_BIG plane 10
10  // 88 x32y118 SB_BIG plane 10
48  // 89 x32y118 SB_BIG plane 11
12  // 90 x32y118 SB_BIG plane 11
00  // 91 x32y118 SB_DRIVE plane 12,11
48  // 92 x32y118 SB_BIG plane 12
22  // 93 x32y118 SB_BIG plane 12
A1  // 94 x31y117 SB_SML plane 1
84  // 95 x31y117 SB_SML plane 2,1
2A  // 96 x31y117 SB_SML plane 2
B2  // 97 x31y117 SB_SML plane 3
85  // 98 x31y117 SB_SML plane 4,3
2A  // 99 x31y117 SB_SML plane 4
D2  // 100 x31y117 SB_SML plane 5
83  // 101 x31y117 SB_SML plane 6,5
2A  // 102 x31y117 SB_SML plane 6
A8  // 103 x31y117 SB_SML plane 7
A2  // 104 x31y117 SB_SML plane 8,7
35  // 105 x31y117 SB_SML plane 8
A8  // 106 x31y117 SB_SML plane 9
82  // 107 x31y117 SB_SML plane 10,9
4A  // 108 x31y117 SB_SML plane 10
C8  // 109 x31y117 SB_SML plane 11
82  // 110 x31y117 SB_SML plane 12,11
30  // 111 x31y117 SB_SML plane 12
70 // -- CRC low byte
4F // -- CRC high byte


// Config Latches on x33y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3B // y_sel: 117
C7 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7EA6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y117 CPE[0]  _a57  C_ORAND////    _a262  C_///AND/
00  //  1 x33y117 CPE[1]
00  //  2 x33y117 CPE[2]
00  //  3 x33y117 CPE[3]
00  //  4 x33y117 CPE[4]
00  //  5 x33y117 CPE[5]
00  //  6 x33y117 CPE[6]
00  //  7 x33y117 CPE[7]
00  //  8 x33y117 CPE[8]
00  //  9 x33y117 CPE[9]
00  // 10 x33y118 CPE[0]  _a179  C_AND/D///    _a301  C_////Bridge
00  // 11 x33y118 CPE[1]
00  // 12 x33y118 CPE[2]
00  // 13 x33y118 CPE[3]
00  // 14 x33y118 CPE[4]
00  // 15 x33y118 CPE[5]
00  // 16 x33y118 CPE[6]
00  // 17 x33y118 CPE[7]
00  // 18 x33y118 CPE[8]
00  // 19 x33y118 CPE[9]
00  // 20 x34y117 CPE[0]  net1 = net2: _a129  C_ADDF2/D//ADDF2/
00  // 21 x34y117 CPE[1]
00  // 22 x34y117 CPE[2]
00  // 23 x34y117 CPE[3]
00  // 24 x34y117 CPE[4]
00  // 25 x34y117 CPE[5]
00  // 26 x34y117 CPE[6]
00  // 27 x34y117 CPE[7]
00  // 28 x34y117 CPE[8]
00  // 29 x34y117 CPE[9]
00  // 30 x34y118 CPE[0]  net1 = net2: _a131  C_ADDF2/D//ADDF2/
00  // 31 x34y118 CPE[1]
00  // 32 x34y118 CPE[2]
00  // 33 x34y118 CPE[3]
00  // 34 x34y118 CPE[4]
00  // 35 x34y118 CPE[5]
00  // 36 x34y118 CPE[6]
00  // 37 x34y118 CPE[7]
00  // 38 x34y118 CPE[8]
00  // 39 x34y118 CPE[9]
29  // 40 x33y117 INMUX plane 2,1
2F  // 41 x33y117 INMUX plane 4,3
07  // 42 x33y117 INMUX plane 6,5
3A  // 43 x33y117 INMUX plane 8,7
01  // 44 x33y117 INMUX plane 10,9
2B  // 45 x33y117 INMUX plane 12,11
0A  // 46 x33y118 INMUX plane 2,1
21  // 47 x33y118 INMUX plane 4,3
03  // 48 x33y118 INMUX plane 6,5
1A  // 49 x33y118 INMUX plane 8,7
0B  // 50 x33y118 INMUX plane 10,9
05  // 51 x33y118 INMUX plane 12,11
01  // 52 x34y117 INMUX plane 2,1
08  // 53 x34y117 INMUX plane 4,3
00  // 54 x34y117 INMUX plane 6,5
00  // 55 x34y117 INMUX plane 8,7
10  // 56 x34y117 INMUX plane 10,9
C5  // 57 x34y117 INMUX plane 12,11
00  // 58 x34y118 INMUX plane 2,1
18  // 59 x34y118 INMUX plane 4,3
00  // 60 x34y118 INMUX plane 6,5
40  // 61 x34y118 INMUX plane 8,7
03  // 62 x34y118 INMUX plane 10,9
2D  // 63 x34y118 INMUX plane 12,11
50  // 64 x33y117 SB_BIG plane 1
36  // 65 x33y117 SB_BIG plane 1
00  // 66 x33y117 SB_DRIVE plane 2,1
41  // 67 x33y117 SB_BIG plane 2
12  // 68 x33y117 SB_BIG plane 2
48  // 69 x33y117 SB_BIG plane 3
22  // 70 x33y117 SB_BIG plane 3
00  // 71 x33y117 SB_DRIVE plane 4,3
9B  // 72 x33y117 SB_BIG plane 4
24  // 73 x33y117 SB_BIG plane 4
08  // 74 x33y117 SB_BIG plane 5
02  // 75 x33y117 SB_BIG plane 5
00  // 76 x33y117 SB_DRIVE plane 6,5
08  // 77 x33y117 SB_BIG plane 6
12  // 78 x33y117 SB_BIG plane 6
41  // 79 x33y117 SB_BIG plane 7
12  // 80 x33y117 SB_BIG plane 7
00  // 81 x33y117 SB_DRIVE plane 8,7
52  // 82 x33y117 SB_BIG plane 8
16  // 83 x33y117 SB_BIG plane 8
0B  // 84 x33y117 SB_BIG plane 9
54  // 85 x33y117 SB_BIG plane 9
00  // 86 x33y117 SB_DRIVE plane 10,9
88  // 87 x33y117 SB_BIG plane 10
12  // 88 x33y117 SB_BIG plane 10
48  // 89 x33y117 SB_BIG plane 11
12  // 90 x33y117 SB_BIG plane 11
00  // 91 x33y117 SB_DRIVE plane 12,11
48  // 92 x33y117 SB_BIG plane 12
10  // 93 x33y117 SB_BIG plane 12
28  // 94 x34y118 SB_SML plane 1
C3  // 95 x34y118 SB_SML plane 2,1
04  // 96 x34y118 SB_SML plane 2
A8  // 97 x34y118 SB_SML plane 3
62  // 98 x34y118 SB_SML plane 4,3
0D  // 99 x34y118 SB_SML plane 4
A8  // 100 x34y118 SB_SML plane 5
82  // 101 x34y118 SB_SML plane 6,5
2A  // 102 x34y118 SB_SML plane 6
28  // 103 x34y118 SB_SML plane 7
96  // 104 x34y118 SB_SML plane 8,7
44  // 105 x34y118 SB_SML plane 8
2E  // 106 x34y118 SB_SML plane 9
13  // 107 x34y118 SB_SML plane 10,9
0A  // 108 x34y118 SB_SML plane 10
A8  // 109 x34y118 SB_SML plane 11
B2  // 110 x34y118 SB_SML plane 12,11
74  // 111 x34y118 SB_SML plane 12
B7 // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x35y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F1C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3B // y_sel: 117
AF // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F24
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y117 CPE[0]  _a183  C_AND/D///    _a331  C_////Bridge
00  //  1 x35y117 CPE[1]
00  //  2 x35y117 CPE[2]
00  //  3 x35y117 CPE[3]
00  //  4 x35y117 CPE[4]
00  //  5 x35y117 CPE[5]
00  //  6 x35y117 CPE[6]
00  //  7 x35y117 CPE[7]
00  //  8 x35y117 CPE[8]
00  //  9 x35y117 CPE[9]
00  // 10 x35y118 CPE[0]  _a104  C_ANDXOR////    _a37  C_///AND/
00  // 11 x35y118 CPE[1]
00  // 12 x35y118 CPE[2]
00  // 13 x35y118 CPE[3]
00  // 14 x35y118 CPE[4]
00  // 15 x35y118 CPE[5]
00  // 16 x35y118 CPE[6]
00  // 17 x35y118 CPE[7]
00  // 18 x35y118 CPE[8]
00  // 19 x35y118 CPE[9]
00  // 20 x36y117 CPE[0]  _a79  C_///ORAND/
00  // 21 x36y117 CPE[1]
00  // 22 x36y117 CPE[2]
00  // 23 x36y117 CPE[3]
00  // 24 x36y117 CPE[4]
00  // 25 x36y117 CPE[5]
00  // 26 x36y117 CPE[6]
00  // 27 x36y117 CPE[7]
00  // 28 x36y117 CPE[8]
00  // 29 x36y117 CPE[9]
00  // 30 x36y118 CPE[0]  _a256  C_AND////    _a33  C_///ORAND/D
00  // 31 x36y118 CPE[1]
00  // 32 x36y118 CPE[2]
00  // 33 x36y118 CPE[3]
00  // 34 x36y118 CPE[4]
00  // 35 x36y118 CPE[5]
00  // 36 x36y118 CPE[6]
00  // 37 x36y118 CPE[7]
00  // 38 x36y118 CPE[8]
00  // 39 x36y118 CPE[9]
09  // 40 x35y117 INMUX plane 2,1
04  // 41 x35y117 INMUX plane 4,3
02  // 42 x35y117 INMUX plane 6,5
2E  // 43 x35y117 INMUX plane 8,7
00  // 44 x35y117 INMUX plane 10,9
0D  // 45 x35y117 INMUX plane 12,11
13  // 46 x35y118 INMUX plane 2,1
18  // 47 x35y118 INMUX plane 4,3
3E  // 48 x35y118 INMUX plane 6,5
38  // 49 x35y118 INMUX plane 8,7
29  // 50 x35y118 INMUX plane 10,9
29  // 51 x35y118 INMUX plane 12,11
06  // 52 x36y117 INMUX plane 2,1
1F  // 53 x36y117 INMUX plane 4,3
05  // 54 x36y117 INMUX plane 6,5
69  // 55 x36y117 INMUX plane 8,7
00  // 56 x36y117 INMUX plane 10,9
C2  // 57 x36y117 INMUX plane 12,11
35  // 58 x36y118 INMUX plane 2,1
09  // 59 x36y118 INMUX plane 4,3
1D  // 60 x36y118 INMUX plane 6,5
42  // 61 x36y118 INMUX plane 8,7
28  // 62 x36y118 INMUX plane 10,9
85  // 63 x36y118 INMUX plane 12,11
56  // 64 x36y118 SB_BIG plane 1
20  // 65 x36y118 SB_BIG plane 1
00  // 66 x36y118 SB_DRIVE plane 2,1
51  // 67 x36y118 SB_BIG plane 2
18  // 68 x36y118 SB_BIG plane 2
C9  // 69 x36y118 SB_BIG plane 3
44  // 70 x36y118 SB_BIG plane 3
00  // 71 x36y118 SB_DRIVE plane 4,3
C4  // 72 x36y118 SB_BIG plane 4
22  // 73 x36y118 SB_BIG plane 4
08  // 74 x36y118 SB_BIG plane 5
10  // 75 x36y118 SB_BIG plane 5
04  // 76 x36y118 SB_DRIVE plane 6,5
08  // 77 x36y118 SB_BIG plane 6
22  // 78 x36y118 SB_BIG plane 6
48  // 79 x36y118 SB_BIG plane 7
12  // 80 x36y118 SB_BIG plane 7
00  // 81 x36y118 SB_DRIVE plane 8,7
48  // 82 x36y118 SB_BIG plane 8
12  // 83 x36y118 SB_BIG plane 8
48  // 84 x36y118 SB_BIG plane 9
12  // 85 x36y118 SB_BIG plane 9
00  // 86 x36y118 SB_DRIVE plane 10,9
10  // 87 x36y118 SB_BIG plane 10
24  // 88 x36y118 SB_BIG plane 10
48  // 89 x36y118 SB_BIG plane 11
12  // 90 x36y118 SB_BIG plane 11
00  // 91 x36y118 SB_DRIVE plane 12,11
48  // 92 x36y118 SB_BIG plane 12
12  // 93 x36y118 SB_BIG plane 12
E2  // 94 x35y117 SB_SML plane 1
81  // 95 x35y117 SB_SML plane 2,1
2A  // 96 x35y117 SB_SML plane 2
A1  // 97 x35y117 SB_SML plane 3
83  // 98 x35y117 SB_SML plane 4,3
0A  // 99 x35y117 SB_SML plane 4
A8  // 100 x35y117 SB_SML plane 5
85  // 101 x35y117 SB_SML plane 6,5
2A  // 102 x35y117 SB_SML plane 6
69  // 103 x35y117 SB_SML plane 7
25  // 104 x35y117 SB_SML plane 8,7
3D  // 105 x35y117 SB_SML plane 8
A8  // 106 x35y117 SB_SML plane 9
84  // 107 x35y117 SB_SML plane 10,9
1A  // 108 x35y117 SB_SML plane 10
C8  // 109 x35y117 SB_SML plane 11
B2  // 110 x35y117 SB_SML plane 12,11
70  // 111 x35y117 SB_SML plane 12
F5 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x37y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F9A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3B // y_sel: 117
77 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7FA2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y117 CPE[0]  _a28  C_AND/D///    _a93  C_///ORAND/
00  //  1 x37y117 CPE[1]
00  //  2 x37y117 CPE[2]
00  //  3 x37y117 CPE[3]
00  //  4 x37y117 CPE[4]
00  //  5 x37y117 CPE[5]
00  //  6 x37y117 CPE[6]
00  //  7 x37y117 CPE[7]
00  //  8 x37y117 CPE[8]
00  //  9 x37y117 CPE[9]
00  // 10 x37y118 CPE[0]  net1 = net2: _a32  C_AND/D//AND/D
00  // 11 x37y118 CPE[1]
00  // 12 x37y118 CPE[2]
00  // 13 x37y118 CPE[3]
00  // 14 x37y118 CPE[4]
00  // 15 x37y118 CPE[5]
00  // 16 x37y118 CPE[6]
00  // 17 x37y118 CPE[7]
00  // 18 x37y118 CPE[8]
00  // 19 x37y118 CPE[9]
00  // 20 x38y117 CPE[0]  _a49  C_ORAND////    
00  // 21 x38y117 CPE[1]
00  // 22 x38y117 CPE[2]
00  // 23 x38y117 CPE[3]
00  // 24 x38y117 CPE[4]
00  // 25 x38y117 CPE[5]
00  // 26 x38y117 CPE[6]
00  // 27 x38y117 CPE[7]
00  // 28 x38y117 CPE[8]
00  // 29 x38y117 CPE[9]
00  // 30 x38y118 CPE[0]  _a29  C_///OR/D
00  // 31 x38y118 CPE[1]
00  // 32 x38y118 CPE[2]
00  // 33 x38y118 CPE[3]
00  // 34 x38y118 CPE[4]
00  // 35 x38y118 CPE[5]
00  // 36 x38y118 CPE[6]
00  // 37 x38y118 CPE[7]
00  // 38 x38y118 CPE[8]
00  // 39 x38y118 CPE[9]
15  // 40 x37y117 INMUX plane 2,1
0C  // 41 x37y117 INMUX plane 4,3
2E  // 42 x37y117 INMUX plane 6,5
01  // 43 x37y117 INMUX plane 8,7
23  // 44 x37y117 INMUX plane 10,9
0D  // 45 x37y117 INMUX plane 12,11
16  // 46 x37y118 INMUX plane 2,1
10  // 47 x37y118 INMUX plane 4,3
1D  // 48 x37y118 INMUX plane 6,5
0E  // 49 x37y118 INMUX plane 8,7
0B  // 50 x37y118 INMUX plane 10,9
25  // 51 x37y118 INMUX plane 12,11
0E  // 52 x38y117 INMUX plane 2,1
27  // 53 x38y117 INMUX plane 4,3
8B  // 54 x38y117 INMUX plane 6,5
CB  // 55 x38y117 INMUX plane 8,7
88  // 56 x38y117 INMUX plane 10,9
DC  // 57 x38y117 INMUX plane 12,11
2D  // 58 x38y118 INMUX plane 2,1
0A  // 59 x38y118 INMUX plane 4,3
98  // 60 x38y118 INMUX plane 6,5
00  // 61 x38y118 INMUX plane 8,7
A3  // 62 x38y118 INMUX plane 10,9
C5  // 63 x38y118 INMUX plane 12,11
A2  // 64 x37y117 SB_BIG plane 1
12  // 65 x37y117 SB_BIG plane 1
00  // 66 x37y117 SB_DRIVE plane 2,1
41  // 67 x37y117 SB_BIG plane 2
02  // 68 x37y117 SB_BIG plane 2
8E  // 69 x37y117 SB_BIG plane 3
28  // 70 x37y117 SB_BIG plane 3
00  // 71 x37y117 SB_DRIVE plane 4,3
53  // 72 x37y117 SB_BIG plane 4
24  // 73 x37y117 SB_BIG plane 4
41  // 74 x37y117 SB_BIG plane 5
00  // 75 x37y117 SB_BIG plane 5
00  // 76 x37y117 SB_DRIVE plane 6,5
80  // 77 x37y117 SB_BIG plane 6
48  // 78 x37y117 SB_BIG plane 6
83  // 79 x37y117 SB_BIG plane 7
42  // 80 x37y117 SB_BIG plane 7
00  // 81 x37y117 SB_DRIVE plane 8,7
C0  // 82 x37y117 SB_BIG plane 8
00  // 83 x37y117 SB_BIG plane 8
48  // 84 x37y117 SB_BIG plane 9
12  // 85 x37y117 SB_BIG plane 9
00  // 86 x37y117 SB_DRIVE plane 10,9
C9  // 87 x37y117 SB_BIG plane 10
46  // 88 x37y117 SB_BIG plane 10
48  // 89 x37y117 SB_BIG plane 11
24  // 90 x37y117 SB_BIG plane 11
80  // 91 x37y117 SB_DRIVE plane 12,11
48  // 92 x37y117 SB_BIG plane 12
02  // 93 x37y117 SB_BIG plane 12
00  // 94 x38y118 SB_SML plane 1
01  // 95 x38y118 SB_SML plane 2,1
00  // 96 x38y118 SB_SML plane 2
92  // 97 x38y118 SB_SML plane 3
10  // 98 x38y118 SB_SML plane 4,3
4B  // 99 x38y118 SB_SML plane 4
A8  // 100 x38y118 SB_SML plane 5
64  // 101 x38y118 SB_SML plane 6,5
34  // 102 x38y118 SB_SML plane 6
D4  // 103 x38y118 SB_SML plane 7
86  // 104 x38y118 SB_SML plane 8,7
2A  // 105 x38y118 SB_SML plane 8
A8  // 106 x38y118 SB_SML plane 9
12  // 107 x38y118 SB_SML plane 10,9
6A  // 108 x38y118 SB_SML plane 10
A8  // 109 x38y118 SB_SML plane 11
82  // 110 x38y118 SB_SML plane 12,11
4A  // 111 x38y118 SB_SML plane 12
10 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x39y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8018     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3B // y_sel: 117
7F // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8020
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y117 CPE[0]  _a286  C_AND////    _a305  C_////Bridge
00  //  1 x39y117 CPE[1]
00  //  2 x39y117 CPE[2]
00  //  3 x39y117 CPE[3]
00  //  4 x39y117 CPE[4]
00  //  5 x39y117 CPE[5]
00  //  6 x39y117 CPE[6]
00  //  7 x39y117 CPE[7]
00  //  8 x39y117 CPE[8]
00  //  9 x39y117 CPE[9]
00  // 10 x39y118 CPE[0]  _a58  C_ORAND////    _a46  C_///AND/
00  // 11 x39y118 CPE[1]
00  // 12 x39y118 CPE[2]
00  // 13 x39y118 CPE[3]
00  // 14 x39y118 CPE[4]
00  // 15 x39y118 CPE[5]
00  // 16 x39y118 CPE[6]
00  // 17 x39y118 CPE[7]
00  // 18 x39y118 CPE[8]
00  // 19 x39y118 CPE[9]
00  // 20 x40y117 CPE[0]  _a107  C_MX4a////    _a328  C_////Bridge
00  // 21 x40y117 CPE[1]
00  // 22 x40y117 CPE[2]
00  // 23 x40y117 CPE[3]
00  // 24 x40y117 CPE[4]
00  // 25 x40y117 CPE[5]
00  // 26 x40y117 CPE[6]
00  // 27 x40y117 CPE[7]
00  // 28 x40y117 CPE[8]
00  // 29 x40y117 CPE[9]
00  // 30 x40y118 CPE[0]  _a40  C_///ORAND/
00  // 31 x40y118 CPE[1]
00  // 32 x40y118 CPE[2]
00  // 33 x40y118 CPE[3]
00  // 34 x40y118 CPE[4]
00  // 35 x40y118 CPE[5]
00  // 36 x40y118 CPE[6]
00  // 37 x40y118 CPE[7]
00  // 38 x40y118 CPE[8]
00  // 39 x40y118 CPE[9]
08  // 40 x39y117 INMUX plane 2,1
20  // 41 x39y117 INMUX plane 4,3
28  // 42 x39y117 INMUX plane 6,5
05  // 43 x39y117 INMUX plane 8,7
10  // 44 x39y117 INMUX plane 10,9
01  // 45 x39y117 INMUX plane 12,11
0F  // 46 x39y118 INMUX plane 2,1
29  // 47 x39y118 INMUX plane 4,3
0C  // 48 x39y118 INMUX plane 6,5
3B  // 49 x39y118 INMUX plane 8,7
15  // 50 x39y118 INMUX plane 10,9
20  // 51 x39y118 INMUX plane 12,11
12  // 52 x40y117 INMUX plane 2,1
29  // 53 x40y117 INMUX plane 4,3
00  // 54 x40y117 INMUX plane 6,5
42  // 55 x40y117 INMUX plane 8,7
00  // 56 x40y117 INMUX plane 10,9
C4  // 57 x40y117 INMUX plane 12,11
0C  // 58 x40y118 INMUX plane 2,1
23  // 59 x40y118 INMUX plane 4,3
08  // 60 x40y118 INMUX plane 6,5
C1  // 61 x40y118 INMUX plane 8,7
88  // 62 x40y118 INMUX plane 10,9
C4  // 63 x40y118 INMUX plane 12,11
48  // 64 x40y118 SB_BIG plane 1
12  // 65 x40y118 SB_BIG plane 1
00  // 66 x40y118 SB_DRIVE plane 2,1
59  // 67 x40y118 SB_BIG plane 2
12  // 68 x40y118 SB_BIG plane 2
D9  // 69 x40y118 SB_BIG plane 3
02  // 70 x40y118 SB_BIG plane 3
00  // 71 x40y118 SB_DRIVE plane 4,3
48  // 72 x40y118 SB_BIG plane 4
12  // 73 x40y118 SB_BIG plane 4
48  // 74 x40y118 SB_BIG plane 5
02  // 75 x40y118 SB_BIG plane 5
00  // 76 x40y118 SB_DRIVE plane 6,5
12  // 77 x40y118 SB_BIG plane 6
22  // 78 x40y118 SB_BIG plane 6
48  // 79 x40y118 SB_BIG plane 7
12  // 80 x40y118 SB_BIG plane 7
00  // 81 x40y118 SB_DRIVE plane 8,7
48  // 82 x40y118 SB_BIG plane 8
12  // 83 x40y118 SB_BIG plane 8
8B  // 84 x40y118 SB_BIG plane 9
54  // 85 x40y118 SB_BIG plane 9
00  // 86 x40y118 SB_DRIVE plane 10,9
90  // 87 x40y118 SB_BIG plane 10
44  // 88 x40y118 SB_BIG plane 10
11  // 89 x40y118 SB_BIG plane 11
24  // 90 x40y118 SB_BIG plane 11
00  // 91 x40y118 SB_DRIVE plane 12,11
48  // 92 x40y118 SB_BIG plane 12
12  // 93 x40y118 SB_BIG plane 12
48  // 94 x39y117 SB_SML plane 1
B2  // 95 x39y117 SB_SML plane 2,1
6D  // 96 x39y117 SB_SML plane 2
39  // 97 x39y117 SB_SML plane 3
82  // 98 x39y117 SB_SML plane 4,3
2A  // 99 x39y117 SB_SML plane 4
31  // 100 x39y117 SB_SML plane 5
B2  // 101 x39y117 SB_SML plane 6,5
1D  // 102 x39y117 SB_SML plane 6
FA  // 103 x39y117 SB_SML plane 7
32  // 104 x39y117 SB_SML plane 8,7
21  // 105 x39y117 SB_SML plane 8
A8  // 106 x39y117 SB_SML plane 9
82  // 107 x39y117 SB_SML plane 10,9
24  // 108 x39y117 SB_SML plane 10
D3  // 109 x39y117 SB_SML plane 11
86  // 110 x39y117 SB_SML plane 12,11
2A  // 111 x39y117 SB_SML plane 12
BC // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x41y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8096     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3B // y_sel: 117
A7 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 809E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y117 CPE[0]
00  //  1 x41y117 CPE[1]
00  //  2 x41y117 CPE[2]
00  //  3 x41y117 CPE[3]
00  //  4 x41y117 CPE[4]
00  //  5 x41y117 CPE[5]
00  //  6 x41y117 CPE[6]
00  //  7 x41y117 CPE[7]
00  //  8 x41y117 CPE[8]
00  //  9 x41y117 CPE[9]
00  // 10 x41y118 CPE[0]  _a67  C_AND////    _a23  C_///ORAND/D
00  // 11 x41y118 CPE[1]
00  // 12 x41y118 CPE[2]
00  // 13 x41y118 CPE[3]
00  // 14 x41y118 CPE[4]
00  // 15 x41y118 CPE[5]
00  // 16 x41y118 CPE[6]
00  // 17 x41y118 CPE[7]
00  // 18 x41y118 CPE[8]
00  // 19 x41y118 CPE[9]
00  // 20 x42y117 CPE[0]  _a16  C_MX2b////    _a317  C_////Bridge
00  // 21 x42y117 CPE[1]
00  // 22 x42y117 CPE[2]
00  // 23 x42y117 CPE[3]
00  // 24 x42y117 CPE[4]
00  // 25 x42y117 CPE[5]
00  // 26 x42y117 CPE[6]
00  // 27 x42y117 CPE[7]
00  // 28 x42y117 CPE[8]
00  // 29 x42y117 CPE[9]
00  // 30 x42y118 CPE[0]  _a108  C_AND////    
00  // 31 x42y118 CPE[1]
00  // 32 x42y118 CPE[2]
00  // 33 x42y118 CPE[3]
00  // 34 x42y118 CPE[4]
00  // 35 x42y118 CPE[5]
00  // 36 x42y118 CPE[6]
00  // 37 x42y118 CPE[7]
00  // 38 x42y118 CPE[8]
00  // 39 x42y118 CPE[9]
00  // 40 x41y117 INMUX plane 2,1
0C  // 41 x41y117 INMUX plane 4,3
09  // 42 x41y117 INMUX plane 6,5
20  // 43 x41y117 INMUX plane 8,7
10  // 44 x41y117 INMUX plane 10,9
05  // 45 x41y117 INMUX plane 12,11
04  // 46 x41y118 INMUX plane 2,1
18  // 47 x41y118 INMUX plane 4,3
01  // 48 x41y118 INMUX plane 6,5
3A  // 49 x41y118 INMUX plane 8,7
28  // 50 x41y118 INMUX plane 10,9
2C  // 51 x41y118 INMUX plane 12,11
29  // 52 x42y117 INMUX plane 2,1
31  // 53 x42y117 INMUX plane 4,3
1E  // 54 x42y117 INMUX plane 6,5
6A  // 55 x42y117 INMUX plane 8,7
00  // 56 x42y117 INMUX plane 10,9
01  // 57 x42y117 INMUX plane 12,11
1F  // 58 x42y118 INMUX plane 2,1
24  // 59 x42y118 INMUX plane 4,3
24  // 60 x42y118 INMUX plane 6,5
E4  // 61 x42y118 INMUX plane 8,7
0D  // 62 x42y118 INMUX plane 10,9
09  // 63 x42y118 INMUX plane 12,11
00  // 64 x41y117 SB_BIG plane 1
34  // 65 x41y117 SB_BIG plane 1
00  // 66 x41y117 SB_DRIVE plane 2,1
18  // 67 x41y117 SB_BIG plane 2
10  // 68 x41y117 SB_BIG plane 2
50  // 69 x41y117 SB_BIG plane 3
04  // 70 x41y117 SB_BIG plane 3
80  // 71 x41y117 SB_DRIVE plane 4,3
14  // 72 x41y117 SB_BIG plane 4
15  // 73 x41y117 SB_BIG plane 4
46  // 74 x41y117 SB_BIG plane 5
00  // 75 x41y117 SB_BIG plane 5
00  // 76 x41y117 SB_DRIVE plane 6,5
18  // 77 x41y117 SB_BIG plane 6
14  // 78 x41y117 SB_BIG plane 6
98  // 79 x41y117 SB_BIG plane 7
44  // 80 x41y117 SB_BIG plane 7
08  // 81 x41y117 SB_DRIVE plane 8,7
98  // 82 x41y117 SB_BIG plane 8
24  // 83 x41y117 SB_BIG plane 8
00  // 84 x41y117 SB_BIG plane 9
00  // 85 x41y117 SB_BIG plane 9
00  // 86 x41y117 SB_DRIVE plane 10,9
1B  // 87 x41y117 SB_BIG plane 10
00  // 88 x41y117 SB_BIG plane 10
46  // 89 x41y117 SB_BIG plane 11
00  // 90 x41y117 SB_BIG plane 11
00  // 91 x41y117 SB_DRIVE plane 12,11
00  // 92 x41y117 SB_BIG plane 12
00  // 93 x41y117 SB_BIG plane 12
00  // 94 x42y118 SB_SML plane 1
C4  // 95 x42y118 SB_SML plane 2,1
3F  // 96 x42y118 SB_SML plane 2
B9  // 97 x42y118 SB_SML plane 3
80  // 98 x42y118 SB_SML plane 4,3
75  // 99 x42y118 SB_SML plane 4
0B  // 100 x42y118 SB_SML plane 5
84  // 101 x42y118 SB_SML plane 6,5
4A  // 102 x42y118 SB_SML plane 6
D4  // 103 x42y118 SB_SML plane 7
66  // 104 x42y118 SB_SML plane 8,7
53  // 105 x42y118 SB_SML plane 8
60  // 106 x42y118 SB_SML plane 9
1D // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x43y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 810F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3B // y_sel: 117
CF // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8117
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y117 CPE[0]  _a310  C_////Bridge
00  //  1 x43y117 CPE[1]
00  //  2 x43y117 CPE[2]
00  //  3 x43y117 CPE[3]
00  //  4 x43y117 CPE[4]
00  //  5 x43y117 CPE[5]
00  //  6 x43y117 CPE[6]
00  //  7 x43y117 CPE[7]
00  //  8 x43y117 CPE[8]
00  //  9 x43y117 CPE[9]
00  // 10 x43y118 CPE[0]
00  // 11 x43y118 CPE[1]
00  // 12 x43y118 CPE[2]
00  // 13 x43y118 CPE[3]
00  // 14 x43y118 CPE[4]
00  // 15 x43y118 CPE[5]
00  // 16 x43y118 CPE[6]
00  // 17 x43y118 CPE[7]
00  // 18 x43y118 CPE[8]
00  // 19 x43y118 CPE[9]
00  // 20 x44y117 CPE[0]
00  // 21 x44y117 CPE[1]
00  // 22 x44y117 CPE[2]
00  // 23 x44y117 CPE[3]
00  // 24 x44y117 CPE[4]
00  // 25 x44y117 CPE[5]
00  // 26 x44y117 CPE[6]
00  // 27 x44y117 CPE[7]
00  // 28 x44y117 CPE[8]
00  // 29 x44y117 CPE[9]
00  // 30 x44y118 CPE[0]
00  // 31 x44y118 CPE[1]
00  // 32 x44y118 CPE[2]
00  // 33 x44y118 CPE[3]
00  // 34 x44y118 CPE[4]
00  // 35 x44y118 CPE[5]
00  // 36 x44y118 CPE[6]
00  // 37 x44y118 CPE[7]
00  // 38 x44y118 CPE[8]
00  // 39 x44y118 CPE[9]
28  // 40 x43y117 INMUX plane 2,1
31  // 41 x43y117 INMUX plane 4,3
28  // 42 x43y117 INMUX plane 6,5
01  // 43 x43y117 INMUX plane 8,7
10  // 44 x43y117 INMUX plane 10,9
00  // 45 x43y117 INMUX plane 12,11
28  // 46 x43y118 INMUX plane 2,1
08  // 47 x43y118 INMUX plane 4,3
00  // 48 x43y118 INMUX plane 6,5
18  // 49 x43y118 INMUX plane 8,7
20  // 50 x43y118 INMUX plane 10,9
04  // 51 x43y118 INMUX plane 12,11
00  // 52 x44y117 INMUX plane 2,1
00  // 53 x44y117 INMUX plane 4,3
40  // 54 x44y117 INMUX plane 6,5
00  // 55 x44y117 INMUX plane 8,7
40  // 56 x44y117 INMUX plane 10,9
00  // 57 x44y117 INMUX plane 12,11
03  // 58 x44y118 INMUX plane 2,1
09  // 59 x44y118 INMUX plane 4,3
59  // 60 x44y118 INMUX plane 6,5
00  // 61 x44y118 INMUX plane 8,7
40  // 62 x44y118 INMUX plane 10,9
00  // 63 x44y118 INMUX plane 12,11
48  // 64 x44y118 SB_BIG plane 1
12  // 65 x44y118 SB_BIG plane 1
40  // 66 x44y118 SB_DRIVE plane 2,1
30  // 67 x44y118 SB_BIG plane 2
02  // 68 x44y118 SB_BIG plane 2
00  // 69 x44y118 SB_BIG plane 3
00  // 70 x44y118 SB_BIG plane 3
00  // 71 x44y118 SB_DRIVE plane 4,3
00  // 72 x44y118 SB_BIG plane 4
00  // 73 x44y118 SB_BIG plane 4
48  // 74 x44y118 SB_BIG plane 5
12  // 75 x44y118 SB_BIG plane 5
00  // 76 x44y118 SB_DRIVE plane 6,5
00  // 77 x44y118 SB_BIG plane 6
00  // 78 x44y118 SB_BIG plane 6
00  // 79 x44y118 SB_BIG plane 7
00  // 80 x44y118 SB_BIG plane 7
00  // 81 x44y118 SB_DRIVE plane 8,7
00  // 82 x44y118 SB_BIG plane 8
00  // 83 x44y118 SB_BIG plane 8
00  // 84 x44y118 SB_BIG plane 9
00  // 85 x44y118 SB_BIG plane 9
00  // 86 x44y118 SB_DRIVE plane 10,9
00  // 87 x44y118 SB_BIG plane 10
00  // 88 x44y118 SB_BIG plane 10
00  // 89 x44y118 SB_BIG plane 11
00  // 90 x44y118 SB_BIG plane 11
00  // 91 x44y118 SB_DRIVE plane 12,11
00  // 92 x44y118 SB_BIG plane 12
00  // 93 x44y118 SB_BIG plane 12
28  // 94 x43y117 SB_SML plane 1
02  // 95 x43y117 SB_SML plane 2,1
00  // 96 x43y117 SB_SML plane 2
00  // 97 x43y117 SB_SML plane 3
00  // 98 x43y117 SB_SML plane 4,3
06  // 99 x43y117 SB_SML plane 4
A8  // 100 x43y117 SB_SML plane 5
02  // 101 x43y117 SB_SML plane 6,5
00  // 102 x43y117 SB_SML plane 6
00  // 103 x43y117 SB_SML plane 7
06  // 104 x43y117 SB_SML plane 8,7
00  // 105 x43y117 SB_SML plane 8
60  // 106 x43y117 SB_SML plane 9
30  // 107 x43y117 SB_SML plane 10,9
48  // 108 x43y117 SB_SML plane 10
7E // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x45y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 818A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3B // y_sel: 117
17 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8192
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x45y117 CPE[0]
00  //  1 x45y117 CPE[1]
00  //  2 x45y117 CPE[2]
00  //  3 x45y117 CPE[3]
00  //  4 x45y117 CPE[4]
00  //  5 x45y117 CPE[5]
00  //  6 x45y117 CPE[6]
00  //  7 x45y117 CPE[7]
00  //  8 x45y117 CPE[8]
00  //  9 x45y117 CPE[9]
00  // 10 x45y118 CPE[0]
00  // 11 x45y118 CPE[1]
00  // 12 x45y118 CPE[2]
00  // 13 x45y118 CPE[3]
00  // 14 x45y118 CPE[4]
00  // 15 x45y118 CPE[5]
00  // 16 x45y118 CPE[6]
00  // 17 x45y118 CPE[7]
00  // 18 x45y118 CPE[8]
00  // 19 x45y118 CPE[9]
00  // 20 x46y117 CPE[0]
00  // 21 x46y117 CPE[1]
00  // 22 x46y117 CPE[2]
00  // 23 x46y117 CPE[3]
00  // 24 x46y117 CPE[4]
00  // 25 x46y117 CPE[5]
00  // 26 x46y117 CPE[6]
00  // 27 x46y117 CPE[7]
00  // 28 x46y117 CPE[8]
00  // 29 x46y117 CPE[9]
00  // 30 x46y118 CPE[0]
00  // 31 x46y118 CPE[1]
00  // 32 x46y118 CPE[2]
00  // 33 x46y118 CPE[3]
00  // 34 x46y118 CPE[4]
00  // 35 x46y118 CPE[5]
00  // 36 x46y118 CPE[6]
00  // 37 x46y118 CPE[7]
00  // 38 x46y118 CPE[8]
00  // 39 x46y118 CPE[9]
00  // 40 x45y117 INMUX plane 2,1
00  // 41 x45y117 INMUX plane 4,3
00  // 42 x45y117 INMUX plane 6,5
00  // 43 x45y117 INMUX plane 8,7
00  // 44 x45y117 INMUX plane 10,9
00  // 45 x45y117 INMUX plane 12,11
08  // 46 x45y118 INMUX plane 2,1
00  // 47 x45y118 INMUX plane 4,3
00  // 48 x45y118 INMUX plane 6,5
00  // 49 x45y118 INMUX plane 8,7
00  // 50 x45y118 INMUX plane 10,9
00  // 51 x45y118 INMUX plane 12,11
00  // 52 x46y117 INMUX plane 2,1
00  // 53 x46y117 INMUX plane 4,3
00  // 54 x46y117 INMUX plane 6,5
00  // 55 x46y117 INMUX plane 8,7
00  // 56 x46y117 INMUX plane 10,9
00  // 57 x46y117 INMUX plane 12,11
08  // 58 x46y118 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 81D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 81DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8251     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8259
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 82CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3C // y_sel: 119
21 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 82D7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x27y119 CPE[0]
00  //  1 x27y119 CPE[1]
00  //  2 x27y119 CPE[2]
00  //  3 x27y119 CPE[3]
00  //  4 x27y119 CPE[4]
00  //  5 x27y119 CPE[5]
00  //  6 x27y119 CPE[6]
00  //  7 x27y119 CPE[7]
00  //  8 x27y119 CPE[8]
00  //  9 x27y119 CPE[9]
00  // 10 x27y120 CPE[0]
00  // 11 x27y120 CPE[1]
00  // 12 x27y120 CPE[2]
00  // 13 x27y120 CPE[3]
00  // 14 x27y120 CPE[4]
00  // 15 x27y120 CPE[5]
00  // 16 x27y120 CPE[6]
00  // 17 x27y120 CPE[7]
00  // 18 x27y120 CPE[8]
00  // 19 x27y120 CPE[9]
00  // 20 x28y119 CPE[0]  _a235  C_MX4b////    
00  // 21 x28y119 CPE[1]
00  // 22 x28y119 CPE[2]
00  // 23 x28y119 CPE[3]
00  // 24 x28y119 CPE[4]
00  // 25 x28y119 CPE[5]
00  // 26 x28y119 CPE[6]
00  // 27 x28y119 CPE[7]
00  // 28 x28y119 CPE[8]
00  // 29 x28y119 CPE[9]
00  // 30 x28y120 CPE[0]
00  // 31 x28y120 CPE[1]
00  // 32 x28y120 CPE[2]
00  // 33 x28y120 CPE[3]
00  // 34 x28y120 CPE[4]
00  // 35 x28y120 CPE[5]
00  // 36 x28y120 CPE[6]
00  // 37 x28y120 CPE[7]
00  // 38 x28y120 CPE[8]
00  // 39 x28y120 CPE[9]
00  // 40 x27y119 INMUX plane 2,1
00  // 41 x27y119 INMUX plane 4,3
00  // 42 x27y119 INMUX plane 6,5
00  // 43 x27y119 INMUX plane 8,7
00  // 44 x27y119 INMUX plane 10,9
00  // 45 x27y119 INMUX plane 12,11
00  // 46 x27y120 INMUX plane 2,1
00  // 47 x27y120 INMUX plane 4,3
00  // 48 x27y120 INMUX plane 6,5
00  // 49 x27y120 INMUX plane 8,7
00  // 50 x27y120 INMUX plane 10,9
00  // 51 x27y120 INMUX plane 12,11
18  // 52 x28y119 INMUX plane 2,1
28  // 53 x28y119 INMUX plane 4,3
05  // 54 x28y119 INMUX plane 6,5
2A  // 55 x28y119 INMUX plane 8,7
00  // 56 x28y119 INMUX plane 10,9
00  // 57 x28y119 INMUX plane 12,11
01  // 58 x28y120 INMUX plane 2,1
00  // 59 x28y120 INMUX plane 4,3
00  // 60 x28y120 INMUX plane 6,5
00  // 61 x28y120 INMUX plane 8,7
00  // 62 x28y120 INMUX plane 10,9
00  // 63 x28y120 INMUX plane 12,11
00  // 64 x27y119 SB_BIG plane 1
00  // 65 x27y119 SB_BIG plane 1
00  // 66 x27y119 SB_DRIVE plane 2,1
00  // 67 x27y119 SB_BIG plane 2
00  // 68 x27y119 SB_BIG plane 2
48  // 69 x27y119 SB_BIG plane 3
12  // 70 x27y119 SB_BIG plane 3
00  // 71 x27y119 SB_DRIVE plane 4,3
00  // 72 x27y119 SB_BIG plane 4
00  // 73 x27y119 SB_BIG plane 4
00  // 74 x27y119 SB_BIG plane 5
00  // 75 x27y119 SB_BIG plane 5
00  // 76 x27y119 SB_DRIVE plane 6,5
00  // 77 x27y119 SB_BIG plane 6
00  // 78 x27y119 SB_BIG plane 6
41  // 79 x27y119 SB_BIG plane 7
12  // 80 x27y119 SB_BIG plane 7
00  // 81 x27y119 SB_DRIVE plane 8,7
00  // 82 x27y119 SB_BIG plane 8
00  // 83 x27y119 SB_BIG plane 8
00  // 84 x27y119 SB_BIG plane 9
00  // 85 x27y119 SB_BIG plane 9
00  // 86 x27y119 SB_DRIVE plane 10,9
00  // 87 x27y119 SB_BIG plane 10
00  // 88 x27y119 SB_BIG plane 10
00  // 89 x27y119 SB_BIG plane 11
00  // 90 x27y119 SB_BIG plane 11
00  // 91 x27y119 SB_DRIVE plane 12,11
00  // 92 x27y119 SB_BIG plane 12
00  // 93 x27y119 SB_BIG plane 12
00  // 94 x28y120 SB_SML plane 1
20  // 95 x28y120 SB_SML plane 2,1
30  // 96 x28y120 SB_SML plane 2
A8  // 97 x28y120 SB_SML plane 3
02  // 98 x28y120 SB_SML plane 4,3
00  // 99 x28y120 SB_SML plane 4
00  // 100 x28y120 SB_SML plane 5
00  // 101 x28y120 SB_SML plane 6,5
00  // 102 x28y120 SB_SML plane 6
A8  // 103 x28y120 SB_SML plane 7
02  // 104 x28y120 SB_SML plane 8,7
00  // 105 x28y120 SB_SML plane 8
00  // 106 x28y120 SB_SML plane 9
00  // 107 x28y120 SB_SML plane 10,9
04  // 108 x28y120 SB_SML plane 10
EC // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x29y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 834A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3C // y_sel: 119
F9 // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8352
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y119 CPE[0]  net1 = net2: _a117  C_ADDF2///ADDF2/
00  //  1 x29y119 CPE[1]
00  //  2 x29y119 CPE[2]
00  //  3 x29y119 CPE[3]
00  //  4 x29y119 CPE[4]
00  //  5 x29y119 CPE[5]
00  //  6 x29y119 CPE[6]
00  //  7 x29y119 CPE[7]
00  //  8 x29y119 CPE[8]
00  //  9 x29y119 CPE[9]
00  // 10 x29y120 CPE[0]  net1 = net2: _a119  C_ADDF2///ADDF2/
00  // 11 x29y120 CPE[1]
00  // 12 x29y120 CPE[2]
00  // 13 x29y120 CPE[3]
00  // 14 x29y120 CPE[4]
00  // 15 x29y120 CPE[5]
00  // 16 x29y120 CPE[6]
00  // 17 x29y120 CPE[7]
00  // 18 x29y120 CPE[8]
00  // 19 x29y120 CPE[9]
00  // 20 x30y119 CPE[0]  _a185  C_AND/D///    
00  // 21 x30y119 CPE[1]
00  // 22 x30y119 CPE[2]
00  // 23 x30y119 CPE[3]
00  // 24 x30y119 CPE[4]
00  // 25 x30y119 CPE[5]
00  // 26 x30y119 CPE[6]
00  // 27 x30y119 CPE[7]
00  // 28 x30y119 CPE[8]
00  // 29 x30y119 CPE[9]
00  // 30 x30y120 CPE[0]  net1 = net2: _a2  C_AND////D
00  // 31 x30y120 CPE[1]
00  // 32 x30y120 CPE[2]
00  // 33 x30y120 CPE[3]
00  // 34 x30y120 CPE[4]
00  // 35 x30y120 CPE[5]
00  // 36 x30y120 CPE[6]
00  // 37 x30y120 CPE[7]
00  // 38 x30y120 CPE[8]
00  // 39 x30y120 CPE[9]
1C  // 40 x29y119 INMUX plane 2,1
05  // 41 x29y119 INMUX plane 4,3
04  // 42 x29y119 INMUX plane 6,5
39  // 43 x29y119 INMUX plane 8,7
00  // 44 x29y119 INMUX plane 10,9
10  // 45 x29y119 INMUX plane 12,11
28  // 46 x29y120 INMUX plane 2,1
28  // 47 x29y120 INMUX plane 4,3
05  // 48 x29y120 INMUX plane 6,5
2D  // 49 x29y120 INMUX plane 8,7
02  // 50 x29y120 INMUX plane 10,9
00  // 51 x29y120 INMUX plane 12,11
00  // 52 x30y119 INMUX plane 2,1
00  // 53 x30y119 INMUX plane 4,3
80  // 54 x30y119 INMUX plane 6,5
51  // 55 x30y119 INMUX plane 8,7
83  // 56 x30y119 INMUX plane 10,9
CD  // 57 x30y119 INMUX plane 12,11
24  // 58 x30y120 INMUX plane 2,1
3B  // 59 x30y120 INMUX plane 4,3
BC  // 60 x30y120 INMUX plane 6,5
03  // 61 x30y120 INMUX plane 8,7
9B  // 62 x30y120 INMUX plane 10,9
2D  // 63 x30y120 INMUX plane 12,11
48  // 64 x30y120 SB_BIG plane 1
12  // 65 x30y120 SB_BIG plane 1
00  // 66 x30y120 SB_DRIVE plane 2,1
08  // 67 x30y120 SB_BIG plane 2
18  // 68 x30y120 SB_BIG plane 2
41  // 69 x30y120 SB_BIG plane 3
12  // 70 x30y120 SB_BIG plane 3
10  // 71 x30y120 SB_DRIVE plane 4,3
41  // 72 x30y120 SB_BIG plane 4
02  // 73 x30y120 SB_BIG plane 4
08  // 74 x30y120 SB_BIG plane 5
12  // 75 x30y120 SB_BIG plane 5
00  // 76 x30y120 SB_DRIVE plane 6,5
48  // 77 x30y120 SB_BIG plane 6
12  // 78 x30y120 SB_BIG plane 6
48  // 79 x30y120 SB_BIG plane 7
12  // 80 x30y120 SB_BIG plane 7
80  // 81 x30y120 SB_DRIVE plane 8,7
48  // 82 x30y120 SB_BIG plane 8
02  // 83 x30y120 SB_BIG plane 8
48  // 84 x30y120 SB_BIG plane 9
48  // 85 x30y120 SB_BIG plane 9
00  // 86 x30y120 SB_DRIVE plane 10,9
48  // 87 x30y120 SB_BIG plane 10
12  // 88 x30y120 SB_BIG plane 10
48  // 89 x30y120 SB_BIG plane 11
12  // 90 x30y120 SB_BIG plane 11
00  // 91 x30y120 SB_DRIVE plane 12,11
8E  // 92 x30y120 SB_BIG plane 12
26  // 93 x30y120 SB_BIG plane 12
A8  // 94 x29y119 SB_SML plane 1
82  // 95 x29y119 SB_SML plane 2,1
2A  // 96 x29y119 SB_SML plane 2
A8  // 97 x29y119 SB_SML plane 3
B2  // 98 x29y119 SB_SML plane 4,3
70  // 99 x29y119 SB_SML plane 4
88  // 100 x29y119 SB_SML plane 5
82  // 101 x29y119 SB_SML plane 6,5
2A  // 102 x29y119 SB_SML plane 6
F3  // 103 x29y119 SB_SML plane 7
83  // 104 x29y119 SB_SML plane 8,7
0A  // 105 x29y119 SB_SML plane 8
A8  // 106 x29y119 SB_SML plane 9
82  // 107 x29y119 SB_SML plane 10,9
28  // 108 x29y119 SB_SML plane 10
A8  // 109 x29y119 SB_SML plane 11
12  // 110 x29y119 SB_SML plane 12,11
5C  // 111 x29y119 SB_SML plane 12
53 // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x31y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 83C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3C // y_sel: 119
A0 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 83D0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y119 CPE[0]  _a292  C_///AND/
00  //  1 x31y119 CPE[1]
00  //  2 x31y119 CPE[2]
00  //  3 x31y119 CPE[3]
00  //  4 x31y119 CPE[4]
00  //  5 x31y119 CPE[5]
00  //  6 x31y119 CPE[6]
00  //  7 x31y119 CPE[7]
00  //  8 x31y119 CPE[8]
00  //  9 x31y119 CPE[9]
00  // 10 x31y120 CPE[0]  _a91  C_MX2b////    _a306  C_////Bridge
00  // 11 x31y120 CPE[1]
00  // 12 x31y120 CPE[2]
00  // 13 x31y120 CPE[3]
00  // 14 x31y120 CPE[4]
00  // 15 x31y120 CPE[5]
00  // 16 x31y120 CPE[6]
00  // 17 x31y120 CPE[7]
00  // 18 x31y120 CPE[8]
00  // 19 x31y120 CPE[9]
00  // 20 x32y119 CPE[0]  net1 = net2: _a110  C_ADDF2///ADDF2/
00  // 21 x32y119 CPE[1]
00  // 22 x32y119 CPE[2]
00  // 23 x32y119 CPE[3]
00  // 24 x32y119 CPE[4]
00  // 25 x32y119 CPE[5]
00  // 26 x32y119 CPE[6]
00  // 27 x32y119 CPE[7]
00  // 28 x32y119 CPE[8]
00  // 29 x32y119 CPE[9]
00  // 30 x32y120 CPE[0]  net1 = net2: _a112  C_ADDF2///ADDF2/
00  // 31 x32y120 CPE[1]
00  // 32 x32y120 CPE[2]
00  // 33 x32y120 CPE[3]
00  // 34 x32y120 CPE[4]
00  // 35 x32y120 CPE[5]
00  // 36 x32y120 CPE[6]
00  // 37 x32y120 CPE[7]
00  // 38 x32y120 CPE[8]
00  // 39 x32y120 CPE[9]
03  // 40 x31y119 INMUX plane 2,1
10  // 41 x31y119 INMUX plane 4,3
03  // 42 x31y119 INMUX plane 6,5
01  // 43 x31y119 INMUX plane 8,7
00  // 44 x31y119 INMUX plane 10,9
11  // 45 x31y119 INMUX plane 12,11
05  // 46 x31y120 INMUX plane 2,1
22  // 47 x31y120 INMUX plane 4,3
00  // 48 x31y120 INMUX plane 6,5
2D  // 49 x31y120 INMUX plane 8,7
00  // 50 x31y120 INMUX plane 10,9
01  // 51 x31y120 INMUX plane 12,11
00  // 52 x32y119 INMUX plane 2,1
10  // 53 x32y119 INMUX plane 4,3
28  // 54 x32y119 INMUX plane 6,5
60  // 55 x32y119 INMUX plane 8,7
00  // 56 x32y119 INMUX plane 10,9
08  // 57 x32y119 INMUX plane 12,11
05  // 58 x32y120 INMUX plane 2,1
31  // 59 x32y120 INMUX plane 4,3
06  // 60 x32y120 INMUX plane 6,5
10  // 61 x32y120 INMUX plane 8,7
00  // 62 x32y120 INMUX plane 10,9
08  // 63 x32y120 INMUX plane 12,11
C8  // 64 x31y119 SB_BIG plane 1
02  // 65 x31y119 SB_BIG plane 1
00  // 66 x31y119 SB_DRIVE plane 2,1
48  // 67 x31y119 SB_BIG plane 2
12  // 68 x31y119 SB_BIG plane 2
88  // 69 x31y119 SB_BIG plane 3
12  // 70 x31y119 SB_BIG plane 3
00  // 71 x31y119 SB_DRIVE plane 4,3
C8  // 72 x31y119 SB_BIG plane 4
12  // 73 x31y119 SB_BIG plane 4
48  // 74 x31y119 SB_BIG plane 5
12  // 75 x31y119 SB_BIG plane 5
00  // 76 x31y119 SB_DRIVE plane 6,5
08  // 77 x31y119 SB_BIG plane 6
12  // 78 x31y119 SB_BIG plane 6
48  // 79 x31y119 SB_BIG plane 7
12  // 80 x31y119 SB_BIG plane 7
00  // 81 x31y119 SB_DRIVE plane 8,7
48  // 82 x31y119 SB_BIG plane 8
14  // 83 x31y119 SB_BIG plane 8
48  // 84 x31y119 SB_BIG plane 9
42  // 85 x31y119 SB_BIG plane 9
00  // 86 x31y119 SB_DRIVE plane 10,9
48  // 87 x31y119 SB_BIG plane 10
02  // 88 x31y119 SB_BIG plane 10
C8  // 89 x31y119 SB_BIG plane 11
13  // 90 x31y119 SB_BIG plane 11
10  // 91 x31y119 SB_DRIVE plane 12,11
91  // 92 x31y119 SB_BIG plane 12
22  // 93 x31y119 SB_BIG plane 12
A8  // 94 x32y120 SB_SML plane 1
82  // 95 x32y120 SB_SML plane 2,1
2A  // 96 x32y120 SB_SML plane 2
B1  // 97 x32y120 SB_SML plane 3
03  // 98 x32y120 SB_SML plane 4,3
65  // 99 x32y120 SB_SML plane 4
A8  // 100 x32y120 SB_SML plane 5
82  // 101 x32y120 SB_SML plane 6,5
2A  // 102 x32y120 SB_SML plane 6
4C  // 103 x32y120 SB_SML plane 7
84  // 104 x32y120 SB_SML plane 8,7
4A  // 105 x32y120 SB_SML plane 8
A8  // 106 x32y120 SB_SML plane 9
82  // 107 x32y120 SB_SML plane 10,9
2A  // 108 x32y120 SB_SML plane 10
A8  // 109 x32y120 SB_SML plane 11
A2  // 110 x32y120 SB_SML plane 12,11
3D  // 111 x32y120 SB_SML plane 12
8F // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x33y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8446     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3C // y_sel: 119
78 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 844E
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y119 CPE[0]
00  //  1 x33y119 CPE[1]
00  //  2 x33y119 CPE[2]
00  //  3 x33y119 CPE[3]
00  //  4 x33y119 CPE[4]
00  //  5 x33y119 CPE[5]
00  //  6 x33y119 CPE[6]
00  //  7 x33y119 CPE[7]
00  //  8 x33y119 CPE[8]
00  //  9 x33y119 CPE[9]
00  // 10 x33y120 CPE[0]  _a311  C_////Bridge
00  // 11 x33y120 CPE[1]
00  // 12 x33y120 CPE[2]
00  // 13 x33y120 CPE[3]
00  // 14 x33y120 CPE[4]
00  // 15 x33y120 CPE[5]
00  // 16 x33y120 CPE[6]
00  // 17 x33y120 CPE[7]
00  // 18 x33y120 CPE[8]
00  // 19 x33y120 CPE[9]
00  // 20 x34y119 CPE[0]  net1 = net2: _a133  C_ADDF2/D//ADDF2/
00  // 21 x34y119 CPE[1]
00  // 22 x34y119 CPE[2]
00  // 23 x34y119 CPE[3]
00  // 24 x34y119 CPE[4]
00  // 25 x34y119 CPE[5]
00  // 26 x34y119 CPE[6]
00  // 27 x34y119 CPE[7]
00  // 28 x34y119 CPE[8]
00  // 29 x34y119 CPE[9]
00  // 30 x34y120 CPE[0]  net1 = net2: _a136  C_ADDF2/D//ADDF2/
00  // 31 x34y120 CPE[1]
00  // 32 x34y120 CPE[2]
00  // 33 x34y120 CPE[3]
00  // 34 x34y120 CPE[4]
00  // 35 x34y120 CPE[5]
00  // 36 x34y120 CPE[6]
00  // 37 x34y120 CPE[7]
00  // 38 x34y120 CPE[8]
00  // 39 x34y120 CPE[9]
01  // 40 x33y119 INMUX plane 2,1
20  // 41 x33y119 INMUX plane 4,3
00  // 42 x33y119 INMUX plane 6,5
00  // 43 x33y119 INMUX plane 8,7
00  // 44 x33y119 INMUX plane 10,9
08  // 45 x33y119 INMUX plane 12,11
00  // 46 x33y120 INMUX plane 2,1
31  // 47 x33y120 INMUX plane 4,3
28  // 48 x33y120 INMUX plane 6,5
0A  // 49 x33y120 INMUX plane 8,7
00  // 50 x33y120 INMUX plane 10,9
00  // 51 x33y120 INMUX plane 12,11
04  // 52 x34y119 INMUX plane 2,1
00  // 53 x34y119 INMUX plane 4,3
04  // 54 x34y119 INMUX plane 6,5
03  // 55 x34y119 INMUX plane 8,7
21  // 56 x34y119 INMUX plane 10,9
05  // 57 x34y119 INMUX plane 12,11
00  // 58 x34y120 INMUX plane 2,1
20  // 59 x34y120 INMUX plane 4,3
00  // 60 x34y120 INMUX plane 6,5
32  // 61 x34y120 INMUX plane 8,7
11  // 62 x34y120 INMUX plane 10,9
05  // 63 x34y120 INMUX plane 12,11
0E  // 64 x34y120 SB_BIG plane 1
00  // 65 x34y120 SB_BIG plane 1
10  // 66 x34y120 SB_DRIVE plane 2,1
0B  // 67 x34y120 SB_BIG plane 2
28  // 68 x34y120 SB_BIG plane 2
48  // 69 x34y120 SB_BIG plane 3
22  // 70 x34y120 SB_BIG plane 3
00  // 71 x34y120 SB_DRIVE plane 4,3
62  // 72 x34y120 SB_BIG plane 4
26  // 73 x34y120 SB_BIG plane 4
00  // 74 x34y120 SB_BIG plane 5
00  // 75 x34y120 SB_BIG plane 5
00  // 76 x34y120 SB_DRIVE plane 6,5
48  // 77 x34y120 SB_BIG plane 6
12  // 78 x34y120 SB_BIG plane 6
90  // 79 x34y120 SB_BIG plane 7
16  // 80 x34y120 SB_BIG plane 7
00  // 81 x34y120 SB_DRIVE plane 8,7
48  // 82 x34y120 SB_BIG plane 8
16  // 83 x34y120 SB_BIG plane 8
0B  // 84 x34y120 SB_BIG plane 9
40  // 85 x34y120 SB_BIG plane 9
01  // 86 x34y120 SB_DRIVE plane 10,9
42  // 87 x34y120 SB_BIG plane 10
06  // 88 x34y120 SB_BIG plane 10
00  // 89 x34y120 SB_BIG plane 11
00  // 90 x34y120 SB_BIG plane 11
00  // 91 x34y120 SB_DRIVE plane 12,11
0C  // 92 x34y120 SB_BIG plane 12
10  // 93 x34y120 SB_BIG plane 12
03  // 94 x33y119 SB_SML plane 1
86  // 95 x33y119 SB_SML plane 2,1
2A  // 96 x33y119 SB_SML plane 2
A8  // 97 x33y119 SB_SML plane 3
40  // 98 x33y119 SB_SML plane 4,3
0D  // 99 x33y119 SB_SML plane 4
00  // 100 x33y119 SB_SML plane 5
86  // 101 x33y119 SB_SML plane 6,5
2C  // 102 x33y119 SB_SML plane 6
9B  // 103 x33y119 SB_SML plane 7
86  // 104 x33y119 SB_SML plane 8,7
24  // 105 x33y119 SB_SML plane 8
49  // 106 x33y119 SB_SML plane 9
04  // 107 x33y119 SB_SML plane 10,9
00  // 108 x33y119 SB_SML plane 10
00  // 109 x33y119 SB_SML plane 11
06  // 110 x33y119 SB_SML plane 12,11
E5 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x35y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 84C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3C // y_sel: 119
10 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 84CB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y119 CPE[0]  _a48  C_ORAND////    _a38  C_///ORAND/
00  //  1 x35y119 CPE[1]
00  //  2 x35y119 CPE[2]
00  //  3 x35y119 CPE[3]
00  //  4 x35y119 CPE[4]
00  //  5 x35y119 CPE[5]
00  //  6 x35y119 CPE[6]
00  //  7 x35y119 CPE[7]
00  //  8 x35y119 CPE[8]
00  //  9 x35y119 CPE[9]
00  // 10 x35y120 CPE[0]  _a24  C_ORAND/D///    _a266  C_///AND/
00  // 11 x35y120 CPE[1]
00  // 12 x35y120 CPE[2]
00  // 13 x35y120 CPE[3]
00  // 14 x35y120 CPE[4]
00  // 15 x35y120 CPE[5]
00  // 16 x35y120 CPE[6]
00  // 17 x35y120 CPE[7]
00  // 18 x35y120 CPE[8]
00  // 19 x35y120 CPE[9]
00  // 20 x36y119 CPE[0]  _a43  C_ORAND////    _a346  C_////Bridge
00  // 21 x36y119 CPE[1]
00  // 22 x36y119 CPE[2]
00  // 23 x36y119 CPE[3]
00  // 24 x36y119 CPE[4]
00  // 25 x36y119 CPE[5]
00  // 26 x36y119 CPE[6]
00  // 27 x36y119 CPE[7]
00  // 28 x36y119 CPE[8]
00  // 29 x36y119 CPE[9]
00  // 30 x36y120 CPE[0]  _a36  C_XOR////    _a53  C_///AND/
00  // 31 x36y120 CPE[1]
00  // 32 x36y120 CPE[2]
00  // 33 x36y120 CPE[3]
00  // 34 x36y120 CPE[4]
00  // 35 x36y120 CPE[5]
00  // 36 x36y120 CPE[6]
00  // 37 x36y120 CPE[7]
00  // 38 x36y120 CPE[8]
00  // 39 x36y120 CPE[9]
3B  // 40 x35y119 INMUX plane 2,1
15  // 41 x35y119 INMUX plane 4,3
30  // 42 x35y119 INMUX plane 6,5
30  // 43 x35y119 INMUX plane 8,7
11  // 44 x35y119 INMUX plane 10,9
11  // 45 x35y119 INMUX plane 12,11
0B  // 46 x35y120 INMUX plane 2,1
15  // 47 x35y120 INMUX plane 4,3
04  // 48 x35y120 INMUX plane 6,5
3E  // 49 x35y120 INMUX plane 8,7
20  // 50 x35y120 INMUX plane 10,9
29  // 51 x35y120 INMUX plane 12,11
19  // 52 x36y119 INMUX plane 2,1
2F  // 53 x36y119 INMUX plane 4,3
10  // 54 x36y119 INMUX plane 6,5
2B  // 55 x36y119 INMUX plane 8,7
29  // 56 x36y119 INMUX plane 10,9
1D  // 57 x36y119 INMUX plane 12,11
34  // 58 x36y120 INMUX plane 2,1
03  // 59 x36y120 INMUX plane 4,3
1E  // 60 x36y120 INMUX plane 6,5
01  // 61 x36y120 INMUX plane 8,7
81  // 62 x36y120 INMUX plane 10,9
C8  // 63 x36y120 INMUX plane 12,11
48  // 64 x35y119 SB_BIG plane 1
32  // 65 x35y119 SB_BIG plane 1
00  // 66 x35y119 SB_DRIVE plane 2,1
83  // 67 x35y119 SB_BIG plane 2
06  // 68 x35y119 SB_BIG plane 2
48  // 69 x35y119 SB_BIG plane 3
12  // 70 x35y119 SB_BIG plane 3
00  // 71 x35y119 SB_DRIVE plane 4,3
09  // 72 x35y119 SB_BIG plane 4
07  // 73 x35y119 SB_BIG plane 4
48  // 74 x35y119 SB_BIG plane 5
02  // 75 x35y119 SB_BIG plane 5
00  // 76 x35y119 SB_DRIVE plane 6,5
41  // 77 x35y119 SB_BIG plane 6
12  // 78 x35y119 SB_BIG plane 6
41  // 79 x35y119 SB_BIG plane 7
02  // 80 x35y119 SB_BIG plane 7
08  // 81 x35y119 SB_DRIVE plane 8,7
08  // 82 x35y119 SB_BIG plane 8
12  // 83 x35y119 SB_BIG plane 8
51  // 84 x35y119 SB_BIG plane 9
02  // 85 x35y119 SB_BIG plane 9
00  // 86 x35y119 SB_DRIVE plane 10,9
48  // 87 x35y119 SB_BIG plane 10
12  // 88 x35y119 SB_BIG plane 10
C8  // 89 x35y119 SB_BIG plane 11
13  // 90 x35y119 SB_BIG plane 11
00  // 91 x35y119 SB_DRIVE plane 12,11
48  // 92 x35y119 SB_BIG plane 12
12  // 93 x35y119 SB_BIG plane 12
B1  // 94 x36y120 SB_SML plane 1
22  // 95 x36y120 SB_SML plane 2,1
3D  // 96 x36y120 SB_SML plane 2
F1  // 97 x36y120 SB_SML plane 3
80  // 98 x36y120 SB_SML plane 4,3
35  // 99 x36y120 SB_SML plane 4
11  // 100 x36y120 SB_SML plane 5
17  // 101 x36y120 SB_SML plane 6,5
14  // 102 x36y120 SB_SML plane 6
C4  // 103 x36y120 SB_SML plane 7
23  // 104 x36y120 SB_SML plane 8,7
2E  // 105 x36y120 SB_SML plane 8
CC  // 106 x36y120 SB_SML plane 9
81  // 107 x36y120 SB_SML plane 10,9
34  // 108 x36y120 SB_SML plane 10
11  // 109 x36y120 SB_SML plane 11
85  // 110 x36y120 SB_SML plane 12,11
60  // 111 x36y120 SB_SML plane 12
4E // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x37y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8541     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3C // y_sel: 119
C8 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8549
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y119 CPE[0]  _a52  C_MX2b////    _a321  C_////Bridge
00  //  1 x37y119 CPE[1]
00  //  2 x37y119 CPE[2]
00  //  3 x37y119 CPE[3]
00  //  4 x37y119 CPE[4]
00  //  5 x37y119 CPE[5]
00  //  6 x37y119 CPE[6]
00  //  7 x37y119 CPE[7]
00  //  8 x37y119 CPE[8]
00  //  9 x37y119 CPE[9]
00  // 10 x37y120 CPE[0]  _a253  C_AND////    _a345  C_////Bridge
00  // 11 x37y120 CPE[1]
00  // 12 x37y120 CPE[2]
00  // 13 x37y120 CPE[3]
00  // 14 x37y120 CPE[4]
00  // 15 x37y120 CPE[5]
00  // 16 x37y120 CPE[6]
00  // 17 x37y120 CPE[7]
00  // 18 x37y120 CPE[8]
00  // 19 x37y120 CPE[9]
00  // 20 x38y119 CPE[0]  _a236  C_MX4b////    
00  // 21 x38y119 CPE[1]
00  // 22 x38y119 CPE[2]
00  // 23 x38y119 CPE[3]
00  // 24 x38y119 CPE[4]
00  // 25 x38y119 CPE[5]
00  // 26 x38y119 CPE[6]
00  // 27 x38y119 CPE[7]
00  // 28 x38y119 CPE[8]
00  // 29 x38y119 CPE[9]
00  // 30 x38y120 CPE[0]  net1 = net2: _a218  C_AND/D//AND/D
00  // 31 x38y120 CPE[1]
00  // 32 x38y120 CPE[2]
00  // 33 x38y120 CPE[3]
00  // 34 x38y120 CPE[4]
00  // 35 x38y120 CPE[5]
00  // 36 x38y120 CPE[6]
00  // 37 x38y120 CPE[7]
00  // 38 x38y120 CPE[8]
00  // 39 x38y120 CPE[9]
09  // 40 x37y119 INMUX plane 2,1
0D  // 41 x37y119 INMUX plane 4,3
02  // 42 x37y119 INMUX plane 6,5
38  // 43 x37y119 INMUX plane 8,7
09  // 44 x37y119 INMUX plane 10,9
25  // 45 x37y119 INMUX plane 12,11
1C  // 46 x37y120 INMUX plane 2,1
10  // 47 x37y120 INMUX plane 4,3
26  // 48 x37y120 INMUX plane 6,5
2D  // 49 x37y120 INMUX plane 8,7
1C  // 50 x37y120 INMUX plane 10,9
03  // 51 x37y120 INMUX plane 12,11
13  // 52 x38y119 INMUX plane 2,1
19  // 53 x38y119 INMUX plane 4,3
22  // 54 x38y119 INMUX plane 6,5
3B  // 55 x38y119 INMUX plane 8,7
81  // 56 x38y119 INMUX plane 10,9
25  // 57 x38y119 INMUX plane 12,11
00  // 58 x38y120 INMUX plane 2,1
13  // 59 x38y120 INMUX plane 4,3
0E  // 60 x38y120 INMUX plane 6,5
4C  // 61 x38y120 INMUX plane 8,7
A8  // 62 x38y120 INMUX plane 10,9
C5  // 63 x38y120 INMUX plane 12,11
41  // 64 x38y120 SB_BIG plane 1
32  // 65 x38y120 SB_BIG plane 1
00  // 66 x38y120 SB_DRIVE plane 2,1
83  // 67 x38y120 SB_BIG plane 2
10  // 68 x38y120 SB_BIG plane 2
48  // 69 x38y120 SB_BIG plane 3
12  // 70 x38y120 SB_BIG plane 3
20  // 71 x38y120 SB_DRIVE plane 4,3
20  // 72 x38y120 SB_BIG plane 4
00  // 73 x38y120 SB_BIG plane 4
48  // 74 x38y120 SB_BIG plane 5
02  // 75 x38y120 SB_BIG plane 5
00  // 76 x38y120 SB_DRIVE plane 6,5
51  // 77 x38y120 SB_BIG plane 6
02  // 78 x38y120 SB_BIG plane 6
48  // 79 x38y120 SB_BIG plane 7
32  // 80 x38y120 SB_BIG plane 7
00  // 81 x38y120 SB_DRIVE plane 8,7
08  // 82 x38y120 SB_BIG plane 8
10  // 83 x38y120 SB_BIG plane 8
26  // 84 x38y120 SB_BIG plane 9
42  // 85 x38y120 SB_BIG plane 9
00  // 86 x38y120 SB_DRIVE plane 10,9
08  // 87 x38y120 SB_BIG plane 10
10  // 88 x38y120 SB_BIG plane 10
48  // 89 x38y120 SB_BIG plane 11
12  // 90 x38y120 SB_BIG plane 11
C0  // 91 x38y120 SB_DRIVE plane 12,11
13  // 92 x38y120 SB_BIG plane 12
08  // 93 x38y120 SB_BIG plane 12
A8  // 94 x37y119 SB_SML plane 1
92  // 95 x37y119 SB_SML plane 2,1
56  // 96 x37y119 SB_SML plane 2
A8  // 97 x37y119 SB_SML plane 3
32  // 98 x37y119 SB_SML plane 4,3
00  // 99 x37y119 SB_SML plane 4
69  // 100 x37y119 SB_SML plane 5
84  // 101 x37y119 SB_SML plane 6,5
7A  // 102 x37y119 SB_SML plane 6
CB  // 103 x37y119 SB_SML plane 7
85  // 104 x37y119 SB_SML plane 8,7
28  // 105 x37y119 SB_SML plane 8
01  // 106 x37y119 SB_SML plane 9
65  // 107 x37y119 SB_SML plane 10,9
13  // 108 x37y119 SB_SML plane 10
A8  // 109 x37y119 SB_SML plane 11
40  // 110 x37y119 SB_SML plane 12,11
4D  // 111 x37y119 SB_SML plane 12
86 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x39y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 85BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3C // y_sel: 119
C0 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 85C7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y119 CPE[0]
00  //  1 x39y119 CPE[1]
00  //  2 x39y119 CPE[2]
00  //  3 x39y119 CPE[3]
00  //  4 x39y119 CPE[4]
00  //  5 x39y119 CPE[5]
00  //  6 x39y119 CPE[6]
00  //  7 x39y119 CPE[7]
00  //  8 x39y119 CPE[8]
00  //  9 x39y119 CPE[9]
00  // 10 x39y120 CPE[0]  _a318  C_////Bridge
00  // 11 x39y120 CPE[1]
00  // 12 x39y120 CPE[2]
00  // 13 x39y120 CPE[3]
00  // 14 x39y120 CPE[4]
00  // 15 x39y120 CPE[5]
00  // 16 x39y120 CPE[6]
00  // 17 x39y120 CPE[7]
00  // 18 x39y120 CPE[8]
00  // 19 x39y120 CPE[9]
00  // 20 x40y119 CPE[0]  _a307  C_////Bridge
00  // 21 x40y119 CPE[1]
00  // 22 x40y119 CPE[2]
00  // 23 x40y119 CPE[3]
00  // 24 x40y119 CPE[4]
00  // 25 x40y119 CPE[5]
00  // 26 x40y119 CPE[6]
00  // 27 x40y119 CPE[7]
00  // 28 x40y119 CPE[8]
00  // 29 x40y119 CPE[9]
00  // 30 x40y120 CPE[0]  _a54  C_ORAND////    
00  // 31 x40y120 CPE[1]
00  // 32 x40y120 CPE[2]
00  // 33 x40y120 CPE[3]
00  // 34 x40y120 CPE[4]
00  // 35 x40y120 CPE[5]
00  // 36 x40y120 CPE[6]
00  // 37 x40y120 CPE[7]
00  // 38 x40y120 CPE[8]
00  // 39 x40y120 CPE[9]
01  // 40 x39y119 INMUX plane 2,1
00  // 41 x39y119 INMUX plane 4,3
01  // 42 x39y119 INMUX plane 6,5
02  // 43 x39y119 INMUX plane 8,7
01  // 44 x39y119 INMUX plane 10,9
01  // 45 x39y119 INMUX plane 12,11
09  // 46 x39y120 INMUX plane 2,1
0C  // 47 x39y120 INMUX plane 4,3
08  // 48 x39y120 INMUX plane 6,5
38  // 49 x39y120 INMUX plane 8,7
00  // 50 x39y120 INMUX plane 10,9
11  // 51 x39y120 INMUX plane 12,11
00  // 52 x40y119 INMUX plane 2,1
10  // 53 x40y119 INMUX plane 4,3
28  // 54 x40y119 INMUX plane 6,5
00  // 55 x40y119 INMUX plane 8,7
00  // 56 x40y119 INMUX plane 10,9
08  // 57 x40y119 INMUX plane 12,11
0D  // 58 x40y120 INMUX plane 2,1
25  // 59 x40y120 INMUX plane 4,3
00  // 60 x40y120 INMUX plane 6,5
77  // 61 x40y120 INMUX plane 8,7
80  // 62 x40y120 INMUX plane 10,9
05  // 63 x40y120 INMUX plane 12,11
46  // 64 x39y119 SB_BIG plane 1
00  // 65 x39y119 SB_BIG plane 1
40  // 66 x39y119 SB_DRIVE plane 2,1
48  // 67 x39y119 SB_BIG plane 2
12  // 68 x39y119 SB_BIG plane 2
08  // 69 x39y119 SB_BIG plane 3
12  // 70 x39y119 SB_BIG plane 3
00  // 71 x39y119 SB_DRIVE plane 4,3
DA  // 72 x39y119 SB_BIG plane 4
12  // 73 x39y119 SB_BIG plane 4
00  // 74 x39y119 SB_BIG plane 5
04  // 75 x39y119 SB_BIG plane 5
08  // 76 x39y119 SB_DRIVE plane 6,5
41  // 77 x39y119 SB_BIG plane 6
12  // 78 x39y119 SB_BIG plane 6
E1  // 79 x39y119 SB_BIG plane 7
44  // 80 x39y119 SB_BIG plane 7
00  // 81 x39y119 SB_DRIVE plane 8,7
88  // 82 x39y119 SB_BIG plane 8
12  // 83 x39y119 SB_BIG plane 8
19  // 84 x39y119 SB_BIG plane 9
00  // 85 x39y119 SB_BIG plane 9
00  // 86 x39y119 SB_DRIVE plane 10,9
04  // 87 x39y119 SB_BIG plane 10
02  // 88 x39y119 SB_BIG plane 10
C0  // 89 x39y119 SB_BIG plane 11
01  // 90 x39y119 SB_BIG plane 11
00  // 91 x39y119 SB_DRIVE plane 12,11
21  // 92 x39y119 SB_BIG plane 12
00  // 93 x39y119 SB_BIG plane 12
00  // 94 x40y120 SB_SML plane 1
40  // 95 x40y120 SB_SML plane 2,1
25  // 96 x40y120 SB_SML plane 2
14  // 97 x40y120 SB_SML plane 3
03  // 98 x40y120 SB_SML plane 4,3
55  // 99 x40y120 SB_SML plane 4
00  // 100 x40y120 SB_SML plane 5
80  // 101 x40y120 SB_SML plane 6,5
21  // 102 x40y120 SB_SML plane 6
28  // 103 x40y120 SB_SML plane 7
A3  // 104 x40y120 SB_SML plane 8,7
09  // 105 x40y120 SB_SML plane 8
00  // 106 x40y120 SB_SML plane 9
30  // 107 x40y120 SB_SML plane 10,9
00  // 108 x40y120 SB_SML plane 10
00  // 109 x40y120 SB_SML plane 11
00  // 110 x40y120 SB_SML plane 12,11
10  // 111 x40y120 SB_SML plane 12
5C // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x41y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 863D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3C // y_sel: 119
18 // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8645
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x41y119 CPE[0]  _a78  C_///ORAND/D
00  //  1 x41y119 CPE[1]
00  //  2 x41y119 CPE[2]
00  //  3 x41y119 CPE[3]
00  //  4 x41y119 CPE[4]
00  //  5 x41y119 CPE[5]
00  //  6 x41y119 CPE[6]
00  //  7 x41y119 CPE[7]
00  //  8 x41y119 CPE[8]
00  //  9 x41y119 CPE[9]
00  // 10 x41y120 CPE[0]
00  // 11 x41y120 CPE[1]
00  // 12 x41y120 CPE[2]
00  // 13 x41y120 CPE[3]
00  // 14 x41y120 CPE[4]
00  // 15 x41y120 CPE[5]
00  // 16 x41y120 CPE[6]
00  // 17 x41y120 CPE[7]
00  // 18 x41y120 CPE[8]
00  // 19 x41y120 CPE[9]
00  // 20 x42y119 CPE[0]  _a59  C_ORAND////    
00  // 21 x42y119 CPE[1]
00  // 22 x42y119 CPE[2]
00  // 23 x42y119 CPE[3]
00  // 24 x42y119 CPE[4]
00  // 25 x42y119 CPE[5]
00  // 26 x42y119 CPE[6]
00  // 27 x42y119 CPE[7]
00  // 28 x42y119 CPE[8]
00  // 29 x42y119 CPE[9]
00  // 30 x42y120 CPE[0]  _a39  C_AND////    _a336  C_////Bridge
00  // 31 x42y120 CPE[1]
00  // 32 x42y120 CPE[2]
00  // 33 x42y120 CPE[3]
00  // 34 x42y120 CPE[4]
00  // 35 x42y120 CPE[5]
00  // 36 x42y120 CPE[6]
00  // 37 x42y120 CPE[7]
00  // 38 x42y120 CPE[8]
00  // 39 x42y120 CPE[9]
03  // 40 x41y119 INMUX plane 2,1
01  // 41 x41y119 INMUX plane 4,3
10  // 42 x41y119 INMUX plane 6,5
00  // 43 x41y119 INMUX plane 8,7
03  // 44 x41y119 INMUX plane 10,9
04  // 45 x41y119 INMUX plane 12,11
10  // 46 x41y120 INMUX plane 2,1
00  // 47 x41y120 INMUX plane 4,3
00  // 48 x41y120 INMUX plane 6,5
08  // 49 x41y120 INMUX plane 8,7
08  // 50 x41y120 INMUX plane 10,9
00  // 51 x41y120 INMUX plane 12,11
30  // 52 x42y119 INMUX plane 2,1
07  // 53 x42y119 INMUX plane 4,3
41  // 54 x42y119 INMUX plane 6,5
08  // 55 x42y119 INMUX plane 8,7
91  // 56 x42y119 INMUX plane 10,9
2D  // 57 x42y119 INMUX plane 12,11
00  // 58 x42y120 INMUX plane 2,1
08  // 59 x42y120 INMUX plane 4,3
77  // 60 x42y120 INMUX plane 6,5
01  // 61 x42y120 INMUX plane 8,7
45  // 62 x42y120 INMUX plane 10,9
E0  // 63 x42y120 INMUX plane 12,11
98  // 64 x42y120 SB_BIG plane 1
14  // 65 x42y120 SB_BIG plane 1
00  // 66 x42y120 SB_DRIVE plane 2,1
CE  // 67 x42y120 SB_BIG plane 2
00  // 68 x42y120 SB_BIG plane 2
48  // 69 x42y120 SB_BIG plane 3
22  // 70 x42y120 SB_BIG plane 3
00  // 71 x42y120 SB_DRIVE plane 4,3
22  // 72 x42y120 SB_BIG plane 4
20  // 73 x42y120 SB_BIG plane 4
13  // 74 x42y120 SB_BIG plane 5
04  // 75 x42y120 SB_BIG plane 5
00  // 76 x42y120 SB_DRIVE plane 6,5
02  // 77 x42y120 SB_BIG plane 6
14  // 78 x42y120 SB_BIG plane 6
D1  // 79 x42y120 SB_BIG plane 7
42  // 80 x42y120 SB_BIG plane 7
00  // 81 x42y120 SB_DRIVE plane 8,7
48  // 82 x42y120 SB_BIG plane 8
12  // 83 x42y120 SB_BIG plane 8
00  // 84 x42y120 SB_BIG plane 9
00  // 85 x42y120 SB_BIG plane 9
00  // 86 x42y120 SB_DRIVE plane 10,9
00  // 87 x42y120 SB_BIG plane 10
00  // 88 x42y120 SB_BIG plane 10
C0  // 89 x42y120 SB_BIG plane 11
01  // 90 x42y120 SB_BIG plane 11
00  // 91 x42y120 SB_DRIVE plane 12,11
21  // 92 x42y120 SB_BIG plane 12
00  // 93 x42y120 SB_BIG plane 12
69  // 94 x41y119 SB_SML plane 1
11  // 95 x41y119 SB_SML plane 2,1
06  // 96 x41y119 SB_SML plane 2
A8  // 97 x41y119 SB_SML plane 3
C2  // 98 x41y119 SB_SML plane 4,3
25  // 99 x41y119 SB_SML plane 4
9C  // 100 x41y119 SB_SML plane 5
14  // 101 x41y119 SB_SML plane 6,5
0D  // 102 x41y119 SB_SML plane 6
B9  // 103 x41y119 SB_SML plane 7
80  // 104 x41y119 SB_SML plane 8,7
2A  // 105 x41y119 SB_SML plane 8
00  // 106 x41y119 SB_SML plane 9
60  // 107 x41y119 SB_SML plane 10,9
02  // 108 x41y119 SB_SML plane 10
0E  // 109 x41y119 SB_SML plane 11
EA // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x43y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 86B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3C // y_sel: 119
70 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 86C1
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x43y119 CPE[0]  _a63  C_ORAND////    
00  //  1 x43y119 CPE[1]
00  //  2 x43y119 CPE[2]
00  //  3 x43y119 CPE[3]
00  //  4 x43y119 CPE[4]
00  //  5 x43y119 CPE[5]
00  //  6 x43y119 CPE[6]
00  //  7 x43y119 CPE[7]
00  //  8 x43y119 CPE[8]
00  //  9 x43y119 CPE[9]
00  // 10 x43y120 CPE[0]  net1 = net2: _a249  C_AND///AND/
00  // 11 x43y120 CPE[1]
00  // 12 x43y120 CPE[2]
00  // 13 x43y120 CPE[3]
00  // 14 x43y120 CPE[4]
00  // 15 x43y120 CPE[5]
00  // 16 x43y120 CPE[6]
00  // 17 x43y120 CPE[7]
00  // 18 x43y120 CPE[8]
00  // 19 x43y120 CPE[9]
00  // 20 x44y119 CPE[0]  _a31  C_AND/D///    
00  // 21 x44y119 CPE[1]
00  // 22 x44y119 CPE[2]
00  // 23 x44y119 CPE[3]
00  // 24 x44y119 CPE[4]
00  // 25 x44y119 CPE[5]
00  // 26 x44y119 CPE[6]
00  // 27 x44y119 CPE[7]
00  // 28 x44y119 CPE[8]
00  // 29 x44y119 CPE[9]
00  // 30 x44y120 CPE[0]
00  // 31 x44y120 CPE[1]
00  // 32 x44y120 CPE[2]
00  // 33 x44y120 CPE[3]
00  // 34 x44y120 CPE[4]
00  // 35 x44y120 CPE[5]
00  // 36 x44y120 CPE[6]
00  // 37 x44y120 CPE[7]
00  // 38 x44y120 CPE[8]
00  // 39 x44y120 CPE[9]
3E  // 40 x43y119 INMUX plane 2,1
3F  // 41 x43y119 INMUX plane 4,3
20  // 42 x43y119 INMUX plane 6,5
14  // 43 x43y119 INMUX plane 8,7
21  // 44 x43y119 INMUX plane 10,9
20  // 45 x43y119 INMUX plane 12,11
0C  // 46 x43y120 INMUX plane 2,1
30  // 47 x43y120 INMUX plane 4,3
3F  // 48 x43y120 INMUX plane 6,5
20  // 49 x43y120 INMUX plane 8,7
0C  // 50 x43y120 INMUX plane 10,9
03  // 51 x43y120 INMUX plane 12,11
18  // 52 x44y119 INMUX plane 2,1
24  // 53 x44y119 INMUX plane 4,3
04  // 54 x44y119 INMUX plane 6,5
36  // 55 x44y119 INMUX plane 8,7
23  // 56 x44y119 INMUX plane 10,9
C4  // 57 x44y119 INMUX plane 12,11
01  // 58 x44y120 INMUX plane 2,1
00  // 59 x44y120 INMUX plane 4,3
00  // 60 x44y120 INMUX plane 6,5
C0  // 61 x44y120 INMUX plane 8,7
00  // 62 x44y120 INMUX plane 10,9
C8  // 63 x44y120 INMUX plane 12,11
48  // 64 x43y119 SB_BIG plane 1
12  // 65 x43y119 SB_BIG plane 1
00  // 66 x43y119 SB_DRIVE plane 2,1
60  // 67 x43y119 SB_BIG plane 2
24  // 68 x43y119 SB_BIG plane 2
48  // 69 x43y119 SB_BIG plane 3
12  // 70 x43y119 SB_BIG plane 3
00  // 71 x43y119 SB_DRIVE plane 4,3
C0  // 72 x43y119 SB_BIG plane 4
00  // 73 x43y119 SB_BIG plane 4
5E  // 74 x43y119 SB_BIG plane 5
24  // 75 x43y119 SB_BIG plane 5
00  // 76 x43y119 SB_DRIVE plane 6,5
48  // 77 x43y119 SB_BIG plane 6
12  // 78 x43y119 SB_BIG plane 6
9B  // 79 x43y119 SB_BIG plane 7
04  // 80 x43y119 SB_BIG plane 7
00  // 81 x43y119 SB_DRIVE plane 8,7
04  // 82 x43y119 SB_BIG plane 8
10  // 83 x43y119 SB_BIG plane 8
00  // 84 x43y119 SB_BIG plane 9
00  // 85 x43y119 SB_BIG plane 9
00  // 86 x43y119 SB_DRIVE plane 10,9
C0  // 87 x43y119 SB_BIG plane 10
00  // 88 x43y119 SB_BIG plane 10
00  // 89 x43y119 SB_BIG plane 11
00  // 90 x43y119 SB_BIG plane 11
00  // 91 x43y119 SB_DRIVE plane 12,11
00  // 92 x43y119 SB_BIG plane 12
00  // 93 x43y119 SB_BIG plane 12
A8  // 94 x44y120 SB_SML plane 1
84  // 95 x44y120 SB_SML plane 2,1
0A  // 96 x44y120 SB_SML plane 2
A8  // 97 x44y120 SB_SML plane 3
02  // 98 x44y120 SB_SML plane 4,3
00  // 99 x44y120 SB_SML plane 4
A8  // 100 x44y120 SB_SML plane 5
42  // 101 x44y120 SB_SML plane 6,5
25  // 102 x44y120 SB_SML plane 6
A8  // 103 x44y120 SB_SML plane 7
82  // 104 x44y120 SB_SML plane 8,7
01  // 105 x44y120 SB_SML plane 8
60  // 106 x44y120 SB_SML plane 9
04  // 107 x44y120 SB_SML plane 10,9
2E // -- CRC low byte
CC // -- CRC high byte


// Config Latches on x45y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8733     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3C // y_sel: 119
A8 // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 873B
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y119 CPE[0]
00  //  1 x45y119 CPE[1]
00  //  2 x45y119 CPE[2]
00  //  3 x45y119 CPE[3]
00  //  4 x45y119 CPE[4]
00  //  5 x45y119 CPE[5]
00  //  6 x45y119 CPE[6]
00  //  7 x45y119 CPE[7]
00  //  8 x45y119 CPE[8]
00  //  9 x45y119 CPE[9]
00  // 10 x45y120 CPE[0]
00  // 11 x45y120 CPE[1]
00  // 12 x45y120 CPE[2]
00  // 13 x45y120 CPE[3]
00  // 14 x45y120 CPE[4]
00  // 15 x45y120 CPE[5]
00  // 16 x45y120 CPE[6]
00  // 17 x45y120 CPE[7]
00  // 18 x45y120 CPE[8]
00  // 19 x45y120 CPE[9]
00  // 20 x46y119 CPE[0]
00  // 21 x46y119 CPE[1]
00  // 22 x46y119 CPE[2]
00  // 23 x46y119 CPE[3]
00  // 24 x46y119 CPE[4]
00  // 25 x46y119 CPE[5]
00  // 26 x46y119 CPE[6]
00  // 27 x46y119 CPE[7]
00  // 28 x46y119 CPE[8]
00  // 29 x46y119 CPE[9]
00  // 30 x46y120 CPE[0]  _a327  C_////Bridge
00  // 31 x46y120 CPE[1]
00  // 32 x46y120 CPE[2]
00  // 33 x46y120 CPE[3]
00  // 34 x46y120 CPE[4]
00  // 35 x46y120 CPE[5]
00  // 36 x46y120 CPE[6]
00  // 37 x46y120 CPE[7]
00  // 38 x46y120 CPE[8]
00  // 39 x46y120 CPE[9]
0C  // 40 x45y119 INMUX plane 2,1
00  // 41 x45y119 INMUX plane 4,3
00  // 42 x45y119 INMUX plane 6,5
00  // 43 x45y119 INMUX plane 8,7
00  // 44 x45y119 INMUX plane 10,9
00  // 45 x45y119 INMUX plane 12,11
00  // 46 x45y120 INMUX plane 2,1
00  // 47 x45y120 INMUX plane 4,3
00  // 48 x45y120 INMUX plane 6,5
08  // 49 x45y120 INMUX plane 8,7
00  // 50 x45y120 INMUX plane 10,9
00  // 51 x45y120 INMUX plane 12,11
00  // 52 x46y119 INMUX plane 2,1
00  // 53 x46y119 INMUX plane 4,3
00  // 54 x46y119 INMUX plane 6,5
00  // 55 x46y119 INMUX plane 8,7
00  // 56 x46y119 INMUX plane 10,9
00  // 57 x46y119 INMUX plane 12,11
04  // 58 x46y120 INMUX plane 2,1
00  // 59 x46y120 INMUX plane 4,3
00  // 60 x46y120 INMUX plane 6,5
08  // 61 x46y120 INMUX plane 8,7
00  // 62 x46y120 INMUX plane 10,9
00  // 63 x46y120 INMUX plane 12,11
00  // 64 x46y120 SB_BIG plane 1
00  // 65 x46y120 SB_BIG plane 1
00  // 66 x46y120 SB_DRIVE plane 2,1
00  // 67 x46y120 SB_BIG plane 2
00  // 68 x46y120 SB_BIG plane 2
00  // 69 x46y120 SB_BIG plane 3
00  // 70 x46y120 SB_BIG plane 3
00  // 71 x46y120 SB_DRIVE plane 4,3
48  // 72 x46y120 SB_BIG plane 4
12  // 73 x46y120 SB_BIG plane 4
00  // 74 x46y120 SB_BIG plane 5
00  // 75 x46y120 SB_BIG plane 5
00  // 76 x46y120 SB_DRIVE plane 6,5
00  // 77 x46y120 SB_BIG plane 6
00  // 78 x46y120 SB_BIG plane 6
00  // 79 x46y120 SB_BIG plane 7
00  // 80 x46y120 SB_BIG plane 7
00  // 81 x46y120 SB_DRIVE plane 8,7
48  // 82 x46y120 SB_BIG plane 8
12  // 83 x46y120 SB_BIG plane 8
00  // 84 x46y120 SB_BIG plane 9
00  // 85 x46y120 SB_BIG plane 9
00  // 86 x46y120 SB_DRIVE plane 10,9
00  // 87 x46y120 SB_BIG plane 10
00  // 88 x46y120 SB_BIG plane 10
00  // 89 x46y120 SB_BIG plane 11
00  // 90 x46y120 SB_BIG plane 11
00  // 91 x46y120 SB_DRIVE plane 12,11
00  // 92 x46y120 SB_BIG plane 12
00  // 93 x46y120 SB_BIG plane 12
00  // 94 x45y119 SB_SML plane 1
00  // 95 x45y119 SB_SML plane 2,1
00  // 96 x45y119 SB_SML plane 2
00  // 97 x45y119 SB_SML plane 3
80  // 98 x45y119 SB_SML plane 4,3
2A  // 99 x45y119 SB_SML plane 4
00  // 100 x45y119 SB_SML plane 5
00  // 101 x45y119 SB_SML plane 6,5
00  // 102 x45y119 SB_SML plane 6
00  // 103 x45y119 SB_SML plane 7
80  // 104 x45y119 SB_SML plane 8,7
22  // 105 x45y119 SB_SML plane 8
F6 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 87AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 87B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8829     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8831
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 88A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3D // y_sel: 121
A8 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88AF
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x27y121 CPE[0]
00  //  1 x27y121 CPE[1]
00  //  2 x27y121 CPE[2]
00  //  3 x27y121 CPE[3]
00  //  4 x27y121 CPE[4]
00  //  5 x27y121 CPE[5]
00  //  6 x27y121 CPE[6]
00  //  7 x27y121 CPE[7]
00  //  8 x27y121 CPE[8]
00  //  9 x27y121 CPE[9]
00  // 10 x27y122 CPE[0]
00  // 11 x27y122 CPE[1]
00  // 12 x27y122 CPE[2]
00  // 13 x27y122 CPE[3]
00  // 14 x27y122 CPE[4]
00  // 15 x27y122 CPE[5]
00  // 16 x27y122 CPE[6]
00  // 17 x27y122 CPE[7]
00  // 18 x27y122 CPE[8]
00  // 19 x27y122 CPE[9]
00  // 20 x28y121 CPE[0]
00  // 21 x28y121 CPE[1]
00  // 22 x28y121 CPE[2]
00  // 23 x28y121 CPE[3]
00  // 24 x28y121 CPE[4]
00  // 25 x28y121 CPE[5]
00  // 26 x28y121 CPE[6]
00  // 27 x28y121 CPE[7]
00  // 28 x28y121 CPE[8]
00  // 29 x28y121 CPE[9]
00  // 30 x28y122 CPE[0]
00  // 31 x28y122 CPE[1]
00  // 32 x28y122 CPE[2]
00  // 33 x28y122 CPE[3]
00  // 34 x28y122 CPE[4]
00  // 35 x28y122 CPE[5]
00  // 36 x28y122 CPE[6]
00  // 37 x28y122 CPE[7]
00  // 38 x28y122 CPE[8]
00  // 39 x28y122 CPE[9]
00  // 40 x27y121 INMUX plane 2,1
00  // 41 x27y121 INMUX plane 4,3
00  // 42 x27y121 INMUX plane 6,5
00  // 43 x27y121 INMUX plane 8,7
00  // 44 x27y121 INMUX plane 10,9
00  // 45 x27y121 INMUX plane 12,11
00  // 46 x27y122 INMUX plane 2,1
00  // 47 x27y122 INMUX plane 4,3
00  // 48 x27y122 INMUX plane 6,5
00  // 49 x27y122 INMUX plane 8,7
00  // 50 x27y122 INMUX plane 10,9
00  // 51 x27y122 INMUX plane 12,11
00  // 52 x28y121 INMUX plane 2,1
00  // 53 x28y121 INMUX plane 4,3
00  // 54 x28y121 INMUX plane 6,5
00  // 55 x28y121 INMUX plane 8,7
00  // 56 x28y121 INMUX plane 10,9
00  // 57 x28y121 INMUX plane 12,11
00  // 58 x28y122 INMUX plane 2,1
10  // 59 x28y122 INMUX plane 4,3
00  // 60 x28y122 INMUX plane 6,5
00  // 61 x28y122 INMUX plane 8,7
08  // 62 x28y122 INMUX plane 10,9
98 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x29y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 88F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3D // y_sel: 121
70 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88FC
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y121 CPE[0]  net1 = net2: _a121  C_ADDF2///ADDF2/
00  //  1 x29y121 CPE[1]
00  //  2 x29y121 CPE[2]
00  //  3 x29y121 CPE[3]
00  //  4 x29y121 CPE[4]
00  //  5 x29y121 CPE[5]
00  //  6 x29y121 CPE[6]
00  //  7 x29y121 CPE[7]
00  //  8 x29y121 CPE[8]
00  //  9 x29y121 CPE[9]
00  // 10 x29y122 CPE[0]  net1 = net2: _a4  C_AND/D//AND/D
00  // 11 x29y122 CPE[1]
00  // 12 x29y122 CPE[2]
00  // 13 x29y122 CPE[3]
00  // 14 x29y122 CPE[4]
00  // 15 x29y122 CPE[5]
00  // 16 x29y122 CPE[6]
00  // 17 x29y122 CPE[7]
00  // 18 x29y122 CPE[8]
00  // 19 x29y122 CPE[9]
00  // 20 x30y121 CPE[0]
00  // 21 x30y121 CPE[1]
00  // 22 x30y121 CPE[2]
00  // 23 x30y121 CPE[3]
00  // 24 x30y121 CPE[4]
00  // 25 x30y121 CPE[5]
00  // 26 x30y121 CPE[6]
00  // 27 x30y121 CPE[7]
00  // 28 x30y121 CPE[8]
00  // 29 x30y121 CPE[9]
00  // 30 x30y122 CPE[0]
00  // 31 x30y122 CPE[1]
00  // 32 x30y122 CPE[2]
00  // 33 x30y122 CPE[3]
00  // 34 x30y122 CPE[4]
00  // 35 x30y122 CPE[5]
00  // 36 x30y122 CPE[6]
00  // 37 x30y122 CPE[7]
00  // 38 x30y122 CPE[8]
00  // 39 x30y122 CPE[9]
04  // 40 x29y121 INMUX plane 2,1
28  // 41 x29y121 INMUX plane 4,3
06  // 42 x29y121 INMUX plane 6,5
01  // 43 x29y121 INMUX plane 8,7
00  // 44 x29y121 INMUX plane 10,9
00  // 45 x29y121 INMUX plane 12,11
10  // 46 x29y122 INMUX plane 2,1
08  // 47 x29y122 INMUX plane 4,3
01  // 48 x29y122 INMUX plane 6,5
30  // 49 x29y122 INMUX plane 8,7
0B  // 50 x29y122 INMUX plane 10,9
05  // 51 x29y122 INMUX plane 12,11
19  // 52 x30y121 INMUX plane 2,1
10  // 53 x30y121 INMUX plane 4,3
83  // 54 x30y121 INMUX plane 6,5
93  // 55 x30y121 INMUX plane 8,7
84  // 56 x30y121 INMUX plane 10,9
80  // 57 x30y121 INMUX plane 12,11
00  // 58 x30y122 INMUX plane 2,1
28  // 59 x30y122 INMUX plane 4,3
80  // 60 x30y122 INMUX plane 6,5
44  // 61 x30y122 INMUX plane 8,7
80  // 62 x30y122 INMUX plane 10,9
80  // 63 x30y122 INMUX plane 12,11
80  // 64 x29y121 SB_BIG plane 1
24  // 65 x29y121 SB_BIG plane 1
00  // 66 x29y121 SB_DRIVE plane 2,1
48  // 67 x29y121 SB_BIG plane 2
02  // 68 x29y121 SB_BIG plane 2
00  // 69 x29y121 SB_BIG plane 3
00  // 70 x29y121 SB_BIG plane 3
00  // 71 x29y121 SB_DRIVE plane 4,3
80  // 72 x29y121 SB_BIG plane 4
00  // 73 x29y121 SB_BIG plane 4
88  // 74 x29y121 SB_BIG plane 5
02  // 75 x29y121 SB_BIG plane 5
00  // 76 x29y121 SB_DRIVE plane 6,5
48  // 77 x29y121 SB_BIG plane 6
12  // 78 x29y121 SB_BIG plane 6
00  // 79 x29y121 SB_BIG plane 7
00  // 80 x29y121 SB_BIG plane 7
00  // 81 x29y121 SB_DRIVE plane 8,7
00  // 82 x29y121 SB_BIG plane 8
00  // 83 x29y121 SB_BIG plane 8
00  // 84 x29y121 SB_BIG plane 9
00  // 85 x29y121 SB_BIG plane 9
00  // 86 x29y121 SB_DRIVE plane 10,9
80  // 87 x29y121 SB_BIG plane 10
00  // 88 x29y121 SB_BIG plane 10
00  // 89 x29y121 SB_BIG plane 11
00  // 90 x29y121 SB_BIG plane 11
00  // 91 x29y121 SB_DRIVE plane 12,11
00  // 92 x29y121 SB_BIG plane 12
00  // 93 x29y121 SB_BIG plane 12
36  // 94 x30y122 SB_SML plane 1
14  // 95 x30y122 SB_SML plane 2,1
0D  // 96 x30y122 SB_SML plane 2
00  // 97 x30y122 SB_SML plane 3
04  // 98 x30y122 SB_SML plane 4,3
18  // 99 x30y122 SB_SML plane 4
D2  // 100 x30y122 SB_SML plane 5
83  // 101 x30y122 SB_SML plane 6,5
2A  // 102 x30y122 SB_SML plane 6
00  // 103 x30y122 SB_SML plane 7
04  // 104 x30y122 SB_SML plane 8,7
00  // 105 x30y122 SB_SML plane 8
00  // 106 x30y122 SB_SML plane 9
04  // 107 x30y122 SB_SML plane 10,9
2D // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x31y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 896E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3D // y_sel: 121
29 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8976
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y121 CPE[0]  _a80  C_ORAND////    
00  //  1 x31y121 CPE[1]
00  //  2 x31y121 CPE[2]
00  //  3 x31y121 CPE[3]
00  //  4 x31y121 CPE[4]
00  //  5 x31y121 CPE[5]
00  //  6 x31y121 CPE[6]
00  //  7 x31y121 CPE[7]
00  //  8 x31y121 CPE[8]
00  //  9 x31y121 CPE[9]
00  // 10 x31y122 CPE[0]  _a51  C_///ORAND/
00  // 11 x31y122 CPE[1]
00  // 12 x31y122 CPE[2]
00  // 13 x31y122 CPE[3]
00  // 14 x31y122 CPE[4]
00  // 15 x31y122 CPE[5]
00  // 16 x31y122 CPE[6]
00  // 17 x31y122 CPE[7]
00  // 18 x31y122 CPE[8]
00  // 19 x31y122 CPE[9]
00  // 20 x32y121 CPE[0]  net1 = net2: _a114  C_ADDF2///ADDF2/
00  // 21 x32y121 CPE[1]
00  // 22 x32y121 CPE[2]
00  // 23 x32y121 CPE[3]
00  // 24 x32y121 CPE[4]
00  // 25 x32y121 CPE[5]
00  // 26 x32y121 CPE[6]
00  // 27 x32y121 CPE[7]
00  // 28 x32y121 CPE[8]
00  // 29 x32y121 CPE[9]
00  // 30 x32y122 CPE[0]  _a272  C_Route1////    _a335  C_////Bridge
00  // 31 x32y122 CPE[1]
00  // 32 x32y122 CPE[2]
00  // 33 x32y122 CPE[3]
00  // 34 x32y122 CPE[4]
00  // 35 x32y122 CPE[5]
00  // 36 x32y122 CPE[6]
00  // 37 x32y122 CPE[7]
00  // 38 x32y122 CPE[8]
00  // 39 x32y122 CPE[9]
11  // 40 x31y121 INMUX plane 2,1
09  // 41 x31y121 INMUX plane 4,3
0F  // 42 x31y121 INMUX plane 6,5
05  // 43 x31y121 INMUX plane 8,7
05  // 44 x31y121 INMUX plane 10,9
19  // 45 x31y121 INMUX plane 12,11
07  // 46 x31y122 INMUX plane 2,1
2B  // 47 x31y122 INMUX plane 4,3
00  // 48 x31y122 INMUX plane 6,5
00  // 49 x31y122 INMUX plane 8,7
04  // 50 x31y122 INMUX plane 10,9
01  // 51 x31y122 INMUX plane 12,11
02  // 52 x32y121 INMUX plane 2,1
20  // 53 x32y121 INMUX plane 4,3
38  // 54 x32y121 INMUX plane 6,5
59  // 55 x32y121 INMUX plane 8,7
18  // 56 x32y121 INMUX plane 10,9
24  // 57 x32y121 INMUX plane 12,11
02  // 58 x32y122 INMUX plane 2,1
00  // 59 x32y122 INMUX plane 4,3
00  // 60 x32y122 INMUX plane 6,5
45  // 61 x32y122 INMUX plane 8,7
02  // 62 x32y122 INMUX plane 10,9
44  // 63 x32y122 INMUX plane 12,11
92  // 64 x32y122 SB_BIG plane 1
1A  // 65 x32y122 SB_BIG plane 1
08  // 66 x32y122 SB_DRIVE plane 2,1
48  // 67 x32y122 SB_BIG plane 2
12  // 68 x32y122 SB_BIG plane 2
92  // 69 x32y122 SB_BIG plane 3
18  // 70 x32y122 SB_BIG plane 3
00  // 71 x32y122 SB_DRIVE plane 4,3
03  // 72 x32y122 SB_BIG plane 4
06  // 73 x32y122 SB_BIG plane 4
92  // 74 x32y122 SB_BIG plane 5
2A  // 75 x32y122 SB_BIG plane 5
00  // 76 x32y122 SB_DRIVE plane 6,5
48  // 77 x32y122 SB_BIG plane 6
12  // 78 x32y122 SB_BIG plane 6
48  // 79 x32y122 SB_BIG plane 7
12  // 80 x32y122 SB_BIG plane 7
00  // 81 x32y122 SB_DRIVE plane 8,7
08  // 82 x32y122 SB_BIG plane 8
02  // 83 x32y122 SB_BIG plane 8
48  // 84 x32y122 SB_BIG plane 9
22  // 85 x32y122 SB_BIG plane 9
00  // 86 x32y122 SB_DRIVE plane 10,9
94  // 87 x32y122 SB_BIG plane 10
14  // 88 x32y122 SB_BIG plane 10
48  // 89 x32y122 SB_BIG plane 11
12  // 90 x32y122 SB_BIG plane 11
00  // 91 x32y122 SB_DRIVE plane 12,11
48  // 92 x32y122 SB_BIG plane 12
12  // 93 x32y122 SB_BIG plane 12
A8  // 94 x31y121 SB_SML plane 1
84  // 95 x31y121 SB_SML plane 2,1
2A  // 96 x31y121 SB_SML plane 2
A8  // 97 x31y121 SB_SML plane 3
42  // 98 x31y121 SB_SML plane 4,3
4F  // 99 x31y121 SB_SML plane 4
D4  // 100 x31y121 SB_SML plane 5
13  // 101 x31y121 SB_SML plane 6,5
2A  // 102 x31y121 SB_SML plane 6
A8  // 103 x31y121 SB_SML plane 7
82  // 104 x31y121 SB_SML plane 8,7
3A  // 105 x31y121 SB_SML plane 8
A8  // 106 x31y121 SB_SML plane 9
82  // 107 x31y121 SB_SML plane 10,9
2A  // 108 x31y121 SB_SML plane 10
C8  // 109 x31y121 SB_SML plane 11
12  // 110 x31y121 SB_SML plane 12,11
2A  // 111 x31y121 SB_SML plane 12
A5 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x33y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 89EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3D // y_sel: 121
F1 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 89F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y121 CPE[0]  _a154  C_/C_0_1///    _a313  C_////Bridge
00  //  1 x33y121 CPE[1]
00  //  2 x33y121 CPE[2]
00  //  3 x33y121 CPE[3]
00  //  4 x33y121 CPE[4]
00  //  5 x33y121 CPE[5]
00  //  6 x33y121 CPE[6]
00  //  7 x33y121 CPE[7]
00  //  8 x33y121 CPE[8]
00  //  9 x33y121 CPE[9]
00  // 10 x33y122 CPE[0]  net1 = net2: _a148  C_ADDF2/D//ADDF2/
00  // 11 x33y122 CPE[1]
00  // 12 x33y122 CPE[2]
00  // 13 x33y122 CPE[3]
00  // 14 x33y122 CPE[4]
00  // 15 x33y122 CPE[5]
00  // 16 x33y122 CPE[6]
00  // 17 x33y122 CPE[7]
00  // 18 x33y122 CPE[8]
00  // 19 x33y122 CPE[9]
00  // 20 x34y121 CPE[0]  _a138  C_ADDF/D///    
00  // 21 x34y121 CPE[1]
00  // 22 x34y121 CPE[2]
00  // 23 x34y121 CPE[3]
00  // 24 x34y121 CPE[4]
00  // 25 x34y121 CPE[5]
00  // 26 x34y121 CPE[6]
00  // 27 x34y121 CPE[7]
00  // 28 x34y121 CPE[8]
00  // 29 x34y121 CPE[9]
00  // 30 x34y122 CPE[0]  _a259  C_///OR/
00  // 31 x34y122 CPE[1]
00  // 32 x34y122 CPE[2]
00  // 33 x34y122 CPE[3]
00  // 34 x34y122 CPE[4]
00  // 35 x34y122 CPE[5]
00  // 36 x34y122 CPE[6]
00  // 37 x34y122 CPE[7]
00  // 38 x34y122 CPE[8]
00  // 39 x34y122 CPE[9]
05  // 40 x33y121 INMUX plane 2,1
30  // 41 x33y121 INMUX plane 4,3
10  // 42 x33y121 INMUX plane 6,5
10  // 43 x33y121 INMUX plane 8,7
00  // 44 x33y121 INMUX plane 10,9
08  // 45 x33y121 INMUX plane 12,11
00  // 46 x33y122 INMUX plane 2,1
28  // 47 x33y122 INMUX plane 4,3
10  // 48 x33y122 INMUX plane 6,5
38  // 49 x33y122 INMUX plane 8,7
2B  // 50 x33y122 INMUX plane 10,9
24  // 51 x33y122 INMUX plane 12,11
08  // 52 x34y121 INMUX plane 2,1
03  // 53 x34y121 INMUX plane 4,3
99  // 54 x34y121 INMUX plane 6,5
42  // 55 x34y121 INMUX plane 8,7
80  // 56 x34y121 INMUX plane 10,9
C5  // 57 x34y121 INMUX plane 12,11
03  // 58 x34y122 INMUX plane 2,1
0E  // 59 x34y122 INMUX plane 4,3
80  // 60 x34y122 INMUX plane 6,5
C5  // 61 x34y122 INMUX plane 8,7
83  // 62 x34y122 INMUX plane 10,9
C0  // 63 x34y122 INMUX plane 12,11
92  // 64 x33y121 SB_BIG plane 1
18  // 65 x33y121 SB_BIG plane 1
00  // 66 x33y121 SB_DRIVE plane 2,1
03  // 67 x33y121 SB_BIG plane 2
18  // 68 x33y121 SB_BIG plane 2
48  // 69 x33y121 SB_BIG plane 3
12  // 70 x33y121 SB_BIG plane 3
80  // 71 x33y121 SB_DRIVE plane 4,3
96  // 72 x33y121 SB_BIG plane 4
14  // 73 x33y121 SB_BIG plane 4
C9  // 74 x33y121 SB_BIG plane 5
34  // 75 x33y121 SB_BIG plane 5
00  // 76 x33y121 SB_DRIVE plane 6,5
51  // 77 x33y121 SB_BIG plane 6
12  // 78 x33y121 SB_BIG plane 6
91  // 79 x33y121 SB_BIG plane 7
3A  // 80 x33y121 SB_BIG plane 7
00  // 81 x33y121 SB_DRIVE plane 8,7
48  // 82 x33y121 SB_BIG plane 8
12  // 83 x33y121 SB_BIG plane 8
0B  // 84 x33y121 SB_BIG plane 9
45  // 85 x33y121 SB_BIG plane 9
00  // 86 x33y121 SB_DRIVE plane 10,9
41  // 87 x33y121 SB_BIG plane 10
12  // 88 x33y121 SB_BIG plane 10
48  // 89 x33y121 SB_BIG plane 11
12  // 90 x33y121 SB_BIG plane 11
00  // 91 x33y121 SB_DRIVE plane 12,11
48  // 92 x33y121 SB_BIG plane 12
12  // 93 x33y121 SB_BIG plane 12
D3  // 94 x34y122 SB_SML plane 1
84  // 95 x34y122 SB_SML plane 2,1
0A  // 96 x34y122 SB_SML plane 2
A8  // 97 x34y122 SB_SML plane 3
80  // 98 x34y122 SB_SML plane 4,3
04  // 99 x34y122 SB_SML plane 4
08  // 100 x34y122 SB_SML plane 5
12  // 101 x34y122 SB_SML plane 6,5
00  // 102 x34y122 SB_SML plane 6
D2  // 103 x34y122 SB_SML plane 7
C3  // 104 x34y122 SB_SML plane 8,7
5C  // 105 x34y122 SB_SML plane 8
28  // 106 x34y122 SB_SML plane 9
83  // 107 x34y122 SB_SML plane 10,9
2C  // 108 x34y122 SB_SML plane 10
A8  // 109 x34y122 SB_SML plane 11
22  // 110 x34y122 SB_SML plane 12,11
53  // 111 x34y122 SB_SML plane 12
07 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x35y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A6A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3D // y_sel: 121
99 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A72
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y121 CPE[0]  _a55  C_AND////    _a45  C_///AND/
00  //  1 x35y121 CPE[1]
00  //  2 x35y121 CPE[2]
00  //  3 x35y121 CPE[3]
00  //  4 x35y121 CPE[4]
00  //  5 x35y121 CPE[5]
00  //  6 x35y121 CPE[6]
00  //  7 x35y121 CPE[7]
00  //  8 x35y121 CPE[8]
00  //  9 x35y121 CPE[9]
00  // 10 x35y122 CPE[0]  _a75  C_MX4b////    
00  // 11 x35y122 CPE[1]
00  // 12 x35y122 CPE[2]
00  // 13 x35y122 CPE[3]
00  // 14 x35y122 CPE[4]
00  // 15 x35y122 CPE[5]
00  // 16 x35y122 CPE[6]
00  // 17 x35y122 CPE[7]
00  // 18 x35y122 CPE[8]
00  // 19 x35y122 CPE[9]
00  // 20 x36y121 CPE[0]  _a234  C_MX4b////    
00  // 21 x36y121 CPE[1]
00  // 22 x36y121 CPE[2]
00  // 23 x36y121 CPE[3]
00  // 24 x36y121 CPE[4]
00  // 25 x36y121 CPE[5]
00  // 26 x36y121 CPE[6]
00  // 27 x36y121 CPE[7]
00  // 28 x36y121 CPE[8]
00  // 29 x36y121 CPE[9]
00  // 30 x36y122 CPE[0]  _a35  C_AND////    _a320  C_////Bridge
00  // 31 x36y122 CPE[1]
00  // 32 x36y122 CPE[2]
00  // 33 x36y122 CPE[3]
00  // 34 x36y122 CPE[4]
00  // 35 x36y122 CPE[5]
00  // 36 x36y122 CPE[6]
00  // 37 x36y122 CPE[7]
00  // 38 x36y122 CPE[8]
00  // 39 x36y122 CPE[9]
05  // 40 x35y121 INMUX plane 2,1
00  // 41 x35y121 INMUX plane 4,3
39  // 42 x35y121 INMUX plane 6,5
0C  // 43 x35y121 INMUX plane 8,7
21  // 44 x35y121 INMUX plane 10,9
01  // 45 x35y121 INMUX plane 12,11
22  // 46 x35y122 INMUX plane 2,1
05  // 47 x35y122 INMUX plane 4,3
0E  // 48 x35y122 INMUX plane 6,5
0C  // 49 x35y122 INMUX plane 8,7
20  // 50 x35y122 INMUX plane 10,9
01  // 51 x35y122 INMUX plane 12,11
05  // 52 x36y121 INMUX plane 2,1
25  // 53 x36y121 INMUX plane 4,3
13  // 54 x36y121 INMUX plane 6,5
55  // 55 x36y121 INMUX plane 8,7
58  // 56 x36y121 INMUX plane 10,9
E8  // 57 x36y121 INMUX plane 12,11
05  // 58 x36y122 INMUX plane 2,1
06  // 59 x36y122 INMUX plane 4,3
46  // 60 x36y122 INMUX plane 6,5
0D  // 61 x36y122 INMUX plane 8,7
48  // 62 x36y122 INMUX plane 10,9
C8  // 63 x36y122 INMUX plane 12,11
41  // 64 x36y122 SB_BIG plane 1
14  // 65 x36y122 SB_BIG plane 1
00  // 66 x36y122 SB_DRIVE plane 2,1
48  // 67 x36y122 SB_BIG plane 2
12  // 68 x36y122 SB_BIG plane 2
48  // 69 x36y122 SB_BIG plane 3
22  // 70 x36y122 SB_BIG plane 3
01  // 71 x36y122 SB_DRIVE plane 4,3
59  // 72 x36y122 SB_BIG plane 4
12  // 73 x36y122 SB_BIG plane 4
C9  // 74 x36y122 SB_BIG plane 5
04  // 75 x36y122 SB_BIG plane 5
00  // 76 x36y122 SB_DRIVE plane 6,5
50  // 77 x36y122 SB_BIG plane 6
14  // 78 x36y122 SB_BIG plane 6
48  // 79 x36y122 SB_BIG plane 7
12  // 80 x36y122 SB_BIG plane 7
00  // 81 x36y122 SB_DRIVE plane 8,7
13  // 82 x36y122 SB_BIG plane 8
04  // 83 x36y122 SB_BIG plane 8
48  // 84 x36y122 SB_BIG plane 9
18  // 85 x36y122 SB_BIG plane 9
00  // 86 x36y122 SB_DRIVE plane 10,9
48  // 87 x36y122 SB_BIG plane 10
12  // 88 x36y122 SB_BIG plane 10
48  // 89 x36y122 SB_BIG plane 11
12  // 90 x36y122 SB_BIG plane 11
00  // 91 x36y122 SB_DRIVE plane 12,11
81  // 92 x36y122 SB_BIG plane 12
30  // 93 x36y122 SB_BIG plane 12
A8  // 94 x35y121 SB_SML plane 1
84  // 95 x35y121 SB_SML plane 2,1
2A  // 96 x35y121 SB_SML plane 2
A8  // 97 x35y121 SB_SML plane 3
82  // 98 x35y121 SB_SML plane 4,3
2A  // 99 x35y121 SB_SML plane 4
92  // 100 x35y121 SB_SML plane 5
92  // 101 x35y121 SB_SML plane 6,5
2B  // 102 x35y121 SB_SML plane 6
A1  // 103 x35y121 SB_SML plane 7
43  // 104 x35y121 SB_SML plane 8,7
6F  // 105 x35y121 SB_SML plane 8
88  // 106 x35y121 SB_SML plane 9
12  // 107 x35y121 SB_SML plane 10,9
2A  // 108 x35y121 SB_SML plane 10
C8  // 109 x35y121 SB_SML plane 11
92  // 110 x35y121 SB_SML plane 12,11
17  // 111 x35y121 SB_SML plane 12
CD // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x37y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3D // y_sel: 121
41 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8AF0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y121 CPE[0]
00  //  1 x37y121 CPE[1]
00  //  2 x37y121 CPE[2]
00  //  3 x37y121 CPE[3]
00  //  4 x37y121 CPE[4]
00  //  5 x37y121 CPE[5]
00  //  6 x37y121 CPE[6]
00  //  7 x37y121 CPE[7]
00  //  8 x37y121 CPE[8]
00  //  9 x37y121 CPE[9]
00  // 10 x37y122 CPE[0]  _a324  C_////Bridge
00  // 11 x37y122 CPE[1]
00  // 12 x37y122 CPE[2]
00  // 13 x37y122 CPE[3]
00  // 14 x37y122 CPE[4]
00  // 15 x37y122 CPE[5]
00  // 16 x37y122 CPE[6]
00  // 17 x37y122 CPE[7]
00  // 18 x37y122 CPE[8]
00  // 19 x37y122 CPE[9]
00  // 20 x38y121 CPE[0]  net1 = net2: _a44  C_AND///AND/
00  // 21 x38y121 CPE[1]
00  // 22 x38y121 CPE[2]
00  // 23 x38y121 CPE[3]
00  // 24 x38y121 CPE[4]
00  // 25 x38y121 CPE[5]
00  // 26 x38y121 CPE[6]
00  // 27 x38y121 CPE[7]
00  // 28 x38y121 CPE[8]
00  // 29 x38y121 CPE[9]
00  // 30 x38y122 CPE[0]  _a230  C_MX4b////    
00  // 31 x38y122 CPE[1]
00  // 32 x38y122 CPE[2]
00  // 33 x38y122 CPE[3]
00  // 34 x38y122 CPE[4]
00  // 35 x38y122 CPE[5]
00  // 36 x38y122 CPE[6]
00  // 37 x38y122 CPE[7]
00  // 38 x38y122 CPE[8]
00  // 39 x38y122 CPE[9]
00  // 40 x37y121 INMUX plane 2,1
00  // 41 x37y121 INMUX plane 4,3
08  // 42 x37y121 INMUX plane 6,5
01  // 43 x37y121 INMUX plane 8,7
10  // 44 x37y121 INMUX plane 10,9
08  // 45 x37y121 INMUX plane 12,11
05  // 46 x37y122 INMUX plane 2,1
02  // 47 x37y122 INMUX plane 4,3
11  // 48 x37y122 INMUX plane 6,5
03  // 49 x37y122 INMUX plane 8,7
08  // 50 x37y122 INMUX plane 10,9
08  // 51 x37y122 INMUX plane 12,11
05  // 52 x38y121 INMUX plane 2,1
37  // 53 x38y121 INMUX plane 4,3
3E  // 54 x38y121 INMUX plane 6,5
0D  // 55 x38y121 INMUX plane 8,7
89  // 56 x38y121 INMUX plane 10,9
00  // 57 x38y121 INMUX plane 12,11
09  // 58 x38y122 INMUX plane 2,1
28  // 59 x38y122 INMUX plane 4,3
2C  // 60 x38y122 INMUX plane 6,5
17  // 61 x38y122 INMUX plane 8,7
00  // 62 x38y122 INMUX plane 10,9
15  // 63 x38y122 INMUX plane 12,11
00  // 64 x37y121 SB_BIG plane 1
00  // 65 x37y121 SB_BIG plane 1
00  // 66 x37y121 SB_DRIVE plane 2,1
59  // 67 x37y121 SB_BIG plane 2
12  // 68 x37y121 SB_BIG plane 2
48  // 69 x37y121 SB_BIG plane 3
12  // 70 x37y121 SB_BIG plane 3
00  // 71 x37y121 SB_DRIVE plane 4,3
48  // 72 x37y121 SB_BIG plane 4
12  // 73 x37y121 SB_BIG plane 4
0E  // 74 x37y121 SB_BIG plane 5
00  // 75 x37y121 SB_BIG plane 5
40  // 76 x37y121 SB_DRIVE plane 6,5
0E  // 77 x37y121 SB_BIG plane 6
34  // 78 x37y121 SB_BIG plane 6
90  // 79 x37y121 SB_BIG plane 7
08  // 80 x37y121 SB_BIG plane 7
02  // 81 x37y121 SB_DRIVE plane 8,7
48  // 82 x37y121 SB_BIG plane 8
18  // 83 x37y121 SB_BIG plane 8
03  // 84 x37y121 SB_BIG plane 9
40  // 85 x37y121 SB_BIG plane 9
00  // 86 x37y121 SB_DRIVE plane 10,9
92  // 87 x37y121 SB_BIG plane 10
26  // 88 x37y121 SB_BIG plane 10
0E  // 89 x37y121 SB_BIG plane 11
00  // 90 x37y121 SB_BIG plane 11
00  // 91 x37y121 SB_DRIVE plane 12,11
00  // 92 x37y121 SB_BIG plane 12
01  // 93 x37y121 SB_BIG plane 12
E1  // 94 x38y122 SB_SML plane 1
90  // 95 x38y122 SB_SML plane 2,1
56  // 96 x38y122 SB_SML plane 2
21  // 97 x38y122 SB_SML plane 3
81  // 98 x38y122 SB_SML plane 4,3
2A  // 99 x38y122 SB_SML plane 4
00  // 100 x38y122 SB_SML plane 5
80  // 101 x38y122 SB_SML plane 6,5
2A  // 102 x38y122 SB_SML plane 6
28  // 103 x38y122 SB_SML plane 7
11  // 104 x38y122 SB_SML plane 8,7
2A  // 105 x38y122 SB_SML plane 8
00  // 106 x38y122 SB_SML plane 9
60  // 107 x38y122 SB_SML plane 10,9
20  // 108 x38y122 SB_SML plane 10
00  // 109 x38y122 SB_SML plane 11
00  // 110 x38y122 SB_SML plane 12,11
04  // 111 x38y122 SB_SML plane 12
D8 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x39y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3D // y_sel: 121
49 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B6E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y121 CPE[0]  _a227  C_MX4b////    
00  //  1 x39y121 CPE[1]
00  //  2 x39y121 CPE[2]
00  //  3 x39y121 CPE[3]
00  //  4 x39y121 CPE[4]
00  //  5 x39y121 CPE[5]
00  //  6 x39y121 CPE[6]
00  //  7 x39y121 CPE[7]
00  //  8 x39y121 CPE[8]
00  //  9 x39y121 CPE[9]
00  // 10 x39y122 CPE[0]
00  // 11 x39y122 CPE[1]
00  // 12 x39y122 CPE[2]
00  // 13 x39y122 CPE[3]
00  // 14 x39y122 CPE[4]
00  // 15 x39y122 CPE[5]
00  // 16 x39y122 CPE[6]
00  // 17 x39y122 CPE[7]
00  // 18 x39y122 CPE[8]
00  // 19 x39y122 CPE[9]
00  // 20 x40y121 CPE[0]  _a27  C_AND////    _a61  C_///AND/D
00  // 21 x40y121 CPE[1]
00  // 22 x40y121 CPE[2]
00  // 23 x40y121 CPE[3]
00  // 24 x40y121 CPE[4]
00  // 25 x40y121 CPE[5]
00  // 26 x40y121 CPE[6]
00  // 27 x40y121 CPE[7]
00  // 28 x40y121 CPE[8]
00  // 29 x40y121 CPE[9]
00  // 30 x40y122 CPE[0]
00  // 31 x40y122 CPE[1]
00  // 32 x40y122 CPE[2]
00  // 33 x40y122 CPE[3]
00  // 34 x40y122 CPE[4]
00  // 35 x40y122 CPE[5]
00  // 36 x40y122 CPE[6]
00  // 37 x40y122 CPE[7]
00  // 38 x40y122 CPE[8]
00  // 39 x40y122 CPE[9]
28  // 40 x39y121 INMUX plane 2,1
20  // 41 x39y121 INMUX plane 4,3
00  // 42 x39y121 INMUX plane 6,5
0C  // 43 x39y121 INMUX plane 8,7
18  // 44 x39y121 INMUX plane 10,9
01  // 45 x39y121 INMUX plane 12,11
05  // 46 x39y122 INMUX plane 2,1
01  // 47 x39y122 INMUX plane 4,3
08  // 48 x39y122 INMUX plane 6,5
09  // 49 x39y122 INMUX plane 8,7
04  // 50 x39y122 INMUX plane 10,9
00  // 51 x39y122 INMUX plane 12,11
04  // 52 x40y121 INMUX plane 2,1
24  // 53 x40y121 INMUX plane 4,3
16  // 54 x40y121 INMUX plane 6,5
68  // 55 x40y121 INMUX plane 8,7
B3  // 56 x40y121 INMUX plane 10,9
44  // 57 x40y121 INMUX plane 12,11
00  // 58 x40y122 INMUX plane 2,1
02  // 59 x40y122 INMUX plane 4,3
00  // 60 x40y122 INMUX plane 6,5
50  // 61 x40y122 INMUX plane 8,7
00  // 62 x40y122 INMUX plane 10,9
40  // 63 x40y122 INMUX plane 12,11
59  // 64 x40y122 SB_BIG plane 1
12  // 65 x40y122 SB_BIG plane 1
00  // 66 x40y122 SB_DRIVE plane 2,1
00  // 67 x40y122 SB_BIG plane 2
00  // 68 x40y122 SB_BIG plane 2
51  // 69 x40y122 SB_BIG plane 3
10  // 70 x40y122 SB_BIG plane 3
00  // 71 x40y122 SB_DRIVE plane 4,3
00  // 72 x40y122 SB_BIG plane 4
00  // 73 x40y122 SB_BIG plane 4
59  // 74 x40y122 SB_BIG plane 5
12  // 75 x40y122 SB_BIG plane 5
00  // 76 x40y122 SB_DRIVE plane 6,5
C0  // 77 x40y122 SB_BIG plane 6
00  // 78 x40y122 SB_BIG plane 6
48  // 79 x40y122 SB_BIG plane 7
10  // 80 x40y122 SB_BIG plane 7
00  // 81 x40y122 SB_DRIVE plane 8,7
92  // 82 x40y122 SB_BIG plane 8
00  // 83 x40y122 SB_BIG plane 8
00  // 84 x40y122 SB_BIG plane 9
40  // 85 x40y122 SB_BIG plane 9
80  // 86 x40y122 SB_DRIVE plane 10,9
02  // 87 x40y122 SB_BIG plane 10
16  // 88 x40y122 SB_BIG plane 10
00  // 89 x40y122 SB_BIG plane 11
00  // 90 x40y122 SB_BIG plane 11
00  // 91 x40y122 SB_DRIVE plane 12,11
58  // 92 x40y122 SB_BIG plane 12
00  // 93 x40y122 SB_BIG plane 12
A8  // 94 x39y121 SB_SML plane 1
02  // 95 x39y121 SB_SML plane 2,1
40  // 96 x39y121 SB_SML plane 2
A8  // 97 x39y121 SB_SML plane 3
02  // 98 x39y121 SB_SML plane 4,3
00  // 99 x39y121 SB_SML plane 4
A1  // 100 x39y121 SB_SML plane 5
82  // 101 x39y121 SB_SML plane 6,5
03  // 102 x39y121 SB_SML plane 6
68  // 103 x39y121 SB_SML plane 7
03  // 104 x39y121 SB_SML plane 8,7
00  // 105 x39y121 SB_SML plane 8
00  // 106 x39y121 SB_SML plane 9
90  // 107 x39y121 SB_SML plane 10,9
06  // 108 x39y121 SB_SML plane 10
00  // 109 x39y121 SB_SML plane 11
90  // 110 x39y121 SB_SML plane 12,11
01  // 111 x39y121 SB_SML plane 12
88 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x41y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BE4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3D // y_sel: 121
91 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BEC
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y121 CPE[0]  _a282  C_AND////    
00  //  1 x41y121 CPE[1]
00  //  2 x41y121 CPE[2]
00  //  3 x41y121 CPE[3]
00  //  4 x41y121 CPE[4]
00  //  5 x41y121 CPE[5]
00  //  6 x41y121 CPE[6]
00  //  7 x41y121 CPE[7]
00  //  8 x41y121 CPE[8]
00  //  9 x41y121 CPE[9]
00  // 10 x41y122 CPE[0]  _a275  C_MX2b////    
00  // 11 x41y122 CPE[1]
00  // 12 x41y122 CPE[2]
00  // 13 x41y122 CPE[3]
00  // 14 x41y122 CPE[4]
00  // 15 x41y122 CPE[5]
00  // 16 x41y122 CPE[6]
00  // 17 x41y122 CPE[7]
00  // 18 x41y122 CPE[8]
00  // 19 x41y122 CPE[9]
00  // 20 x42y121 CPE[0]  _a72  C_ORAND/DST///    
00  // 21 x42y121 CPE[1]
00  // 22 x42y121 CPE[2]
00  // 23 x42y121 CPE[3]
00  // 24 x42y121 CPE[4]
00  // 25 x42y121 CPE[5]
00  // 26 x42y121 CPE[6]
00  // 27 x42y121 CPE[7]
00  // 28 x42y121 CPE[8]
00  // 29 x42y121 CPE[9]
00  // 30 x42y122 CPE[0]
00  // 31 x42y122 CPE[1]
00  // 32 x42y122 CPE[2]
00  // 33 x42y122 CPE[3]
00  // 34 x42y122 CPE[4]
00  // 35 x42y122 CPE[5]
00  // 36 x42y122 CPE[6]
00  // 37 x42y122 CPE[7]
00  // 38 x42y122 CPE[8]
00  // 39 x42y122 CPE[9]
05  // 40 x41y121 INMUX plane 2,1
05  // 41 x41y121 INMUX plane 4,3
25  // 42 x41y121 INMUX plane 6,5
00  // 43 x41y121 INMUX plane 8,7
10  // 44 x41y121 INMUX plane 10,9
0B  // 45 x41y121 INMUX plane 12,11
01  // 46 x41y122 INMUX plane 2,1
0A  // 47 x41y122 INMUX plane 4,3
00  // 48 x41y122 INMUX plane 6,5
2F  // 49 x41y122 INMUX plane 8,7
00  // 50 x41y122 INMUX plane 10,9
09  // 51 x41y122 INMUX plane 12,11
0D  // 52 x42y121 INMUX plane 2,1
23  // 53 x42y121 INMUX plane 4,3
0D  // 54 x42y121 INMUX plane 6,5
40  // 55 x42y121 INMUX plane 8,7
20  // 56 x42y121 INMUX plane 10,9
C1  // 57 x42y121 INMUX plane 12,11
00  // 58 x42y122 INMUX plane 2,1
00  // 59 x42y122 INMUX plane 4,3
01  // 60 x42y122 INMUX plane 6,5
C8  // 61 x42y122 INMUX plane 8,7
00  // 62 x42y122 INMUX plane 10,9
C8  // 63 x42y122 INMUX plane 12,11
D2  // 64 x41y121 SB_BIG plane 1
14  // 65 x41y121 SB_BIG plane 1
44  // 66 x41y121 SB_DRIVE plane 2,1
D1  // 67 x41y121 SB_BIG plane 2
22  // 68 x41y121 SB_BIG plane 2
91  // 69 x41y121 SB_BIG plane 3
25  // 70 x41y121 SB_BIG plane 3
00  // 71 x41y121 SB_DRIVE plane 4,3
46  // 72 x41y121 SB_BIG plane 4
00  // 73 x41y121 SB_BIG plane 4
48  // 74 x41y121 SB_BIG plane 5
02  // 75 x41y121 SB_BIG plane 5
80  // 76 x41y121 SB_DRIVE plane 6,5
0E  // 77 x41y121 SB_BIG plane 6
15  // 78 x41y121 SB_BIG plane 6
11  // 79 x41y121 SB_BIG plane 7
23  // 80 x41y121 SB_BIG plane 7
10  // 81 x41y121 SB_DRIVE plane 8,7
00  // 82 x41y121 SB_BIG plane 8
00  // 83 x41y121 SB_BIG plane 8
0B  // 84 x41y121 SB_BIG plane 9
40  // 85 x41y121 SB_BIG plane 9
80  // 86 x41y121 SB_DRIVE plane 10,9
18  // 87 x41y121 SB_BIG plane 10
10  // 88 x41y121 SB_BIG plane 10
C0  // 89 x41y121 SB_BIG plane 11
00  // 90 x41y121 SB_BIG plane 11
00  // 91 x41y121 SB_DRIVE plane 12,11
00  // 92 x41y121 SB_BIG plane 12
00  // 93 x41y121 SB_BIG plane 12
A8  // 94 x42y122 SB_SML plane 1
82  // 95 x42y122 SB_SML plane 2,1
2A  // 96 x42y122 SB_SML plane 2
A8  // 97 x42y122 SB_SML plane 3
00  // 98 x42y122 SB_SML plane 4,3
00  // 99 x42y122 SB_SML plane 4
A8  // 100 x42y122 SB_SML plane 5
82  // 101 x42y122 SB_SML plane 6,5
2A  // 102 x42y122 SB_SML plane 6
A8  // 103 x42y122 SB_SML plane 7
04  // 104 x42y122 SB_SML plane 8,7
06  // 105 x42y122 SB_SML plane 8
0E  // 106 x42y122 SB_SML plane 9
F1 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x43y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C5D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3D // y_sel: 121
F9 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C65
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x43y121 CPE[0]  net1 = net2: _a66  C_AND///AND/
00  //  1 x43y121 CPE[1]
00  //  2 x43y121 CPE[2]
00  //  3 x43y121 CPE[3]
00  //  4 x43y121 CPE[4]
00  //  5 x43y121 CPE[5]
00  //  6 x43y121 CPE[6]
00  //  7 x43y121 CPE[7]
00  //  8 x43y121 CPE[8]
00  //  9 x43y121 CPE[9]
00  // 10 x43y122 CPE[0]  _a10  C_AND/DST///    
00  // 11 x43y122 CPE[1]
00  // 12 x43y122 CPE[2]
00  // 13 x43y122 CPE[3]
00  // 14 x43y122 CPE[4]
00  // 15 x43y122 CPE[5]
00  // 16 x43y122 CPE[6]
00  // 17 x43y122 CPE[7]
00  // 18 x43y122 CPE[8]
00  // 19 x43y122 CPE[9]
00  // 20 x44y121 CPE[0]  _a231  C_MX4b////    
00  // 21 x44y121 CPE[1]
00  // 22 x44y121 CPE[2]
00  // 23 x44y121 CPE[3]
00  // 24 x44y121 CPE[4]
00  // 25 x44y121 CPE[5]
00  // 26 x44y121 CPE[6]
00  // 27 x44y121 CPE[7]
00  // 28 x44y121 CPE[8]
00  // 29 x44y121 CPE[9]
00  // 30 x44y122 CPE[0]
00  // 31 x44y122 CPE[1]
00  // 32 x44y122 CPE[2]
00  // 33 x44y122 CPE[3]
00  // 34 x44y122 CPE[4]
00  // 35 x44y122 CPE[5]
00  // 36 x44y122 CPE[6]
00  // 37 x44y122 CPE[7]
00  // 38 x44y122 CPE[8]
00  // 39 x44y122 CPE[9]
30  // 40 x43y121 INMUX plane 2,1
08  // 41 x43y121 INMUX plane 4,3
01  // 42 x43y121 INMUX plane 6,5
38  // 43 x43y121 INMUX plane 8,7
15  // 44 x43y121 INMUX plane 10,9
20  // 45 x43y121 INMUX plane 12,11
02  // 46 x43y122 INMUX plane 2,1
00  // 47 x43y122 INMUX plane 4,3
02  // 48 x43y122 INMUX plane 6,5
38  // 49 x43y122 INMUX plane 8,7
20  // 50 x43y122 INMUX plane 10,9
2C  // 51 x43y122 INMUX plane 12,11
0C  // 52 x44y121 INMUX plane 2,1
28  // 53 x44y121 INMUX plane 4,3
78  // 54 x44y121 INMUX plane 6,5
EF  // 55 x44y121 INMUX plane 8,7
40  // 56 x44y121 INMUX plane 10,9
C5  // 57 x44y121 INMUX plane 12,11
00  // 58 x44y122 INMUX plane 2,1
00  // 59 x44y122 INMUX plane 4,3
00  // 60 x44y122 INMUX plane 6,5
00  // 61 x44y122 INMUX plane 8,7
41  // 62 x44y122 INMUX plane 10,9
C0  // 63 x44y122 INMUX plane 12,11
48  // 64 x44y122 SB_BIG plane 1
00  // 65 x44y122 SB_BIG plane 1
0C  // 66 x44y122 SB_DRIVE plane 2,1
48  // 67 x44y122 SB_BIG plane 2
12  // 68 x44y122 SB_BIG plane 2
48  // 69 x44y122 SB_BIG plane 3
12  // 70 x44y122 SB_BIG plane 3
00  // 71 x44y122 SB_DRIVE plane 4,3
00  // 72 x44y122 SB_BIG plane 4
00  // 73 x44y122 SB_BIG plane 4
48  // 74 x44y122 SB_BIG plane 5
10  // 75 x44y122 SB_BIG plane 5
04  // 76 x44y122 SB_DRIVE plane 6,5
48  // 77 x44y122 SB_BIG plane 6
12  // 78 x44y122 SB_BIG plane 6
48  // 79 x44y122 SB_BIG plane 7
12  // 80 x44y122 SB_BIG plane 7
00  // 81 x44y122 SB_DRIVE plane 8,7
19  // 82 x44y122 SB_BIG plane 8
00  // 83 x44y122 SB_BIG plane 8
00  // 84 x44y122 SB_BIG plane 9
40  // 85 x44y122 SB_BIG plane 9
04  // 86 x44y122 SB_DRIVE plane 10,9
00  // 87 x44y122 SB_BIG plane 10
00  // 88 x44y122 SB_BIG plane 10
00  // 89 x44y122 SB_BIG plane 11
00  // 90 x44y122 SB_BIG plane 11
00  // 91 x44y122 SB_DRIVE plane 12,11
00  // 92 x44y122 SB_BIG plane 12
00  // 93 x44y122 SB_BIG plane 12
28  // 94 x43y121 SB_SML plane 1
12  // 95 x43y121 SB_SML plane 2,1
2A  // 96 x43y121 SB_SML plane 2
A8  // 97 x43y121 SB_SML plane 3
02  // 98 x43y121 SB_SML plane 4,3
00  // 99 x43y121 SB_SML plane 4
B9  // 100 x43y121 SB_SML plane 5
82  // 101 x43y121 SB_SML plane 6,5
2A  // 102 x43y121 SB_SML plane 6
A8  // 103 x43y121 SB_SML plane 7
00  // 104 x43y121 SB_SML plane 8,7
00  // 105 x43y121 SB_SML plane 8
00  // 106 x43y121 SB_SML plane 9
90  // 107 x43y121 SB_SML plane 10,9
01  // 108 x43y121 SB_SML plane 10
00  // 109 x43y121 SB_SML plane 11
06  // 110 x43y121 SB_SML plane 12,11
58 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x45y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CDA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3D // y_sel: 121
21 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CE2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y121 CPE[0]
00  //  1 x45y121 CPE[1]
00  //  2 x45y121 CPE[2]
00  //  3 x45y121 CPE[3]
00  //  4 x45y121 CPE[4]
00  //  5 x45y121 CPE[5]
00  //  6 x45y121 CPE[6]
00  //  7 x45y121 CPE[7]
00  //  8 x45y121 CPE[8]
00  //  9 x45y121 CPE[9]
00  // 10 x45y122 CPE[0]
00  // 11 x45y122 CPE[1]
00  // 12 x45y122 CPE[2]
00  // 13 x45y122 CPE[3]
00  // 14 x45y122 CPE[4]
00  // 15 x45y122 CPE[5]
00  // 16 x45y122 CPE[6]
00  // 17 x45y122 CPE[7]
00  // 18 x45y122 CPE[8]
00  // 19 x45y122 CPE[9]
00  // 20 x46y121 CPE[0]
00  // 21 x46y121 CPE[1]
00  // 22 x46y121 CPE[2]
00  // 23 x46y121 CPE[3]
00  // 24 x46y121 CPE[4]
00  // 25 x46y121 CPE[5]
00  // 26 x46y121 CPE[6]
00  // 27 x46y121 CPE[7]
00  // 28 x46y121 CPE[8]
00  // 29 x46y121 CPE[9]
00  // 30 x46y122 CPE[0]  _a337  C_////Bridge
00  // 31 x46y122 CPE[1]
00  // 32 x46y122 CPE[2]
00  // 33 x46y122 CPE[3]
00  // 34 x46y122 CPE[4]
00  // 35 x46y122 CPE[5]
00  // 36 x46y122 CPE[6]
00  // 37 x46y122 CPE[7]
00  // 38 x46y122 CPE[8]
00  // 39 x46y122 CPE[9]
20  // 40 x45y121 INMUX plane 2,1
00  // 41 x45y121 INMUX plane 4,3
01  // 42 x45y121 INMUX plane 6,5
00  // 43 x45y121 INMUX plane 8,7
08  // 44 x45y121 INMUX plane 10,9
00  // 45 x45y121 INMUX plane 12,11
00  // 46 x45y122 INMUX plane 2,1
10  // 47 x45y122 INMUX plane 4,3
00  // 48 x45y122 INMUX plane 6,5
00  // 49 x45y122 INMUX plane 8,7
00  // 50 x45y122 INMUX plane 10,9
05  // 51 x45y122 INMUX plane 12,11
08  // 52 x46y121 INMUX plane 2,1
00  // 53 x46y121 INMUX plane 4,3
08  // 54 x46y121 INMUX plane 6,5
00  // 55 x46y121 INMUX plane 8,7
00  // 56 x46y121 INMUX plane 10,9
00  // 57 x46y121 INMUX plane 12,11
20  // 58 x46y122 INMUX plane 2,1
00  // 59 x46y122 INMUX plane 4,3
00  // 60 x46y122 INMUX plane 6,5
08  // 61 x46y122 INMUX plane 8,7
00  // 62 x46y122 INMUX plane 10,9
00  // 63 x46y122 INMUX plane 12,11
00  // 64 x45y121 SB_BIG plane 1
00  // 65 x45y121 SB_BIG plane 1
10  // 66 x45y121 SB_DRIVE plane 2,1
11  // 67 x45y121 SB_BIG plane 2
00  // 68 x45y121 SB_BIG plane 2
00  // 69 x45y121 SB_BIG plane 3
00  // 70 x45y121 SB_BIG plane 3
00  // 71 x45y121 SB_DRIVE plane 4,3
48  // 72 x45y121 SB_BIG plane 4
12  // 73 x45y121 SB_BIG plane 4
00  // 74 x45y121 SB_BIG plane 5
00  // 75 x45y121 SB_BIG plane 5
00  // 76 x45y121 SB_DRIVE plane 6,5
28  // 77 x45y121 SB_BIG plane 6
00  // 78 x45y121 SB_BIG plane 6
00  // 79 x45y121 SB_BIG plane 7
00  // 80 x45y121 SB_BIG plane 7
00  // 81 x45y121 SB_DRIVE plane 8,7
96  // 82 x45y121 SB_BIG plane 8
22  // 83 x45y121 SB_BIG plane 8
00  // 84 x45y121 SB_BIG plane 9
00  // 85 x45y121 SB_BIG plane 9
00  // 86 x45y121 SB_DRIVE plane 10,9
00  // 87 x45y121 SB_BIG plane 10
00  // 88 x45y121 SB_BIG plane 10
00  // 89 x45y121 SB_BIG plane 11
00  // 90 x45y121 SB_BIG plane 11
00  // 91 x45y121 SB_DRIVE plane 12,11
00  // 92 x45y121 SB_BIG plane 12
00  // 93 x45y121 SB_BIG plane 12
00  // 94 x46y122 SB_SML plane 1
00  // 95 x46y122 SB_SML plane 2,1
00  // 96 x46y122 SB_SML plane 2
00  // 97 x46y122 SB_SML plane 3
80  // 98 x46y122 SB_SML plane 4,3
22  // 99 x46y122 SB_SML plane 4
00  // 100 x46y122 SB_SML plane 5
00  // 101 x46y122 SB_SML plane 6,5
00  // 102 x46y122 SB_SML plane 6
00  // 103 x46y122 SB_SML plane 7
80  // 104 x46y122 SB_SML plane 8,7
2A  // 105 x46y122 SB_SML plane 8
8D // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x47y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D52     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3D // y_sel: 121
E9 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D5A
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x47y121 CPE[0]
00  //  1 x47y121 CPE[1]
00  //  2 x47y121 CPE[2]
00  //  3 x47y121 CPE[3]
00  //  4 x47y121 CPE[4]
00  //  5 x47y121 CPE[5]
00  //  6 x47y121 CPE[6]
00  //  7 x47y121 CPE[7]
00  //  8 x47y121 CPE[8]
00  //  9 x47y121 CPE[9]
00  // 10 x47y122 CPE[0]
00  // 11 x47y122 CPE[1]
00  // 12 x47y122 CPE[2]
00  // 13 x47y122 CPE[3]
00  // 14 x47y122 CPE[4]
00  // 15 x47y122 CPE[5]
00  // 16 x47y122 CPE[6]
00  // 17 x47y122 CPE[7]
00  // 18 x47y122 CPE[8]
00  // 19 x47y122 CPE[9]
00  // 20 x48y121 CPE[0]
00  // 21 x48y121 CPE[1]
00  // 22 x48y121 CPE[2]
00  // 23 x48y121 CPE[3]
00  // 24 x48y121 CPE[4]
00  // 25 x48y121 CPE[5]
00  // 26 x48y121 CPE[6]
00  // 27 x48y121 CPE[7]
00  // 28 x48y121 CPE[8]
00  // 29 x48y121 CPE[9]
00  // 30 x48y122 CPE[0]
00  // 31 x48y122 CPE[1]
00  // 32 x48y122 CPE[2]
00  // 33 x48y122 CPE[3]
00  // 34 x48y122 CPE[4]
00  // 35 x48y122 CPE[5]
00  // 36 x48y122 CPE[6]
00  // 37 x48y122 CPE[7]
00  // 38 x48y122 CPE[8]
00  // 39 x48y122 CPE[9]
08  // 40 x47y121 INMUX plane 2,1
00  // 41 x47y121 INMUX plane 4,3
08  // 42 x47y121 INMUX plane 6,5
2F // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x57y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D8B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
3D // y_sel: 121
51 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D93
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x57y121 CPE[0]
00  //  1 x57y121 CPE[1]
00  //  2 x57y121 CPE[2]
00  //  3 x57y121 CPE[3]
00  //  4 x57y121 CPE[4]
00  //  5 x57y121 CPE[5]
00  //  6 x57y121 CPE[6]
00  //  7 x57y121 CPE[7]
00  //  8 x57y121 CPE[8]
00  //  9 x57y121 CPE[9]
00  // 10 x57y122 CPE[0]
00  // 11 x57y122 CPE[1]
00  // 12 x57y122 CPE[2]
00  // 13 x57y122 CPE[3]
00  // 14 x57y122 CPE[4]
00  // 15 x57y122 CPE[5]
00  // 16 x57y122 CPE[6]
00  // 17 x57y122 CPE[7]
00  // 18 x57y122 CPE[8]
00  // 19 x57y122 CPE[9]
00  // 20 x58y121 CPE[0]
00  // 21 x58y121 CPE[1]
00  // 22 x58y121 CPE[2]
00  // 23 x58y121 CPE[3]
00  // 24 x58y121 CPE[4]
00  // 25 x58y121 CPE[5]
00  // 26 x58y121 CPE[6]
00  // 27 x58y121 CPE[7]
00  // 28 x58y121 CPE[8]
00  // 29 x58y121 CPE[9]
00  // 30 x58y122 CPE[0]
00  // 31 x58y122 CPE[1]
00  // 32 x58y122 CPE[2]
00  // 33 x58y122 CPE[3]
00  // 34 x58y122 CPE[4]
00  // 35 x58y122 CPE[5]
00  // 36 x58y122 CPE[6]
00  // 37 x58y122 CPE[7]
00  // 38 x58y122 CPE[8]
00  // 39 x58y122 CPE[9]
00  // 40 x57y121 INMUX plane 2,1
00  // 41 x57y121 INMUX plane 4,3
00  // 42 x57y121 INMUX plane 6,5
00  // 43 x57y121 INMUX plane 8,7
00  // 44 x57y121 INMUX plane 10,9
00  // 45 x57y121 INMUX plane 12,11
00  // 46 x57y122 INMUX plane 2,1
00  // 47 x57y122 INMUX plane 4,3
00  // 48 x57y122 INMUX plane 6,5
00  // 49 x57y122 INMUX plane 8,7
00  // 50 x57y122 INMUX plane 10,9
00  // 51 x57y122 INMUX plane 12,11
08  // 52 x58y121 INMUX plane 2,1
00  // 53 x58y121 INMUX plane 4,3
00  // 54 x58y121 INMUX plane 6,5
00  // 55 x58y121 INMUX plane 8,7
00  // 56 x58y121 INMUX plane 10,9
00  // 57 x58y121 INMUX plane 12,11
00  // 58 x58y122 INMUX plane 2,1
00  // 59 x58y122 INMUX plane 4,3
00  // 60 x58y122 INMUX plane 6,5
00  // 61 x58y122 INMUX plane 8,7
00  // 62 x58y122 INMUX plane 10,9
00  // 63 x58y122 INMUX plane 12,11
00  // 64 x57y121 SB_BIG plane 1
00  // 65 x57y121 SB_BIG plane 1
00  // 66 x57y121 SB_DRIVE plane 2,1
68  // 67 x57y121 SB_BIG plane 2
6F // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x59y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DDD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
3D // y_sel: 121
39 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DE5
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x59y121 CPE[0]
00  //  1 x59y121 CPE[1]
00  //  2 x59y121 CPE[2]
00  //  3 x59y121 CPE[3]
00  //  4 x59y121 CPE[4]
00  //  5 x59y121 CPE[5]
00  //  6 x59y121 CPE[6]
00  //  7 x59y121 CPE[7]
00  //  8 x59y121 CPE[8]
00  //  9 x59y121 CPE[9]
00  // 10 x59y122 CPE[0]
00  // 11 x59y122 CPE[1]
00  // 12 x59y122 CPE[2]
00  // 13 x59y122 CPE[3]
00  // 14 x59y122 CPE[4]
00  // 15 x59y122 CPE[5]
00  // 16 x59y122 CPE[6]
00  // 17 x59y122 CPE[7]
00  // 18 x59y122 CPE[8]
00  // 19 x59y122 CPE[9]
00  // 20 x60y121 CPE[0]
00  // 21 x60y121 CPE[1]
00  // 22 x60y121 CPE[2]
00  // 23 x60y121 CPE[3]
00  // 24 x60y121 CPE[4]
00  // 25 x60y121 CPE[5]
00  // 26 x60y121 CPE[6]
00  // 27 x60y121 CPE[7]
00  // 28 x60y121 CPE[8]
00  // 29 x60y121 CPE[9]
00  // 30 x60y122 CPE[0]
00  // 31 x60y122 CPE[1]
00  // 32 x60y122 CPE[2]
00  // 33 x60y122 CPE[3]
00  // 34 x60y122 CPE[4]
00  // 35 x60y122 CPE[5]
00  // 36 x60y122 CPE[6]
00  // 37 x60y122 CPE[7]
00  // 38 x60y122 CPE[8]
00  // 39 x60y122 CPE[9]
08  // 40 x59y121 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E1C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E9A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F10     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3E // y_sel: 123
EB // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F18
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y123 CPE[0]  _a258  C_///AND/
00  //  1 x29y123 CPE[1]
00  //  2 x29y123 CPE[2]
00  //  3 x29y123 CPE[3]
00  //  4 x29y123 CPE[4]
00  //  5 x29y123 CPE[5]
00  //  6 x29y123 CPE[6]
00  //  7 x29y123 CPE[7]
00  //  8 x29y123 CPE[8]
00  //  9 x29y123 CPE[9]
00  // 10 x29y124 CPE[0]
00  // 11 x29y124 CPE[1]
00  // 12 x29y124 CPE[2]
00  // 13 x29y124 CPE[3]
00  // 14 x29y124 CPE[4]
00  // 15 x29y124 CPE[5]
00  // 16 x29y124 CPE[6]
00  // 17 x29y124 CPE[7]
00  // 18 x29y124 CPE[8]
00  // 19 x29y124 CPE[9]
00  // 20 x30y123 CPE[0]  net1 = net2: _a5  C_AND/D//AND/D
00  // 21 x30y123 CPE[1]
00  // 22 x30y123 CPE[2]
00  // 23 x30y123 CPE[3]
00  // 24 x30y123 CPE[4]
00  // 25 x30y123 CPE[5]
00  // 26 x30y123 CPE[6]
00  // 27 x30y123 CPE[7]
00  // 28 x30y123 CPE[8]
00  // 29 x30y123 CPE[9]
00  // 30 x30y124 CPE[0]  _a220  C_AND/D///    
00  // 31 x30y124 CPE[1]
00  // 32 x30y124 CPE[2]
00  // 33 x30y124 CPE[3]
00  // 34 x30y124 CPE[4]
00  // 35 x30y124 CPE[5]
00  // 36 x30y124 CPE[6]
00  // 37 x30y124 CPE[7]
00  // 38 x30y124 CPE[8]
00  // 39 x30y124 CPE[9]
3F  // 40 x29y123 INMUX plane 2,1
20  // 41 x29y123 INMUX plane 4,3
10  // 42 x29y123 INMUX plane 6,5
00  // 43 x29y123 INMUX plane 8,7
22  // 44 x29y123 INMUX plane 10,9
00  // 45 x29y123 INMUX plane 12,11
00  // 46 x29y124 INMUX plane 2,1
00  // 47 x29y124 INMUX plane 4,3
00  // 48 x29y124 INMUX plane 6,5
00  // 49 x29y124 INMUX plane 8,7
00  // 50 x29y124 INMUX plane 10,9
00  // 51 x29y124 INMUX plane 12,11
38  // 52 x30y123 INMUX plane 2,1
20  // 53 x30y123 INMUX plane 4,3
41  // 54 x30y123 INMUX plane 6,5
30  // 55 x30y123 INMUX plane 8,7
63  // 56 x30y123 INMUX plane 10,9
05  // 57 x30y123 INMUX plane 12,11
01  // 58 x30y124 INMUX plane 2,1
00  // 59 x30y124 INMUX plane 4,3
60  // 60 x30y124 INMUX plane 6,5
00  // 61 x30y124 INMUX plane 8,7
6B  // 62 x30y124 INMUX plane 10,9
C5  // 63 x30y124 INMUX plane 12,11
48  // 64 x30y124 SB_BIG plane 1
12  // 65 x30y124 SB_BIG plane 1
00  // 66 x30y124 SB_DRIVE plane 2,1
00  // 67 x30y124 SB_BIG plane 2
00  // 68 x30y124 SB_BIG plane 2
48  // 69 x30y124 SB_BIG plane 3
02  // 70 x30y124 SB_BIG plane 3
00  // 71 x30y124 SB_DRIVE plane 4,3
48  // 72 x30y124 SB_BIG plane 4
12  // 73 x30y124 SB_BIG plane 4
48  // 74 x30y124 SB_BIG plane 5
12  // 75 x30y124 SB_BIG plane 5
00  // 76 x30y124 SB_DRIVE plane 6,5
00  // 77 x30y124 SB_BIG plane 6
00  // 78 x30y124 SB_BIG plane 6
48  // 79 x30y124 SB_BIG plane 7
02  // 80 x30y124 SB_BIG plane 7
10  // 81 x30y124 SB_DRIVE plane 8,7
09  // 82 x30y124 SB_BIG plane 8
25  // 83 x30y124 SB_BIG plane 8
00  // 84 x30y124 SB_BIG plane 9
30  // 85 x30y124 SB_BIG plane 9
02  // 86 x30y124 SB_DRIVE plane 10,9
00  // 87 x30y124 SB_BIG plane 10
00  // 88 x30y124 SB_BIG plane 10
00  // 89 x30y124 SB_BIG plane 11
00  // 90 x30y124 SB_BIG plane 11
00  // 91 x30y124 SB_DRIVE plane 12,11
01  // 92 x30y124 SB_BIG plane 12
00  // 93 x30y124 SB_BIG plane 12
A8  // 94 x29y123 SB_SML plane 1
00  // 95 x29y123 SB_SML plane 2,1
00  // 96 x29y123 SB_SML plane 2
A8  // 97 x29y123 SB_SML plane 3
82  // 98 x29y123 SB_SML plane 4,3
0A  // 99 x29y123 SB_SML plane 4
A8  // 100 x29y123 SB_SML plane 5
02  // 101 x29y123 SB_SML plane 6,5
00  // 102 x29y123 SB_SML plane 6
A8  // 103 x29y123 SB_SML plane 7
82  // 104 x29y123 SB_SML plane 8,7
2A  // 105 x29y123 SB_SML plane 8
00  // 106 x29y123 SB_SML plane 9
06  // 107 x29y123 SB_SML plane 10,9
67 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x31y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3E // y_sel: 123
B2 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y123 CPE[0]  _a89  C_AND////    _a214  C_///AND/D
00  //  1 x31y123 CPE[1]
00  //  2 x31y123 CPE[2]
00  //  3 x31y123 CPE[3]
00  //  4 x31y123 CPE[4]
00  //  5 x31y123 CPE[5]
00  //  6 x31y123 CPE[6]
00  //  7 x31y123 CPE[7]
00  //  8 x31y123 CPE[8]
00  //  9 x31y123 CPE[9]
00  // 10 x31y124 CPE[0]
00  // 11 x31y124 CPE[1]
00  // 12 x31y124 CPE[2]
00  // 13 x31y124 CPE[3]
00  // 14 x31y124 CPE[4]
00  // 15 x31y124 CPE[5]
00  // 16 x31y124 CPE[6]
00  // 17 x31y124 CPE[7]
00  // 18 x31y124 CPE[8]
00  // 19 x31y124 CPE[9]
00  // 20 x32y123 CPE[0]  _a56  C_///ORAND/
00  // 21 x32y123 CPE[1]
00  // 22 x32y123 CPE[2]
00  // 23 x32y123 CPE[3]
00  // 24 x32y123 CPE[4]
00  // 25 x32y123 CPE[5]
00  // 26 x32y123 CPE[6]
00  // 27 x32y123 CPE[7]
00  // 28 x32y123 CPE[8]
00  // 29 x32y123 CPE[9]
00  // 30 x32y124 CPE[0]
00  // 31 x32y124 CPE[1]
00  // 32 x32y124 CPE[2]
00  // 33 x32y124 CPE[3]
00  // 34 x32y124 CPE[4]
00  // 35 x32y124 CPE[5]
00  // 36 x32y124 CPE[6]
00  // 37 x32y124 CPE[7]
00  // 38 x32y124 CPE[8]
00  // 39 x32y124 CPE[9]
05  // 40 x31y123 INMUX plane 2,1
18  // 41 x31y123 INMUX plane 4,3
28  // 42 x31y123 INMUX plane 6,5
2C  // 43 x31y123 INMUX plane 8,7
33  // 44 x31y123 INMUX plane 10,9
29  // 45 x31y123 INMUX plane 12,11
00  // 46 x31y124 INMUX plane 2,1
00  // 47 x31y124 INMUX plane 4,3
00  // 48 x31y124 INMUX plane 6,5
08  // 49 x31y124 INMUX plane 8,7
00  // 50 x31y124 INMUX plane 10,9
09  // 51 x31y124 INMUX plane 12,11
06  // 52 x32y123 INMUX plane 2,1
15  // 53 x32y123 INMUX plane 4,3
05  // 54 x32y123 INMUX plane 6,5
00  // 55 x32y123 INMUX plane 8,7
41  // 56 x32y123 INMUX plane 10,9
0C  // 57 x32y123 INMUX plane 12,11
05  // 58 x32y124 INMUX plane 2,1
00  // 59 x32y124 INMUX plane 4,3
68  // 60 x32y124 INMUX plane 6,5
48  // 61 x32y124 INMUX plane 8,7
40  // 62 x32y124 INMUX plane 10,9
68  // 63 x32y124 INMUX plane 12,11
41  // 64 x31y123 SB_BIG plane 1
02  // 65 x31y123 SB_BIG plane 1
01  // 66 x31y123 SB_DRIVE plane 2,1
00  // 67 x31y123 SB_BIG plane 2
00  // 68 x31y123 SB_BIG plane 2
48  // 69 x31y123 SB_BIG plane 3
22  // 70 x31y123 SB_BIG plane 3
00  // 71 x31y123 SB_DRIVE plane 4,3
00  // 72 x31y123 SB_BIG plane 4
00  // 73 x31y123 SB_BIG plane 4
48  // 74 x31y123 SB_BIG plane 5
12  // 75 x31y123 SB_BIG plane 5
00  // 76 x31y123 SB_DRIVE plane 6,5
00  // 77 x31y123 SB_BIG plane 6
04  // 78 x31y123 SB_BIG plane 6
48  // 79 x31y123 SB_BIG plane 7
12  // 80 x31y123 SB_BIG plane 7
00  // 81 x31y123 SB_DRIVE plane 8,7
00  // 82 x31y123 SB_BIG plane 8
00  // 83 x31y123 SB_BIG plane 8
04  // 84 x31y123 SB_BIG plane 9
02  // 85 x31y123 SB_BIG plane 9
12  // 86 x31y123 SB_DRIVE plane 10,9
02  // 87 x31y123 SB_BIG plane 10
00  // 88 x31y123 SB_BIG plane 10
40  // 89 x31y123 SB_BIG plane 11
01  // 90 x31y123 SB_BIG plane 11
00  // 91 x31y123 SB_DRIVE plane 12,11
01  // 92 x31y123 SB_BIG plane 12
20  // 93 x31y123 SB_BIG plane 12
A8  // 94 x32y124 SB_SML plane 1
02  // 95 x32y124 SB_SML plane 2,1
00  // 96 x32y124 SB_SML plane 2
A8  // 97 x32y124 SB_SML plane 3
12  // 98 x32y124 SB_SML plane 4,3
04  // 99 x32y124 SB_SML plane 4
A8  // 100 x32y124 SB_SML plane 5
02  // 101 x32y124 SB_SML plane 6,5
00  // 102 x32y124 SB_SML plane 6
A1  // 103 x32y124 SB_SML plane 7
02  // 104 x32y124 SB_SML plane 8,7
00  // 105 x32y124 SB_SML plane 8
02  // 106 x32y124 SB_SML plane 9
03  // 107 x32y124 SB_SML plane 10,9
00  // 108 x32y124 SB_SML plane 10
00  // 109 x32y124 SB_SML plane 11
10  // 110 x32y124 SB_SML plane 12,11
01  // 111 x32y124 SB_SML plane 12
8A // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x33y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9008     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3E // y_sel: 123
6A // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9010
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y123 CPE[0]  net1 = net2: _a150  C_ADDF2/D//ADDF2/
00  //  1 x33y123 CPE[1]
00  //  2 x33y123 CPE[2]
00  //  3 x33y123 CPE[3]
00  //  4 x33y123 CPE[4]
00  //  5 x33y123 CPE[5]
00  //  6 x33y123 CPE[6]
00  //  7 x33y123 CPE[7]
00  //  8 x33y123 CPE[8]
00  //  9 x33y123 CPE[9]
00  // 10 x33y124 CPE[0]  net1 = net2: _a152  C_ADDF2/D//ADDF2/
00  // 11 x33y124 CPE[1]
00  // 12 x33y124 CPE[2]
00  // 13 x33y124 CPE[3]
00  // 14 x33y124 CPE[4]
00  // 15 x33y124 CPE[5]
00  // 16 x33y124 CPE[6]
00  // 17 x33y124 CPE[7]
00  // 18 x33y124 CPE[8]
00  // 19 x33y124 CPE[9]
00  // 20 x34y123 CPE[0]  _a42  C_AND////    
00  // 21 x34y123 CPE[1]
00  // 22 x34y123 CPE[2]
00  // 23 x34y123 CPE[3]
00  // 24 x34y123 CPE[4]
00  // 25 x34y123 CPE[5]
00  // 26 x34y123 CPE[6]
00  // 27 x34y123 CPE[7]
00  // 28 x34y123 CPE[8]
00  // 29 x34y123 CPE[9]
00  // 30 x34y124 CPE[0]  _a238  C_MX4b////    
00  // 31 x34y124 CPE[1]
00  // 32 x34y124 CPE[2]
00  // 33 x34y124 CPE[3]
00  // 34 x34y124 CPE[4]
00  // 35 x34y124 CPE[5]
00  // 36 x34y124 CPE[6]
00  // 37 x34y124 CPE[7]
00  // 38 x34y124 CPE[8]
00  // 39 x34y124 CPE[9]
04  // 40 x33y123 INMUX plane 2,1
10  // 41 x33y123 INMUX plane 4,3
06  // 42 x33y123 INMUX plane 6,5
02  // 43 x33y123 INMUX plane 8,7
03  // 44 x33y123 INMUX plane 10,9
0C  // 45 x33y123 INMUX plane 12,11
00  // 46 x33y124 INMUX plane 2,1
3D  // 47 x33y124 INMUX plane 4,3
12  // 48 x33y124 INMUX plane 6,5
02  // 49 x33y124 INMUX plane 8,7
23  // 50 x33y124 INMUX plane 10,9
04  // 51 x33y124 INMUX plane 12,11
00  // 52 x34y123 INMUX plane 2,1
08  // 53 x34y123 INMUX plane 4,3
8E  // 54 x34y123 INMUX plane 6,5
40  // 55 x34y123 INMUX plane 8,7
80  // 56 x34y123 INMUX plane 10,9
10  // 57 x34y123 INMUX plane 12,11
38  // 58 x34y124 INMUX plane 2,1
28  // 59 x34y124 INMUX plane 4,3
0D  // 60 x34y124 INMUX plane 6,5
2A  // 61 x34y124 INMUX plane 8,7
88  // 62 x34y124 INMUX plane 10,9
D0  // 63 x34y124 INMUX plane 12,11
02  // 64 x34y124 SB_BIG plane 1
02  // 65 x34y124 SB_BIG plane 1
00  // 66 x34y124 SB_DRIVE plane 2,1
48  // 67 x34y124 SB_BIG plane 2
12  // 68 x34y124 SB_BIG plane 2
48  // 69 x34y124 SB_BIG plane 3
12  // 70 x34y124 SB_BIG plane 3
00  // 71 x34y124 SB_DRIVE plane 4,3
48  // 72 x34y124 SB_BIG plane 4
12  // 73 x34y124 SB_BIG plane 4
D4  // 74 x34y124 SB_BIG plane 5
22  // 75 x34y124 SB_BIG plane 5
00  // 76 x34y124 SB_DRIVE plane 6,5
88  // 77 x34y124 SB_BIG plane 6
10  // 78 x34y124 SB_BIG plane 6
56  // 79 x34y124 SB_BIG plane 7
28  // 80 x34y124 SB_BIG plane 7
00  // 81 x34y124 SB_DRIVE plane 8,7
48  // 82 x34y124 SB_BIG plane 8
12  // 83 x34y124 SB_BIG plane 8
96  // 84 x34y124 SB_BIG plane 9
10  // 85 x34y124 SB_BIG plane 9
02  // 86 x34y124 SB_DRIVE plane 10,9
C8  // 87 x34y124 SB_BIG plane 10
12  // 88 x34y124 SB_BIG plane 10
48  // 89 x34y124 SB_BIG plane 11
12  // 90 x34y124 SB_BIG plane 11
00  // 91 x34y124 SB_DRIVE plane 12,11
48  // 92 x34y124 SB_BIG plane 12
02  // 93 x34y124 SB_BIG plane 12
B0  // 94 x33y123 SB_SML plane 1
81  // 95 x33y123 SB_SML plane 2,1
2A  // 96 x33y123 SB_SML plane 2
A8  // 97 x33y123 SB_SML plane 3
82  // 98 x33y123 SB_SML plane 4,3
3A  // 99 x33y123 SB_SML plane 4
76  // 100 x33y123 SB_SML plane 5
83  // 101 x33y123 SB_SML plane 6,5
26  // 102 x33y123 SB_SML plane 6
00  // 103 x33y123 SB_SML plane 7
80  // 104 x33y123 SB_SML plane 8,7
2A  // 105 x33y123 SB_SML plane 8
5A  // 106 x33y123 SB_SML plane 9
27  // 107 x33y123 SB_SML plane 10,9
45  // 108 x33y123 SB_SML plane 10
D2  // 109 x33y123 SB_SML plane 11
03  // 110 x33y123 SB_SML plane 12,11
53  // 111 x33y123 SB_SML plane 12
3A // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x35y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9086     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3E // y_sel: 123
02 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 908E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y123 CPE[0]  _a290  C_///AND/
00  //  1 x35y123 CPE[1]
00  //  2 x35y123 CPE[2]
00  //  3 x35y123 CPE[3]
00  //  4 x35y123 CPE[4]
00  //  5 x35y123 CPE[5]
00  //  6 x35y123 CPE[6]
00  //  7 x35y123 CPE[7]
00  //  8 x35y123 CPE[8]
00  //  9 x35y123 CPE[9]
00  // 10 x35y124 CPE[0]
00  // 11 x35y124 CPE[1]
00  // 12 x35y124 CPE[2]
00  // 13 x35y124 CPE[3]
00  // 14 x35y124 CPE[4]
00  // 15 x35y124 CPE[5]
00  // 16 x35y124 CPE[6]
00  // 17 x35y124 CPE[7]
00  // 18 x35y124 CPE[8]
00  // 19 x35y124 CPE[9]
00  // 20 x36y123 CPE[0]  _a233  C_MX4b////    _a334  C_////Bridge
00  // 21 x36y123 CPE[1]
00  // 22 x36y123 CPE[2]
00  // 23 x36y123 CPE[3]
00  // 24 x36y123 CPE[4]
00  // 25 x36y123 CPE[5]
00  // 26 x36y123 CPE[6]
00  // 27 x36y123 CPE[7]
00  // 28 x36y123 CPE[8]
00  // 29 x36y123 CPE[9]
00  // 30 x36y124 CPE[0]  _a103  C_MX4b////    
00  // 31 x36y124 CPE[1]
00  // 32 x36y124 CPE[2]
00  // 33 x36y124 CPE[3]
00  // 34 x36y124 CPE[4]
00  // 35 x36y124 CPE[5]
00  // 36 x36y124 CPE[6]
00  // 37 x36y124 CPE[7]
00  // 38 x36y124 CPE[8]
00  // 39 x36y124 CPE[9]
05  // 40 x35y123 INMUX plane 2,1
20  // 41 x35y123 INMUX plane 4,3
00  // 42 x35y123 INMUX plane 6,5
00  // 43 x35y123 INMUX plane 8,7
0C  // 44 x35y123 INMUX plane 10,9
10  // 45 x35y123 INMUX plane 12,11
00  // 46 x35y124 INMUX plane 2,1
00  // 47 x35y124 INMUX plane 4,3
04  // 48 x35y124 INMUX plane 6,5
04  // 49 x35y124 INMUX plane 8,7
00  // 50 x35y124 INMUX plane 10,9
00  // 51 x35y124 INMUX plane 12,11
3D  // 52 x36y123 INMUX plane 2,1
2A  // 53 x36y123 INMUX plane 4,3
2A  // 54 x36y123 INMUX plane 6,5
08  // 55 x36y123 INMUX plane 8,7
60  // 56 x36y123 INMUX plane 10,9
00  // 57 x36y123 INMUX plane 12,11
30  // 58 x36y124 INMUX plane 2,1
28  // 59 x36y124 INMUX plane 4,3
4F  // 60 x36y124 INMUX plane 6,5
29  // 61 x36y124 INMUX plane 8,7
44  // 62 x36y124 INMUX plane 10,9
C0  // 63 x36y124 INMUX plane 12,11
98  // 64 x35y123 SB_BIG plane 1
14  // 65 x35y123 SB_BIG plane 1
00  // 66 x35y123 SB_DRIVE plane 2,1
00  // 67 x35y123 SB_BIG plane 2
00  // 68 x35y123 SB_BIG plane 2
48  // 69 x35y123 SB_BIG plane 3
12  // 70 x35y123 SB_BIG plane 3
00  // 71 x35y123 SB_DRIVE plane 4,3
48  // 72 x35y123 SB_BIG plane 4
14  // 73 x35y123 SB_BIG plane 4
48  // 74 x35y123 SB_BIG plane 5
12  // 75 x35y123 SB_BIG plane 5
00  // 76 x35y123 SB_DRIVE plane 6,5
0E  // 77 x35y123 SB_BIG plane 6
00  // 78 x35y123 SB_BIG plane 6
11  // 79 x35y123 SB_BIG plane 7
23  // 80 x35y123 SB_BIG plane 7
00  // 81 x35y123 SB_DRIVE plane 8,7
D1  // 82 x35y123 SB_BIG plane 8
26  // 83 x35y123 SB_BIG plane 8
9B  // 84 x35y123 SB_BIG plane 9
00  // 85 x35y123 SB_BIG plane 9
00  // 86 x35y123 SB_DRIVE plane 10,9
00  // 87 x35y123 SB_BIG plane 10
00  // 88 x35y123 SB_BIG plane 10
00  // 89 x35y123 SB_BIG plane 11
00  // 90 x35y123 SB_BIG plane 11
00  // 91 x35y123 SB_DRIVE plane 12,11
00  // 92 x35y123 SB_BIG plane 12
00  // 93 x35y123 SB_BIG plane 12
B1  // 94 x36y124 SB_SML plane 1
02  // 95 x36y124 SB_SML plane 2,1
00  // 96 x36y124 SB_SML plane 2
A8  // 97 x36y124 SB_SML plane 3
80  // 98 x36y124 SB_SML plane 4,3
2A  // 99 x36y124 SB_SML plane 4
A8  // 100 x36y124 SB_SML plane 5
02  // 101 x36y124 SB_SML plane 6,5
00  // 102 x36y124 SB_SML plane 6
39  // 103 x36y124 SB_SML plane 7
82  // 104 x36y124 SB_SML plane 8,7
2A  // 105 x36y124 SB_SML plane 8
00  // 106 x36y124 SB_SML plane 9
00  // 107 x36y124 SB_SML plane 10,9
00  // 108 x36y124 SB_SML plane 10
00  // 109 x36y124 SB_SML plane 11
00  // 110 x36y124 SB_SML plane 12,11
06  // 111 x36y124 SB_SML plane 12
7D // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x37y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9104     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3E // y_sel: 123
DA // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 910C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y123 CPE[0]  _a315  C_////Bridge
00  //  1 x37y123 CPE[1]
00  //  2 x37y123 CPE[2]
00  //  3 x37y123 CPE[3]
00  //  4 x37y123 CPE[4]
00  //  5 x37y123 CPE[5]
00  //  6 x37y123 CPE[6]
00  //  7 x37y123 CPE[7]
00  //  8 x37y123 CPE[8]
00  //  9 x37y123 CPE[9]
00  // 10 x37y124 CPE[0]  _a102  C_MX4b////    
00  // 11 x37y124 CPE[1]
00  // 12 x37y124 CPE[2]
00  // 13 x37y124 CPE[3]
00  // 14 x37y124 CPE[4]
00  // 15 x37y124 CPE[5]
00  // 16 x37y124 CPE[6]
00  // 17 x37y124 CPE[7]
00  // 18 x37y124 CPE[8]
00  // 19 x37y124 CPE[9]
00  // 20 x38y123 CPE[0]  _a47  C_MX4b////    
00  // 21 x38y123 CPE[1]
00  // 22 x38y123 CPE[2]
00  // 23 x38y123 CPE[3]
00  // 24 x38y123 CPE[4]
00  // 25 x38y123 CPE[5]
00  // 26 x38y123 CPE[6]
00  // 27 x38y123 CPE[7]
00  // 28 x38y123 CPE[8]
00  // 29 x38y123 CPE[9]
00  // 30 x38y124 CPE[0]  _a106  C_MX2b////    
00  // 31 x38y124 CPE[1]
00  // 32 x38y124 CPE[2]
00  // 33 x38y124 CPE[3]
00  // 34 x38y124 CPE[4]
00  // 35 x38y124 CPE[5]
00  // 36 x38y124 CPE[6]
00  // 37 x38y124 CPE[7]
00  // 38 x38y124 CPE[8]
00  // 39 x38y124 CPE[9]
00  // 40 x37y123 INMUX plane 2,1
38  // 41 x37y123 INMUX plane 4,3
10  // 42 x37y123 INMUX plane 6,5
20  // 43 x37y123 INMUX plane 8,7
21  // 44 x37y123 INMUX plane 10,9
20  // 45 x37y123 INMUX plane 12,11
00  // 46 x37y124 INMUX plane 2,1
28  // 47 x37y124 INMUX plane 4,3
0B  // 48 x37y124 INMUX plane 6,5
29  // 49 x37y124 INMUX plane 8,7
04  // 50 x37y124 INMUX plane 10,9
00  // 51 x37y124 INMUX plane 12,11
33  // 52 x38y123 INMUX plane 2,1
20  // 53 x38y123 INMUX plane 4,3
40  // 54 x38y123 INMUX plane 6,5
45  // 55 x38y123 INMUX plane 8,7
A0  // 56 x38y123 INMUX plane 10,9
00  // 57 x38y123 INMUX plane 12,11
02  // 58 x38y124 INMUX plane 2,1
38  // 59 x38y124 INMUX plane 4,3
78  // 60 x38y124 INMUX plane 6,5
21  // 61 x38y124 INMUX plane 8,7
60  // 62 x38y124 INMUX plane 10,9
08  // 63 x38y124 INMUX plane 12,11
D8  // 64 x38y124 SB_BIG plane 1
14  // 65 x38y124 SB_BIG plane 1
00  // 66 x38y124 SB_DRIVE plane 2,1
48  // 67 x38y124 SB_BIG plane 2
12  // 68 x38y124 SB_BIG plane 2
48  // 69 x38y124 SB_BIG plane 3
12  // 70 x38y124 SB_BIG plane 3
00  // 71 x38y124 SB_DRIVE plane 4,3
C9  // 72 x38y124 SB_BIG plane 4
24  // 73 x38y124 SB_BIG plane 4
93  // 74 x38y124 SB_BIG plane 5
04  // 75 x38y124 SB_BIG plane 5
00  // 76 x38y124 SB_DRIVE plane 6,5
48  // 77 x38y124 SB_BIG plane 6
12  // 78 x38y124 SB_BIG plane 6
A6  // 79 x38y124 SB_BIG plane 7
16  // 80 x38y124 SB_BIG plane 7
84  // 81 x38y124 SB_DRIVE plane 8,7
E2  // 82 x38y124 SB_BIG plane 8
02  // 83 x38y124 SB_BIG plane 8
48  // 84 x38y124 SB_BIG plane 9
12  // 85 x38y124 SB_BIG plane 9
02  // 86 x38y124 SB_DRIVE plane 10,9
48  // 87 x38y124 SB_BIG plane 10
12  // 88 x38y124 SB_BIG plane 10
48  // 89 x38y124 SB_BIG plane 11
12  // 90 x38y124 SB_BIG plane 11
00  // 91 x38y124 SB_DRIVE plane 12,11
09  // 92 x38y124 SB_BIG plane 12
25  // 93 x38y124 SB_BIG plane 12
A8  // 94 x37y123 SB_SML plane 1
82  // 95 x37y123 SB_SML plane 2,1
2A  // 96 x37y123 SB_SML plane 2
28  // 97 x37y123 SB_SML plane 3
13  // 98 x37y123 SB_SML plane 4,3
4F  // 99 x37y123 SB_SML plane 4
D4  // 100 x37y123 SB_SML plane 5
66  // 101 x37y123 SB_SML plane 6,5
35  // 102 x37y123 SB_SML plane 6
58  // 103 x37y123 SB_SML plane 7
93  // 104 x37y123 SB_SML plane 8,7
56  // 105 x37y123 SB_SML plane 8
A8  // 106 x37y123 SB_SML plane 9
82  // 107 x37y123 SB_SML plane 10,9
0A  // 108 x37y123 SB_SML plane 10
28  // 109 x37y123 SB_SML plane 11
E2  // 110 x37y123 SB_SML plane 12,11
56  // 111 x37y123 SB_SML plane 12
06 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x39y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9182     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3E // y_sel: 123
D2 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 918A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y123 CPE[0]
00  //  1 x39y123 CPE[1]
00  //  2 x39y123 CPE[2]
00  //  3 x39y123 CPE[3]
00  //  4 x39y123 CPE[4]
00  //  5 x39y123 CPE[5]
00  //  6 x39y123 CPE[6]
00  //  7 x39y123 CPE[7]
00  //  8 x39y123 CPE[8]
00  //  9 x39y123 CPE[9]
00  // 10 x39y124 CPE[0]  _a94  C_MX4b////    
00  // 11 x39y124 CPE[1]
00  // 12 x39y124 CPE[2]
00  // 13 x39y124 CPE[3]
00  // 14 x39y124 CPE[4]
00  // 15 x39y124 CPE[5]
00  // 16 x39y124 CPE[6]
00  // 17 x39y124 CPE[7]
00  // 18 x39y124 CPE[8]
00  // 19 x39y124 CPE[9]
00  // 20 x40y123 CPE[0]  _a229  C_MX4b////    _a341  C_////Bridge
00  // 21 x40y123 CPE[1]
00  // 22 x40y123 CPE[2]
00  // 23 x40y123 CPE[3]
00  // 24 x40y123 CPE[4]
00  // 25 x40y123 CPE[5]
00  // 26 x40y123 CPE[6]
00  // 27 x40y123 CPE[7]
00  // 28 x40y123 CPE[8]
00  // 29 x40y123 CPE[9]
00  // 30 x40y124 CPE[0]
00  // 31 x40y124 CPE[1]
00  // 32 x40y124 CPE[2]
00  // 33 x40y124 CPE[3]
00  // 34 x40y124 CPE[4]
00  // 35 x40y124 CPE[5]
00  // 36 x40y124 CPE[6]
00  // 37 x40y124 CPE[7]
00  // 38 x40y124 CPE[8]
00  // 39 x40y124 CPE[9]
00  // 40 x39y123 INMUX plane 2,1
28  // 41 x39y123 INMUX plane 4,3
28  // 42 x39y123 INMUX plane 6,5
08  // 43 x39y123 INMUX plane 8,7
00  // 44 x39y123 INMUX plane 10,9
0A  // 45 x39y123 INMUX plane 12,11
38  // 46 x39y124 INMUX plane 2,1
01  // 47 x39y124 INMUX plane 4,3
21  // 48 x39y124 INMUX plane 6,5
02  // 49 x39y124 INMUX plane 8,7
20  // 50 x39y124 INMUX plane 10,9
20  // 51 x39y124 INMUX plane 12,11
20  // 52 x40y123 INMUX plane 2,1
28  // 53 x40y123 INMUX plane 4,3
27  // 54 x40y123 INMUX plane 6,5
0D  // 55 x40y123 INMUX plane 8,7
8C  // 56 x40y123 INMUX plane 10,9
01  // 57 x40y123 INMUX plane 12,11
01  // 58 x40y124 INMUX plane 2,1
10  // 59 x40y124 INMUX plane 4,3
08  // 60 x40y124 INMUX plane 6,5
14  // 61 x40y124 INMUX plane 8,7
00  // 62 x40y124 INMUX plane 10,9
10  // 63 x40y124 INMUX plane 12,11
60  // 64 x39y123 SB_BIG plane 1
00  // 65 x39y123 SB_BIG plane 1
00  // 66 x39y123 SB_DRIVE plane 2,1
48  // 67 x39y123 SB_BIG plane 2
02  // 68 x39y123 SB_BIG plane 2
D1  // 69 x39y123 SB_BIG plane 3
22  // 70 x39y123 SB_BIG plane 3
00  // 71 x39y123 SB_DRIVE plane 4,3
00  // 72 x39y123 SB_BIG plane 4
00  // 73 x39y123 SB_BIG plane 4
00  // 74 x39y123 SB_BIG plane 5
01  // 75 x39y123 SB_BIG plane 5
00  // 76 x39y123 SB_DRIVE plane 6,5
48  // 77 x39y123 SB_BIG plane 6
12  // 78 x39y123 SB_BIG plane 6
48  // 79 x39y123 SB_BIG plane 7
12  // 80 x39y123 SB_BIG plane 7
02  // 81 x39y123 SB_DRIVE plane 8,7
00  // 82 x39y123 SB_BIG plane 8
00  // 83 x39y123 SB_BIG plane 8
00  // 84 x39y123 SB_BIG plane 9
00  // 85 x39y123 SB_BIG plane 9
00  // 86 x39y123 SB_DRIVE plane 10,9
20  // 87 x39y123 SB_BIG plane 10
10  // 88 x39y123 SB_BIG plane 10
01  // 89 x39y123 SB_BIG plane 11
00  // 90 x39y123 SB_BIG plane 11
00  // 91 x39y123 SB_DRIVE plane 12,11
00  // 92 x39y123 SB_BIG plane 12
00  // 93 x39y123 SB_BIG plane 12
00  // 94 x40y124 SB_SML plane 1
80  // 95 x40y124 SB_SML plane 2,1
2A  // 96 x40y124 SB_SML plane 2
A8  // 97 x40y124 SB_SML plane 3
02  // 98 x40y124 SB_SML plane 4,3
00  // 99 x40y124 SB_SML plane 4
00  // 100 x40y124 SB_SML plane 5
80  // 101 x40y124 SB_SML plane 6,5
2A  // 102 x40y124 SB_SML plane 6
39  // 103 x40y124 SB_SML plane 7
02  // 104 x40y124 SB_SML plane 8,7
00  // 105 x40y124 SB_SML plane 8
00  // 106 x40y124 SB_SML plane 9
00  // 107 x40y124 SB_SML plane 10,9
00  // 108 x40y124 SB_SML plane 10
00  // 109 x40y124 SB_SML plane 11
10  // 110 x40y124 SB_SML plane 12,11
01  // 111 x40y124 SB_SML plane 12
13 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x41y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9200     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3E // y_sel: 123
0A // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9208
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x41y123 CPE[0]
00  //  1 x41y123 CPE[1]
00  //  2 x41y123 CPE[2]
00  //  3 x41y123 CPE[3]
00  //  4 x41y123 CPE[4]
00  //  5 x41y123 CPE[5]
00  //  6 x41y123 CPE[6]
00  //  7 x41y123 CPE[7]
00  //  8 x41y123 CPE[8]
00  //  9 x41y123 CPE[9]
00  // 10 x41y124 CPE[0]
00  // 11 x41y124 CPE[1]
00  // 12 x41y124 CPE[2]
00  // 13 x41y124 CPE[3]
00  // 14 x41y124 CPE[4]
00  // 15 x41y124 CPE[5]
00  // 16 x41y124 CPE[6]
00  // 17 x41y124 CPE[7]
00  // 18 x41y124 CPE[8]
00  // 19 x41y124 CPE[9]
00  // 20 x42y123 CPE[0]
00  // 21 x42y123 CPE[1]
00  // 22 x42y123 CPE[2]
00  // 23 x42y123 CPE[3]
00  // 24 x42y123 CPE[4]
00  // 25 x42y123 CPE[5]
00  // 26 x42y123 CPE[6]
00  // 27 x42y123 CPE[7]
00  // 28 x42y123 CPE[8]
00  // 29 x42y123 CPE[9]
00  // 30 x42y124 CPE[0]
00  // 31 x42y124 CPE[1]
00  // 32 x42y124 CPE[2]
00  // 33 x42y124 CPE[3]
00  // 34 x42y124 CPE[4]
00  // 35 x42y124 CPE[5]
00  // 36 x42y124 CPE[6]
00  // 37 x42y124 CPE[7]
00  // 38 x42y124 CPE[8]
00  // 39 x42y124 CPE[9]
01  // 40 x41y123 INMUX plane 2,1
00  // 41 x41y123 INMUX plane 4,3
00  // 42 x41y123 INMUX plane 6,5
00  // 43 x41y123 INMUX plane 8,7
08  // 44 x41y123 INMUX plane 10,9
02  // 45 x41y123 INMUX plane 12,11
00  // 46 x41y124 INMUX plane 2,1
28  // 47 x41y124 INMUX plane 4,3
00  // 48 x41y124 INMUX plane 6,5
00  // 49 x41y124 INMUX plane 8,7
00  // 50 x41y124 INMUX plane 10,9
08  // 51 x41y124 INMUX plane 12,11
00  // 52 x42y123 INMUX plane 2,1
00  // 53 x42y123 INMUX plane 4,3
00  // 54 x42y123 INMUX plane 6,5
08  // 55 x42y123 INMUX plane 8,7
00  // 56 x42y123 INMUX plane 10,9
01  // 57 x42y123 INMUX plane 12,11
00  // 58 x42y124 INMUX plane 2,1
00  // 59 x42y124 INMUX plane 4,3
00  // 60 x42y124 INMUX plane 6,5
01  // 61 x42y124 INMUX plane 8,7
00  // 62 x42y124 INMUX plane 10,9
08  // 63 x42y124 INMUX plane 12,11
00  // 64 x42y124 SB_BIG plane 1
00  // 65 x42y124 SB_BIG plane 1
00  // 66 x42y124 SB_DRIVE plane 2,1
00  // 67 x42y124 SB_BIG plane 2
00  // 68 x42y124 SB_BIG plane 2
00  // 69 x42y124 SB_BIG plane 3
00  // 70 x42y124 SB_BIG plane 3
00  // 71 x42y124 SB_DRIVE plane 4,3
C1  // 72 x42y124 SB_BIG plane 4
02  // 73 x42y124 SB_BIG plane 4
00  // 74 x42y124 SB_BIG plane 5
00  // 75 x42y124 SB_BIG plane 5
00  // 76 x42y124 SB_DRIVE plane 6,5
00  // 77 x42y124 SB_BIG plane 6
00  // 78 x42y124 SB_BIG plane 6
20  // 79 x42y124 SB_BIG plane 7
10  // 80 x42y124 SB_BIG plane 7
00  // 81 x42y124 SB_DRIVE plane 8,7
00  // 82 x42y124 SB_BIG plane 8
00  // 83 x42y124 SB_BIG plane 8
00  // 84 x42y124 SB_BIG plane 9
00  // 85 x42y124 SB_BIG plane 9
02  // 86 x42y124 SB_DRIVE plane 10,9
00  // 87 x42y124 SB_BIG plane 10
00  // 88 x42y124 SB_BIG plane 10
00  // 89 x42y124 SB_BIG plane 11
00  // 90 x42y124 SB_BIG plane 11
00  // 91 x42y124 SB_DRIVE plane 12,11
00  // 92 x42y124 SB_BIG plane 12
00  // 93 x42y124 SB_BIG plane 12
00  // 94 x41y123 SB_SML plane 1
00  // 95 x41y123 SB_SML plane 2,1
00  // 96 x41y123 SB_SML plane 2
00  // 97 x41y123 SB_SML plane 3
00  // 98 x41y123 SB_SML plane 4,3
00  // 99 x41y123 SB_SML plane 4
00  // 100 x41y123 SB_SML plane 5
00  // 101 x41y123 SB_SML plane 6,5
00  // 102 x41y123 SB_SML plane 6
00  // 103 x41y123 SB_SML plane 7
00  // 104 x41y123 SB_SML plane 8,7
00  // 105 x41y123 SB_SML plane 8
00  // 106 x41y123 SB_SML plane 9
00  // 107 x41y123 SB_SML plane 10,9
00  // 108 x41y123 SB_SML plane 10
F1  // 109 x41y123 SB_SML plane 11
04  // 110 x41y123 SB_SML plane 12,11
3B // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x43y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 927D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3E // y_sel: 123
62 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9285
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y123 CPE[0]
00  //  1 x43y123 CPE[1]
00  //  2 x43y123 CPE[2]
00  //  3 x43y123 CPE[3]
00  //  4 x43y123 CPE[4]
00  //  5 x43y123 CPE[5]
00  //  6 x43y123 CPE[6]
00  //  7 x43y123 CPE[7]
00  //  8 x43y123 CPE[8]
00  //  9 x43y123 CPE[9]
00  // 10 x43y124 CPE[0]
00  // 11 x43y124 CPE[1]
00  // 12 x43y124 CPE[2]
00  // 13 x43y124 CPE[3]
00  // 14 x43y124 CPE[4]
00  // 15 x43y124 CPE[5]
00  // 16 x43y124 CPE[6]
00  // 17 x43y124 CPE[7]
00  // 18 x43y124 CPE[8]
00  // 19 x43y124 CPE[9]
00  // 20 x44y123 CPE[0]
00  // 21 x44y123 CPE[1]
00  // 22 x44y123 CPE[2]
00  // 23 x44y123 CPE[3]
00  // 24 x44y123 CPE[4]
00  // 25 x44y123 CPE[5]
00  // 26 x44y123 CPE[6]
00  // 27 x44y123 CPE[7]
00  // 28 x44y123 CPE[8]
00  // 29 x44y123 CPE[9]
00  // 30 x44y124 CPE[0]
00  // 31 x44y124 CPE[1]
00  // 32 x44y124 CPE[2]
00  // 33 x44y124 CPE[3]
00  // 34 x44y124 CPE[4]
00  // 35 x44y124 CPE[5]
00  // 36 x44y124 CPE[6]
00  // 37 x44y124 CPE[7]
00  // 38 x44y124 CPE[8]
00  // 39 x44y124 CPE[9]
00  // 40 x43y123 INMUX plane 2,1
00  // 41 x43y123 INMUX plane 4,3
00  // 42 x43y123 INMUX plane 6,5
00  // 43 x43y123 INMUX plane 8,7
00  // 44 x43y123 INMUX plane 10,9
01  // 45 x43y123 INMUX plane 12,11
00  // 46 x43y124 INMUX plane 2,1
00  // 47 x43y124 INMUX plane 4,3
00  // 48 x43y124 INMUX plane 6,5
01  // 49 x43y124 INMUX plane 8,7
00  // 50 x43y124 INMUX plane 10,9
00  // 51 x43y124 INMUX plane 12,11
00  // 52 x44y123 INMUX plane 2,1
00  // 53 x44y123 INMUX plane 4,3
00  // 54 x44y123 INMUX plane 6,5
00  // 55 x44y123 INMUX plane 8,7
00  // 56 x44y123 INMUX plane 10,9
28  // 57 x44y123 INMUX plane 12,11
00  // 58 x44y124 INMUX plane 2,1
00  // 59 x44y124 INMUX plane 4,3
00  // 60 x44y124 INMUX plane 6,5
01  // 61 x44y124 INMUX plane 8,7
00  // 62 x44y124 INMUX plane 10,9
00  // 63 x44y124 INMUX plane 12,11
00  // 64 x43y123 SB_BIG plane 1
00  // 65 x43y123 SB_BIG plane 1
00  // 66 x43y123 SB_DRIVE plane 2,1
00  // 67 x43y123 SB_BIG plane 2
00  // 68 x43y123 SB_BIG plane 2
00  // 69 x43y123 SB_BIG plane 3
00  // 70 x43y123 SB_BIG plane 3
00  // 71 x43y123 SB_DRIVE plane 4,3
00  // 72 x43y123 SB_BIG plane 4
00  // 73 x43y123 SB_BIG plane 4
00  // 74 x43y123 SB_BIG plane 5
00  // 75 x43y123 SB_BIG plane 5
00  // 76 x43y123 SB_DRIVE plane 6,5
00  // 77 x43y123 SB_BIG plane 6
00  // 78 x43y123 SB_BIG plane 6
00  // 79 x43y123 SB_BIG plane 7
00  // 80 x43y123 SB_BIG plane 7
00  // 81 x43y123 SB_DRIVE plane 8,7
00  // 82 x43y123 SB_BIG plane 8
00  // 83 x43y123 SB_BIG plane 8
00  // 84 x43y123 SB_BIG plane 9
00  // 85 x43y123 SB_BIG plane 9
00  // 86 x43y123 SB_DRIVE plane 10,9
00  // 87 x43y123 SB_BIG plane 10
00  // 88 x43y123 SB_BIG plane 10
00  // 89 x43y123 SB_BIG plane 11
00  // 90 x43y123 SB_BIG plane 11
00  // 91 x43y123 SB_DRIVE plane 12,11
00  // 92 x43y123 SB_BIG plane 12
00  // 93 x43y123 SB_BIG plane 12
00  // 94 x44y124 SB_SML plane 1
00  // 95 x44y124 SB_SML plane 2,1
00  // 96 x44y124 SB_SML plane 2
00  // 97 x44y124 SB_SML plane 3
00  // 98 x44y124 SB_SML plane 4,3
00  // 99 x44y124 SB_SML plane 4
00  // 100 x44y124 SB_SML plane 5
00  // 101 x44y124 SB_SML plane 6,5
00  // 102 x44y124 SB_SML plane 6
00  // 103 x44y124 SB_SML plane 7
00  // 104 x44y124 SB_SML plane 8,7
00  // 105 x44y124 SB_SML plane 8
00  // 106 x44y124 SB_SML plane 9
00  // 107 x44y124 SB_SML plane 10,9
00  // 108 x44y124 SB_SML plane 10
00  // 109 x44y124 SB_SML plane 11
90  // 110 x44y124 SB_SML plane 12,11
01  // 111 x44y124 SB_SML plane 12
57 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x45y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3E // y_sel: 123
BA // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9303
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x45y123 CPE[0]
00  //  1 x45y123 CPE[1]
00  //  2 x45y123 CPE[2]
00  //  3 x45y123 CPE[3]
00  //  4 x45y123 CPE[4]
00  //  5 x45y123 CPE[5]
00  //  6 x45y123 CPE[6]
00  //  7 x45y123 CPE[7]
00  //  8 x45y123 CPE[8]
00  //  9 x45y123 CPE[9]
00  // 10 x45y124 CPE[0]
00  // 11 x45y124 CPE[1]
00  // 12 x45y124 CPE[2]
00  // 13 x45y124 CPE[3]
00  // 14 x45y124 CPE[4]
00  // 15 x45y124 CPE[5]
00  // 16 x45y124 CPE[6]
00  // 17 x45y124 CPE[7]
00  // 18 x45y124 CPE[8]
00  // 19 x45y124 CPE[9]
00  // 20 x46y123 CPE[0]
00  // 21 x46y123 CPE[1]
00  // 22 x46y123 CPE[2]
00  // 23 x46y123 CPE[3]
00  // 24 x46y123 CPE[4]
00  // 25 x46y123 CPE[5]
00  // 26 x46y123 CPE[6]
00  // 27 x46y123 CPE[7]
00  // 28 x46y123 CPE[8]
00  // 29 x46y123 CPE[9]
00  // 30 x46y124 CPE[0]
00  // 31 x46y124 CPE[1]
00  // 32 x46y124 CPE[2]
00  // 33 x46y124 CPE[3]
00  // 34 x46y124 CPE[4]
00  // 35 x46y124 CPE[5]
00  // 36 x46y124 CPE[6]
00  // 37 x46y124 CPE[7]
00  // 38 x46y124 CPE[8]
00  // 39 x46y124 CPE[9]
00  // 40 x45y123 INMUX plane 2,1
00  // 41 x45y123 INMUX plane 4,3
00  // 42 x45y123 INMUX plane 6,5
00  // 43 x45y123 INMUX plane 8,7
00  // 44 x45y123 INMUX plane 10,9
00  // 45 x45y123 INMUX plane 12,11
00  // 46 x45y124 INMUX plane 2,1
00  // 47 x45y124 INMUX plane 4,3
00  // 48 x45y124 INMUX plane 6,5
00  // 49 x45y124 INMUX plane 8,7
00  // 50 x45y124 INMUX plane 10,9
00  // 51 x45y124 INMUX plane 12,11
00  // 52 x46y123 INMUX plane 2,1
00  // 53 x46y123 INMUX plane 4,3
00  // 54 x46y123 INMUX plane 6,5
00  // 55 x46y123 INMUX plane 8,7
00  // 56 x46y123 INMUX plane 10,9
00  // 57 x46y123 INMUX plane 12,11
00  // 58 x46y124 INMUX plane 2,1
00  // 59 x46y124 INMUX plane 4,3
00  // 60 x46y124 INMUX plane 6,5
00  // 61 x46y124 INMUX plane 8,7
00  // 62 x46y124 INMUX plane 10,9
08  // 63 x46y124 INMUX plane 12,11
00  // 64 x46y124 SB_BIG plane 1
00  // 65 x46y124 SB_BIG plane 1
00  // 66 x46y124 SB_DRIVE plane 2,1
00  // 67 x46y124 SB_BIG plane 2
00  // 68 x46y124 SB_BIG plane 2
00  // 69 x46y124 SB_BIG plane 3
00  // 70 x46y124 SB_BIG plane 3
00  // 71 x46y124 SB_DRIVE plane 4,3
00  // 72 x46y124 SB_BIG plane 4
00  // 73 x46y124 SB_BIG plane 4
00  // 74 x46y124 SB_BIG plane 5
00  // 75 x46y124 SB_BIG plane 5
00  // 76 x46y124 SB_DRIVE plane 6,5
00  // 77 x46y124 SB_BIG plane 6
00  // 78 x46y124 SB_BIG plane 6
00  // 79 x46y124 SB_BIG plane 7
00  // 80 x46y124 SB_BIG plane 7
00  // 81 x46y124 SB_DRIVE plane 8,7
00  // 82 x46y124 SB_BIG plane 8
00  // 83 x46y124 SB_BIG plane 8
00  // 84 x46y124 SB_BIG plane 9
00  // 85 x46y124 SB_BIG plane 9
00  // 86 x46y124 SB_DRIVE plane 10,9
00  // 87 x46y124 SB_BIG plane 10
00  // 88 x46y124 SB_BIG plane 10
00  // 89 x46y124 SB_BIG plane 11
00  // 90 x46y124 SB_BIG plane 11
00  // 91 x46y124 SB_DRIVE plane 12,11
00  // 92 x46y124 SB_BIG plane 12
00  // 93 x46y124 SB_BIG plane 12
00  // 94 x45y123 SB_SML plane 1
00  // 95 x45y123 SB_SML plane 2,1
00  // 96 x45y123 SB_SML plane 2
00  // 97 x45y123 SB_SML plane 3
00  // 98 x45y123 SB_SML plane 4,3
00  // 99 x45y123 SB_SML plane 4
00  // 100 x45y123 SB_SML plane 5
00  // 101 x45y123 SB_SML plane 6,5
00  // 102 x45y123 SB_SML plane 6
00  // 103 x45y123 SB_SML plane 7
00  // 104 x45y123 SB_SML plane 8,7
00  // 105 x45y123 SB_SML plane 8
00  // 106 x45y123 SB_SML plane 9
00  // 107 x45y123 SB_SML plane 10,9
00  // 108 x45y123 SB_SML plane 10
19  // 109 x45y123 SB_SML plane 11
59 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x47y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9377     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3E // y_sel: 123
72 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 937F
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x47y123 CPE[0]
00  //  1 x47y123 CPE[1]
00  //  2 x47y123 CPE[2]
00  //  3 x47y123 CPE[3]
00  //  4 x47y123 CPE[4]
00  //  5 x47y123 CPE[5]
00  //  6 x47y123 CPE[6]
00  //  7 x47y123 CPE[7]
00  //  8 x47y123 CPE[8]
00  //  9 x47y123 CPE[9]
00  // 10 x47y124 CPE[0]
00  // 11 x47y124 CPE[1]
00  // 12 x47y124 CPE[2]
00  // 13 x47y124 CPE[3]
00  // 14 x47y124 CPE[4]
00  // 15 x47y124 CPE[5]
00  // 16 x47y124 CPE[6]
00  // 17 x47y124 CPE[7]
00  // 18 x47y124 CPE[8]
00  // 19 x47y124 CPE[9]
00  // 20 x48y123 CPE[0]
00  // 21 x48y123 CPE[1]
00  // 22 x48y123 CPE[2]
00  // 23 x48y123 CPE[3]
00  // 24 x48y123 CPE[4]
00  // 25 x48y123 CPE[5]
00  // 26 x48y123 CPE[6]
00  // 27 x48y123 CPE[7]
00  // 28 x48y123 CPE[8]
00  // 29 x48y123 CPE[9]
00  // 30 x48y124 CPE[0]
00  // 31 x48y124 CPE[1]
00  // 32 x48y124 CPE[2]
00  // 33 x48y124 CPE[3]
00  // 34 x48y124 CPE[4]
00  // 35 x48y124 CPE[5]
00  // 36 x48y124 CPE[6]
00  // 37 x48y124 CPE[7]
00  // 38 x48y124 CPE[8]
00  // 39 x48y124 CPE[9]
00  // 40 x47y123 INMUX plane 2,1
00  // 41 x47y123 INMUX plane 4,3
00  // 42 x47y123 INMUX plane 6,5
00  // 43 x47y123 INMUX plane 8,7
00  // 44 x47y123 INMUX plane 10,9
01  // 45 x47y123 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x59y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 93B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
3E // y_sel: 123
A2 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 93BB
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x59y123 CPE[0]
00  //  1 x59y123 CPE[1]
00  //  2 x59y123 CPE[2]
00  //  3 x59y123 CPE[3]
00  //  4 x59y123 CPE[4]
00  //  5 x59y123 CPE[5]
00  //  6 x59y123 CPE[6]
00  //  7 x59y123 CPE[7]
00  //  8 x59y123 CPE[8]
00  //  9 x59y123 CPE[9]
00  // 10 x59y124 CPE[0]
00  // 11 x59y124 CPE[1]
00  // 12 x59y124 CPE[2]
00  // 13 x59y124 CPE[3]
00  // 14 x59y124 CPE[4]
00  // 15 x59y124 CPE[5]
00  // 16 x59y124 CPE[6]
00  // 17 x59y124 CPE[7]
00  // 18 x59y124 CPE[8]
00  // 19 x59y124 CPE[9]
00  // 20 x60y123 CPE[0]
00  // 21 x60y123 CPE[1]
00  // 22 x60y123 CPE[2]
00  // 23 x60y123 CPE[3]
00  // 24 x60y123 CPE[4]
00  // 25 x60y123 CPE[5]
00  // 26 x60y123 CPE[6]
00  // 27 x60y123 CPE[7]
00  // 28 x60y123 CPE[8]
00  // 29 x60y123 CPE[9]
00  // 30 x60y124 CPE[0]
00  // 31 x60y124 CPE[1]
00  // 32 x60y124 CPE[2]
00  // 33 x60y124 CPE[3]
00  // 34 x60y124 CPE[4]
00  // 35 x60y124 CPE[5]
00  // 36 x60y124 CPE[6]
00  // 37 x60y124 CPE[7]
00  // 38 x60y124 CPE[8]
00  // 39 x60y124 CPE[9]
00  // 40 x59y123 INMUX plane 2,1
00  // 41 x59y123 INMUX plane 4,3
00  // 42 x59y123 INMUX plane 6,5
00  // 43 x59y123 INMUX plane 8,7
00  // 44 x59y123 INMUX plane 10,9
00  // 45 x59y123 INMUX plane 12,11
00  // 46 x59y124 INMUX plane 2,1
00  // 47 x59y124 INMUX plane 4,3
00  // 48 x59y124 INMUX plane 6,5
00  // 49 x59y124 INMUX plane 8,7
00  // 50 x59y124 INMUX plane 10,9
00  // 51 x59y124 INMUX plane 12,11
00  // 52 x60y123 INMUX plane 2,1
00  // 53 x60y123 INMUX plane 4,3
00  // 54 x60y123 INMUX plane 6,5
00  // 55 x60y123 INMUX plane 8,7
00  // 56 x60y123 INMUX plane 10,9
00  // 57 x60y123 INMUX plane 12,11
00  // 58 x60y124 INMUX plane 2,1
00  // 59 x60y124 INMUX plane 4,3
00  // 60 x60y124 INMUX plane 6,5
00  // 61 x60y124 INMUX plane 8,7
00  // 62 x60y124 INMUX plane 10,9
00  // 63 x60y124 INMUX plane 12,11
00  // 64 x59y123 SB_BIG plane 1
00  // 65 x59y123 SB_BIG plane 1
00  // 66 x59y123 SB_DRIVE plane 2,1
00  // 67 x59y123 SB_BIG plane 2
00  // 68 x59y123 SB_BIG plane 2
00  // 69 x59y123 SB_BIG plane 3
00  // 70 x59y123 SB_BIG plane 3
00  // 71 x59y123 SB_DRIVE plane 4,3
00  // 72 x59y123 SB_BIG plane 4
00  // 73 x59y123 SB_BIG plane 4
00  // 74 x59y123 SB_BIG plane 5
00  // 75 x59y123 SB_BIG plane 5
20  // 76 x59y123 SB_DRIVE plane 6,5
7F // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 940E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9416
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 948C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9494
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 950A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3F // y_sel: 125
62 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9512
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y125 CPE[0]
00  //  1 x29y125 CPE[1]
00  //  2 x29y125 CPE[2]
00  //  3 x29y125 CPE[3]
00  //  4 x29y125 CPE[4]
00  //  5 x29y125 CPE[5]
00  //  6 x29y125 CPE[6]
00  //  7 x29y125 CPE[7]
00  //  8 x29y125 CPE[8]
00  //  9 x29y125 CPE[9]
00  // 10 x29y126 CPE[0]
00  // 11 x29y126 CPE[1]
00  // 12 x29y126 CPE[2]
00  // 13 x29y126 CPE[3]
00  // 14 x29y126 CPE[4]
00  // 15 x29y126 CPE[5]
00  // 16 x29y126 CPE[6]
00  // 17 x29y126 CPE[7]
00  // 18 x29y126 CPE[8]
00  // 19 x29y126 CPE[9]
00  // 20 x30y125 CPE[0]
00  // 21 x30y125 CPE[1]
00  // 22 x30y125 CPE[2]
00  // 23 x30y125 CPE[3]
00  // 24 x30y125 CPE[4]
00  // 25 x30y125 CPE[5]
00  // 26 x30y125 CPE[6]
00  // 27 x30y125 CPE[7]
00  // 28 x30y125 CPE[8]
00  // 29 x30y125 CPE[9]
00  // 30 x30y126 CPE[0]
00  // 31 x30y126 CPE[1]
00  // 32 x30y126 CPE[2]
00  // 33 x30y126 CPE[3]
00  // 34 x30y126 CPE[4]
00  // 35 x30y126 CPE[5]
00  // 36 x30y126 CPE[6]
00  // 37 x30y126 CPE[7]
00  // 38 x30y126 CPE[8]
00  // 39 x30y126 CPE[9]
00  // 40 x29y125 INMUX plane 2,1
00  // 41 x29y125 INMUX plane 4,3
00  // 42 x29y125 INMUX plane 6,5
00  // 43 x29y125 INMUX plane 8,7
00  // 44 x29y125 INMUX plane 10,9
00  // 45 x29y125 INMUX plane 12,11
00  // 46 x29y126 INMUX plane 2,1
00  // 47 x29y126 INMUX plane 4,3
00  // 48 x29y126 INMUX plane 6,5
00  // 49 x29y126 INMUX plane 8,7
00  // 50 x29y126 INMUX plane 10,9
00  // 51 x29y126 INMUX plane 12,11
00  // 52 x30y125 INMUX plane 2,1
00  // 53 x30y125 INMUX plane 4,3
00  // 54 x30y125 INMUX plane 6,5
00  // 55 x30y125 INMUX plane 8,7
00  // 56 x30y125 INMUX plane 10,9
00  // 57 x30y125 INMUX plane 12,11
00  // 58 x30y126 INMUX plane 2,1
00  // 59 x30y126 INMUX plane 4,3
00  // 60 x30y126 INMUX plane 6,5
00  // 61 x30y126 INMUX plane 8,7
00  // 62 x30y126 INMUX plane 10,9
00  // 63 x30y126 INMUX plane 12,11
00  // 64 x29y125 SB_BIG plane 1
00  // 65 x29y125 SB_BIG plane 1
00  // 66 x29y125 SB_DRIVE plane 2,1
00  // 67 x29y125 SB_BIG plane 2
00  // 68 x29y125 SB_BIG plane 2
00  // 69 x29y125 SB_BIG plane 3
00  // 70 x29y125 SB_BIG plane 3
00  // 71 x29y125 SB_DRIVE plane 4,3
C1  // 72 x29y125 SB_BIG plane 4
00  // 73 x29y125 SB_BIG plane 4
00  // 74 x29y125 SB_BIG plane 5
00  // 75 x29y125 SB_BIG plane 5
00  // 76 x29y125 SB_DRIVE plane 6,5
00  // 77 x29y125 SB_BIG plane 6
00  // 78 x29y125 SB_BIG plane 6
00  // 79 x29y125 SB_BIG plane 7
00  // 80 x29y125 SB_BIG plane 7
00  // 81 x29y125 SB_DRIVE plane 8,7
00  // 82 x29y125 SB_BIG plane 8
00  // 83 x29y125 SB_BIG plane 8
00  // 84 x29y125 SB_BIG plane 9
00  // 85 x29y125 SB_BIG plane 9
00  // 86 x29y125 SB_DRIVE plane 10,9
00  // 87 x29y125 SB_BIG plane 10
00  // 88 x29y125 SB_BIG plane 10
00  // 89 x29y125 SB_BIG plane 11
00  // 90 x29y125 SB_BIG plane 11
00  // 91 x29y125 SB_DRIVE plane 12,11
00  // 92 x29y125 SB_BIG plane 12
00  // 93 x29y125 SB_BIG plane 12
00  // 94 x30y126 SB_SML plane 1
00  // 95 x30y126 SB_SML plane 2,1
00  // 96 x30y126 SB_SML plane 2
00  // 97 x30y126 SB_SML plane 3
E0  // 98 x30y126 SB_SML plane 4,3
00  // 99 x30y126 SB_SML plane 4
00  // 100 x30y126 SB_SML plane 5
00  // 101 x30y126 SB_SML plane 6,5
00  // 102 x30y126 SB_SML plane 6
00  // 103 x30y126 SB_SML plane 7
00  // 104 x30y126 SB_SML plane 8,7
00  // 105 x30y126 SB_SML plane 8
00  // 106 x30y126 SB_SML plane 9
04  // 107 x30y126 SB_SML plane 10,9
E4 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x31y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9584     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3F // y_sel: 125
3B // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 958C
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x31y125 CPE[0]  _a289  C_AND////    
00  //  1 x31y125 CPE[1]
00  //  2 x31y125 CPE[2]
00  //  3 x31y125 CPE[3]
00  //  4 x31y125 CPE[4]
00  //  5 x31y125 CPE[5]
00  //  6 x31y125 CPE[6]
00  //  7 x31y125 CPE[7]
00  //  8 x31y125 CPE[8]
00  //  9 x31y125 CPE[9]
00  // 10 x31y126 CPE[0]
00  // 11 x31y126 CPE[1]
00  // 12 x31y126 CPE[2]
00  // 13 x31y126 CPE[3]
00  // 14 x31y126 CPE[4]
00  // 15 x31y126 CPE[5]
00  // 16 x31y126 CPE[6]
00  // 17 x31y126 CPE[7]
00  // 18 x31y126 CPE[8]
00  // 19 x31y126 CPE[9]
00  // 20 x32y125 CPE[0]
00  // 21 x32y125 CPE[1]
00  // 22 x32y125 CPE[2]
00  // 23 x32y125 CPE[3]
00  // 24 x32y125 CPE[4]
00  // 25 x32y125 CPE[5]
00  // 26 x32y125 CPE[6]
00  // 27 x32y125 CPE[7]
00  // 28 x32y125 CPE[8]
00  // 29 x32y125 CPE[9]
00  // 30 x32y126 CPE[0]  _a9  C_///AND/D
00  // 31 x32y126 CPE[1]
00  // 32 x32y126 CPE[2]
00  // 33 x32y126 CPE[3]
00  // 34 x32y126 CPE[4]
00  // 35 x32y126 CPE[5]
00  // 36 x32y126 CPE[6]
00  // 37 x32y126 CPE[7]
00  // 38 x32y126 CPE[8]
00  // 39 x32y126 CPE[9]
2C  // 40 x31y125 INMUX plane 2,1
10  // 41 x31y125 INMUX plane 4,3
30  // 42 x31y125 INMUX plane 6,5
30  // 43 x31y125 INMUX plane 8,7
08  // 44 x31y125 INMUX plane 10,9
01  // 45 x31y125 INMUX plane 12,11
00  // 46 x31y126 INMUX plane 2,1
08  // 47 x31y126 INMUX plane 4,3
00  // 48 x31y126 INMUX plane 6,5
00  // 49 x31y126 INMUX plane 8,7
00  // 50 x31y126 INMUX plane 10,9
00  // 51 x31y126 INMUX plane 12,11
00  // 52 x32y125 INMUX plane 2,1
00  // 53 x32y125 INMUX plane 4,3
01  // 54 x32y125 INMUX plane 6,5
40  // 55 x32y125 INMUX plane 8,7
00  // 56 x32y125 INMUX plane 10,9
C0  // 57 x32y125 INMUX plane 12,11
2C  // 58 x32y126 INMUX plane 2,1
00  // 59 x32y126 INMUX plane 4,3
00  // 60 x32y126 INMUX plane 6,5
40  // 61 x32y126 INMUX plane 8,7
03  // 62 x32y126 INMUX plane 10,9
44  // 63 x32y126 INMUX plane 12,11
48  // 64 x32y126 SB_BIG plane 1
12  // 65 x32y126 SB_BIG plane 1
00  // 66 x32y126 SB_DRIVE plane 2,1
00  // 67 x32y126 SB_BIG plane 2
00  // 68 x32y126 SB_BIG plane 2
02  // 69 x32y126 SB_BIG plane 3
06  // 70 x32y126 SB_BIG plane 3
00  // 71 x32y126 SB_DRIVE plane 4,3
1A  // 72 x32y126 SB_BIG plane 4
21  // 73 x32y126 SB_BIG plane 4
48  // 74 x32y126 SB_BIG plane 5
12  // 75 x32y126 SB_BIG plane 5
00  // 76 x32y126 SB_DRIVE plane 6,5
00  // 77 x32y126 SB_BIG plane 6
00  // 78 x32y126 SB_BIG plane 6
00  // 79 x32y126 SB_BIG plane 7
00  // 80 x32y126 SB_BIG plane 7
00  // 81 x32y126 SB_DRIVE plane 8,7
48  // 82 x32y126 SB_BIG plane 8
12  // 83 x32y126 SB_BIG plane 8
00  // 84 x32y126 SB_BIG plane 9
00  // 85 x32y126 SB_BIG plane 9
00  // 86 x32y126 SB_DRIVE plane 10,9
00  // 87 x32y126 SB_BIG plane 10
00  // 88 x32y126 SB_BIG plane 10
00  // 89 x32y126 SB_BIG plane 11
00  // 90 x32y126 SB_BIG plane 11
00  // 91 x32y126 SB_DRIVE plane 12,11
00  // 92 x32y126 SB_BIG plane 12
00  // 93 x32y126 SB_BIG plane 12
A8  // 94 x31y125 SB_SML plane 1
02  // 95 x31y125 SB_SML plane 2,1
00  // 96 x31y125 SB_SML plane 2
04  // 97 x31y125 SB_SML plane 3
42  // 98 x31y125 SB_SML plane 4,3
3D  // 99 x31y125 SB_SML plane 4
A1  // 100 x31y125 SB_SML plane 5
02  // 101 x31y125 SB_SML plane 6,5
00  // 102 x31y125 SB_SML plane 6
00  // 103 x31y125 SB_SML plane 7
80  // 104 x31y125 SB_SML plane 8,7
2A  // 105 x31y125 SB_SML plane 8
00  // 106 x31y125 SB_SML plane 9
04  // 107 x31y125 SB_SML plane 10,9
F0 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x33y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3F // y_sel: 125
E3 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9606
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y125 CPE[0]
00  //  1 x33y125 CPE[1]
00  //  2 x33y125 CPE[2]
00  //  3 x33y125 CPE[3]
00  //  4 x33y125 CPE[4]
00  //  5 x33y125 CPE[5]
00  //  6 x33y125 CPE[6]
00  //  7 x33y125 CPE[7]
00  //  8 x33y125 CPE[8]
00  //  9 x33y125 CPE[9]
00  // 10 x33y126 CPE[0]
00  // 11 x33y126 CPE[1]
00  // 12 x33y126 CPE[2]
00  // 13 x33y126 CPE[3]
00  // 14 x33y126 CPE[4]
00  // 15 x33y126 CPE[5]
00  // 16 x33y126 CPE[6]
00  // 17 x33y126 CPE[7]
00  // 18 x33y126 CPE[8]
00  // 19 x33y126 CPE[9]
00  // 20 x34y125 CPE[0]  _a239  C_MX4b////    
00  // 21 x34y125 CPE[1]
00  // 22 x34y125 CPE[2]
00  // 23 x34y125 CPE[3]
00  // 24 x34y125 CPE[4]
00  // 25 x34y125 CPE[5]
00  // 26 x34y125 CPE[6]
00  // 27 x34y125 CPE[7]
00  // 28 x34y125 CPE[8]
00  // 29 x34y125 CPE[9]
00  // 30 x34y126 CPE[0]
00  // 31 x34y126 CPE[1]
00  // 32 x34y126 CPE[2]
00  // 33 x34y126 CPE[3]
00  // 34 x34y126 CPE[4]
00  // 35 x34y126 CPE[5]
00  // 36 x34y126 CPE[6]
00  // 37 x34y126 CPE[7]
00  // 38 x34y126 CPE[8]
00  // 39 x34y126 CPE[9]
01  // 40 x33y125 INMUX plane 2,1
00  // 41 x33y125 INMUX plane 4,3
09  // 42 x33y125 INMUX plane 6,5
00  // 43 x33y125 INMUX plane 8,7
00  // 44 x33y125 INMUX plane 10,9
08  // 45 x33y125 INMUX plane 12,11
00  // 46 x33y126 INMUX plane 2,1
00  // 47 x33y126 INMUX plane 4,3
00  // 48 x33y126 INMUX plane 6,5
00  // 49 x33y126 INMUX plane 8,7
00  // 50 x33y126 INMUX plane 10,9
00  // 51 x33y126 INMUX plane 12,11
39  // 52 x34y125 INMUX plane 2,1
03  // 53 x34y125 INMUX plane 4,3
0F  // 54 x34y125 INMUX plane 6,5
11  // 55 x34y125 INMUX plane 8,7
8D  // 56 x34y125 INMUX plane 10,9
01  // 57 x34y125 INMUX plane 12,11
00  // 58 x34y126 INMUX plane 2,1
00  // 59 x34y126 INMUX plane 4,3
00  // 60 x34y126 INMUX plane 6,5
00  // 61 x34y126 INMUX plane 8,7
00  // 62 x34y126 INMUX plane 10,9
00  // 63 x34y126 INMUX plane 12,11
00  // 64 x33y125 SB_BIG plane 1
00  // 65 x33y125 SB_BIG plane 1
00  // 66 x33y125 SB_DRIVE plane 2,1
C0  // 67 x33y125 SB_BIG plane 2
00  // 68 x33y125 SB_BIG plane 2
48  // 69 x33y125 SB_BIG plane 3
12  // 70 x33y125 SB_BIG plane 3
00  // 71 x33y125 SB_DRIVE plane 4,3
0E  // 72 x33y125 SB_BIG plane 4
06  // 73 x33y125 SB_BIG plane 4
11  // 74 x33y125 SB_BIG plane 5
00  // 75 x33y125 SB_BIG plane 5
00  // 76 x33y125 SB_DRIVE plane 6,5
00  // 77 x33y125 SB_BIG plane 6
00  // 78 x33y125 SB_BIG plane 6
48  // 79 x33y125 SB_BIG plane 7
12  // 80 x33y125 SB_BIG plane 7
00  // 81 x33y125 SB_DRIVE plane 8,7
00  // 82 x33y125 SB_BIG plane 8
00  // 83 x33y125 SB_BIG plane 8
00  // 84 x33y125 SB_BIG plane 9
30  // 85 x33y125 SB_BIG plane 9
00  // 86 x33y125 SB_DRIVE plane 10,9
00  // 87 x33y125 SB_BIG plane 10
00  // 88 x33y125 SB_BIG plane 10
01  // 89 x33y125 SB_BIG plane 11
00  // 90 x33y125 SB_BIG plane 11
00  // 91 x33y125 SB_DRIVE plane 12,11
00  // 92 x33y125 SB_BIG plane 12
00  // 93 x33y125 SB_BIG plane 12
40  // 94 x34y126 SB_SML plane 1
00  // 95 x34y126 SB_SML plane 2,1
00  // 96 x34y126 SB_SML plane 2
A8  // 97 x34y126 SB_SML plane 3
04  // 98 x34y126 SB_SML plane 4,3
00  // 99 x34y126 SB_SML plane 4
69  // 100 x34y126 SB_SML plane 5
00  // 101 x34y126 SB_SML plane 6,5
00  // 102 x34y126 SB_SML plane 6
C8  // 103 x34y126 SB_SML plane 7
02  // 104 x34y126 SB_SML plane 8,7
00  // 105 x34y126 SB_SML plane 8
00  // 106 x34y126 SB_SML plane 9
00  // 107 x34y126 SB_SML plane 10,9
00  // 108 x34y126 SB_SML plane 10
00  // 109 x34y126 SB_SML plane 11
00  // 110 x34y126 SB_SML plane 12,11
06  // 111 x34y126 SB_SML plane 12
97 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x35y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 967C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3F // y_sel: 125
8B // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9684
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x35y125 CPE[0]
00  //  1 x35y125 CPE[1]
00  //  2 x35y125 CPE[2]
00  //  3 x35y125 CPE[3]
00  //  4 x35y125 CPE[4]
00  //  5 x35y125 CPE[5]
00  //  6 x35y125 CPE[6]
00  //  7 x35y125 CPE[7]
00  //  8 x35y125 CPE[8]
00  //  9 x35y125 CPE[9]
00  // 10 x35y126 CPE[0]
00  // 11 x35y126 CPE[1]
00  // 12 x35y126 CPE[2]
00  // 13 x35y126 CPE[3]
00  // 14 x35y126 CPE[4]
00  // 15 x35y126 CPE[5]
00  // 16 x35y126 CPE[6]
00  // 17 x35y126 CPE[7]
00  // 18 x35y126 CPE[8]
00  // 19 x35y126 CPE[9]
00  // 20 x36y125 CPE[0]  _a237  C_MX4b////    
00  // 21 x36y125 CPE[1]
00  // 22 x36y125 CPE[2]
00  // 23 x36y125 CPE[3]
00  // 24 x36y125 CPE[4]
00  // 25 x36y125 CPE[5]
00  // 26 x36y125 CPE[6]
00  // 27 x36y125 CPE[7]
00  // 28 x36y125 CPE[8]
00  // 29 x36y125 CPE[9]
00  // 30 x36y126 CPE[0]  _a323  C_////Bridge
00  // 31 x36y126 CPE[1]
00  // 32 x36y126 CPE[2]
00  // 33 x36y126 CPE[3]
00  // 34 x36y126 CPE[4]
00  // 35 x36y126 CPE[5]
00  // 36 x36y126 CPE[6]
00  // 37 x36y126 CPE[7]
00  // 38 x36y126 CPE[8]
00  // 39 x36y126 CPE[9]
00  // 40 x35y125 INMUX plane 2,1
00  // 41 x35y125 INMUX plane 4,3
05  // 42 x35y125 INMUX plane 6,5
08  // 43 x35y125 INMUX plane 8,7
01  // 44 x35y125 INMUX plane 10,9
01  // 45 x35y125 INMUX plane 12,11
04  // 46 x35y126 INMUX plane 2,1
00  // 47 x35y126 INMUX plane 4,3
20  // 48 x35y126 INMUX plane 6,5
04  // 49 x35y126 INMUX plane 8,7
01  // 50 x35y126 INMUX plane 10,9
00  // 51 x35y126 INMUX plane 12,11
04  // 52 x36y125 INMUX plane 2,1
28  // 53 x36y125 INMUX plane 4,3
14  // 54 x36y125 INMUX plane 6,5
3C  // 55 x36y125 INMUX plane 8,7
00  // 56 x36y125 INMUX plane 10,9
08  // 57 x36y125 INMUX plane 12,11
00  // 58 x36y126 INMUX plane 2,1
00  // 59 x36y126 INMUX plane 4,3
07  // 60 x36y126 INMUX plane 6,5
00  // 61 x36y126 INMUX plane 8,7
04  // 62 x36y126 INMUX plane 10,9
00  // 63 x36y126 INMUX plane 12,11
00  // 64 x36y126 SB_BIG plane 1
00  // 65 x36y126 SB_BIG plane 1
00  // 66 x36y126 SB_DRIVE plane 2,1
00  // 67 x36y126 SB_BIG plane 2
00  // 68 x36y126 SB_BIG plane 2
48  // 69 x36y126 SB_BIG plane 3
10  // 70 x36y126 SB_BIG plane 3
00  // 71 x36y126 SB_DRIVE plane 4,3
48  // 72 x36y126 SB_BIG plane 4
12  // 73 x36y126 SB_BIG plane 4
00  // 74 x36y126 SB_BIG plane 5
00  // 75 x36y126 SB_BIG plane 5
00  // 76 x36y126 SB_DRIVE plane 6,5
00  // 77 x36y126 SB_BIG plane 6
00  // 78 x36y126 SB_BIG plane 6
48  // 79 x36y126 SB_BIG plane 7
12  // 80 x36y126 SB_BIG plane 7
00  // 81 x36y126 SB_DRIVE plane 8,7
48  // 82 x36y126 SB_BIG plane 8
12  // 83 x36y126 SB_BIG plane 8
00  // 84 x36y126 SB_BIG plane 9
00  // 85 x36y126 SB_BIG plane 9
00  // 86 x36y126 SB_DRIVE plane 10,9
00  // 87 x36y126 SB_BIG plane 10
00  // 88 x36y126 SB_BIG plane 10
00  // 89 x36y126 SB_BIG plane 11
00  // 90 x36y126 SB_BIG plane 11
00  // 91 x36y126 SB_DRIVE plane 12,11
C0  // 92 x36y126 SB_BIG plane 12
00  // 93 x36y126 SB_BIG plane 12
00  // 94 x35y125 SB_SML plane 1
00  // 95 x35y125 SB_SML plane 2,1
00  // 96 x35y125 SB_SML plane 2
A8  // 97 x35y125 SB_SML plane 3
82  // 98 x35y125 SB_SML plane 4,3
2A  // 99 x35y125 SB_SML plane 4
61  // 100 x35y125 SB_SML plane 5
00  // 101 x35y125 SB_SML plane 6,5
00  // 102 x35y125 SB_SML plane 6
A8  // 103 x35y125 SB_SML plane 7
82  // 104 x35y125 SB_SML plane 8,7
22  // 105 x35y125 SB_SML plane 8
60  // 106 x35y125 SB_SML plane 9
E8 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x37y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 96F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3F // y_sel: 125
53 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96FD
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x37y125 CPE[0]
00  //  1 x37y125 CPE[1]
00  //  2 x37y125 CPE[2]
00  //  3 x37y125 CPE[3]
00  //  4 x37y125 CPE[4]
00  //  5 x37y125 CPE[5]
00  //  6 x37y125 CPE[6]
00  //  7 x37y125 CPE[7]
00  //  8 x37y125 CPE[8]
00  //  9 x37y125 CPE[9]
00  // 10 x37y126 CPE[0]  _a340  C_////Bridge
00  // 11 x37y126 CPE[1]
00  // 12 x37y126 CPE[2]
00  // 13 x37y126 CPE[3]
00  // 14 x37y126 CPE[4]
00  // 15 x37y126 CPE[5]
00  // 16 x37y126 CPE[6]
00  // 17 x37y126 CPE[7]
00  // 18 x37y126 CPE[8]
00  // 19 x37y126 CPE[9]
00  // 20 x38y125 CPE[0]  _a241  C_MX4b////    
00  // 21 x38y125 CPE[1]
00  // 22 x38y125 CPE[2]
00  // 23 x38y125 CPE[3]
00  // 24 x38y125 CPE[4]
00  // 25 x38y125 CPE[5]
00  // 26 x38y125 CPE[6]
00  // 27 x38y125 CPE[7]
00  // 28 x38y125 CPE[8]
00  // 29 x38y125 CPE[9]
00  // 30 x38y126 CPE[0]
00  // 31 x38y126 CPE[1]
00  // 32 x38y126 CPE[2]
00  // 33 x38y126 CPE[3]
00  // 34 x38y126 CPE[4]
00  // 35 x38y126 CPE[5]
00  // 36 x38y126 CPE[6]
00  // 37 x38y126 CPE[7]
00  // 38 x38y126 CPE[8]
00  // 39 x38y126 CPE[9]
00  // 40 x37y125 INMUX plane 2,1
08  // 41 x37y125 INMUX plane 4,3
00  // 42 x37y125 INMUX plane 6,5
08  // 43 x37y125 INMUX plane 8,7
00  // 44 x37y125 INMUX plane 10,9
00  // 45 x37y125 INMUX plane 12,11
05  // 46 x37y126 INMUX plane 2,1
18  // 47 x37y126 INMUX plane 4,3
00  // 48 x37y126 INMUX plane 6,5
00  // 49 x37y126 INMUX plane 8,7
00  // 50 x37y126 INMUX plane 10,9
00  // 51 x37y126 INMUX plane 12,11
04  // 52 x38y125 INMUX plane 2,1
08  // 53 x38y125 INMUX plane 4,3
17  // 54 x38y125 INMUX plane 6,5
08  // 55 x38y125 INMUX plane 8,7
04  // 56 x38y125 INMUX plane 10,9
00  // 57 x38y125 INMUX plane 12,11
00  // 58 x38y126 INMUX plane 2,1
00  // 59 x38y126 INMUX plane 4,3
00  // 60 x38y126 INMUX plane 6,5
00  // 61 x38y126 INMUX plane 8,7
00  // 62 x38y126 INMUX plane 10,9
00  // 63 x38y126 INMUX plane 12,11
00  // 64 x37y125 SB_BIG plane 1
00  // 65 x37y125 SB_BIG plane 1
00  // 66 x37y125 SB_DRIVE plane 2,1
48  // 67 x37y125 SB_BIG plane 2
12  // 68 x37y125 SB_BIG plane 2
48  // 69 x37y125 SB_BIG plane 3
12  // 70 x37y125 SB_BIG plane 3
00  // 71 x37y125 SB_DRIVE plane 4,3
81  // 72 x37y125 SB_BIG plane 4
02  // 73 x37y125 SB_BIG plane 4
18  // 74 x37y125 SB_BIG plane 5
10  // 75 x37y125 SB_BIG plane 5
00  // 76 x37y125 SB_DRIVE plane 6,5
48  // 77 x37y125 SB_BIG plane 6
10  // 78 x37y125 SB_BIG plane 6
48  // 79 x37y125 SB_BIG plane 7
02  // 80 x37y125 SB_BIG plane 7
00  // 81 x37y125 SB_DRIVE plane 8,7
00  // 82 x37y125 SB_BIG plane 8
00  // 83 x37y125 SB_BIG plane 8
00  // 84 x37y125 SB_BIG plane 9
00  // 85 x37y125 SB_BIG plane 9
00  // 86 x37y125 SB_DRIVE plane 10,9
00  // 87 x37y125 SB_BIG plane 10
00  // 88 x37y125 SB_BIG plane 10
00  // 89 x37y125 SB_BIG plane 11
00  // 90 x37y125 SB_BIG plane 11
04  // 91 x37y125 SB_DRIVE plane 12,11
00  // 92 x37y125 SB_BIG plane 12
00  // 93 x37y125 SB_BIG plane 12
00  // 94 x38y126 SB_SML plane 1
80  // 95 x38y126 SB_SML plane 2,1
2A  // 96 x38y126 SB_SML plane 2
A8  // 97 x38y126 SB_SML plane 3
02  // 98 x38y126 SB_SML plane 4,3
00  // 99 x38y126 SB_SML plane 4
00  // 100 x38y126 SB_SML plane 5
80  // 101 x38y126 SB_SML plane 6,5
2A  // 102 x38y126 SB_SML plane 6
A8  // 103 x38y126 SB_SML plane 7
02  // 104 x38y126 SB_SML plane 8,7
52 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x39y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 976C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3F // y_sel: 125
5B // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9774
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y125 CPE[0]
00  //  1 x39y125 CPE[1]
00  //  2 x39y125 CPE[2]
00  //  3 x39y125 CPE[3]
00  //  4 x39y125 CPE[4]
00  //  5 x39y125 CPE[5]
00  //  6 x39y125 CPE[6]
00  //  7 x39y125 CPE[7]
00  //  8 x39y125 CPE[8]
00  //  9 x39y125 CPE[9]
00  // 10 x39y126 CPE[0]  _a314  C_////Bridge
00  // 11 x39y126 CPE[1]
00  // 12 x39y126 CPE[2]
00  // 13 x39y126 CPE[3]
00  // 14 x39y126 CPE[4]
00  // 15 x39y126 CPE[5]
00  // 16 x39y126 CPE[6]
00  // 17 x39y126 CPE[7]
00  // 18 x39y126 CPE[8]
00  // 19 x39y126 CPE[9]
00  // 20 x40y125 CPE[0]  _a243  C_MX4b////    
00  // 21 x40y125 CPE[1]
00  // 22 x40y125 CPE[2]
00  // 23 x40y125 CPE[3]
00  // 24 x40y125 CPE[4]
00  // 25 x40y125 CPE[5]
00  // 26 x40y125 CPE[6]
00  // 27 x40y125 CPE[7]
00  // 28 x40y125 CPE[8]
00  // 29 x40y125 CPE[9]
00  // 30 x40y126 CPE[0]
00  // 31 x40y126 CPE[1]
00  // 32 x40y126 CPE[2]
00  // 33 x40y126 CPE[3]
00  // 34 x40y126 CPE[4]
00  // 35 x40y126 CPE[5]
00  // 36 x40y126 CPE[6]
00  // 37 x40y126 CPE[7]
00  // 38 x40y126 CPE[8]
00  // 39 x40y126 CPE[9]
00  // 40 x39y125 INMUX plane 2,1
00  // 41 x39y125 INMUX plane 4,3
02  // 42 x39y125 INMUX plane 6,5
00  // 43 x39y125 INMUX plane 8,7
00  // 44 x39y125 INMUX plane 10,9
00  // 45 x39y125 INMUX plane 12,11
00  // 46 x39y126 INMUX plane 2,1
38  // 47 x39y126 INMUX plane 4,3
00  // 48 x39y126 INMUX plane 6,5
00  // 49 x39y126 INMUX plane 8,7
00  // 50 x39y126 INMUX plane 10,9
28  // 51 x39y126 INMUX plane 12,11
04  // 52 x40y125 INMUX plane 2,1
20  // 53 x40y125 INMUX plane 4,3
25  // 54 x40y125 INMUX plane 6,5
38  // 55 x40y125 INMUX plane 8,7
80  // 56 x40y125 INMUX plane 10,9
21  // 57 x40y125 INMUX plane 12,11
00  // 58 x40y126 INMUX plane 2,1
00  // 59 x40y126 INMUX plane 4,3
00  // 60 x40y126 INMUX plane 6,5
00  // 61 x40y126 INMUX plane 8,7
00  // 62 x40y126 INMUX plane 10,9
00  // 63 x40y126 INMUX plane 12,11
00  // 64 x40y126 SB_BIG plane 1
00  // 65 x40y126 SB_BIG plane 1
00  // 66 x40y126 SB_DRIVE plane 2,1
48  // 67 x40y126 SB_BIG plane 2
12  // 68 x40y126 SB_BIG plane 2
48  // 69 x40y126 SB_BIG plane 3
12  // 70 x40y126 SB_BIG plane 3
00  // 71 x40y126 SB_DRIVE plane 4,3
00  // 72 x40y126 SB_BIG plane 4
00  // 73 x40y126 SB_BIG plane 4
00  // 74 x40y126 SB_BIG plane 5
00  // 75 x40y126 SB_BIG plane 5
00  // 76 x40y126 SB_DRIVE plane 6,5
48  // 77 x40y126 SB_BIG plane 6
12  // 78 x40y126 SB_BIG plane 6
48  // 79 x40y126 SB_BIG plane 7
12  // 80 x40y126 SB_BIG plane 7
00  // 81 x40y126 SB_DRIVE plane 8,7
00  // 82 x40y126 SB_BIG plane 8
00  // 83 x40y126 SB_BIG plane 8
00  // 84 x40y126 SB_BIG plane 9
00  // 85 x40y126 SB_BIG plane 9
00  // 86 x40y126 SB_DRIVE plane 10,9
00  // 87 x40y126 SB_BIG plane 10
00  // 88 x40y126 SB_BIG plane 10
00  // 89 x40y126 SB_BIG plane 11
00  // 90 x40y126 SB_BIG plane 11
00  // 91 x40y126 SB_DRIVE plane 12,11
C0  // 92 x40y126 SB_BIG plane 12
00  // 93 x40y126 SB_BIG plane 12
00  // 94 x39y125 SB_SML plane 1
80  // 95 x39y125 SB_SML plane 2,1
2A  // 96 x39y125 SB_SML plane 2
A8  // 97 x39y125 SB_SML plane 3
02  // 98 x39y125 SB_SML plane 4,3
00  // 99 x39y125 SB_SML plane 4
00  // 100 x39y125 SB_SML plane 5
80  // 101 x39y125 SB_SML plane 6,5
22  // 102 x39y125 SB_SML plane 6
A8  // 103 x39y125 SB_SML plane 7
02  // 104 x39y125 SB_SML plane 8,7
00  // 105 x39y125 SB_SML plane 8
00  // 106 x39y125 SB_SML plane 9
00  // 107 x39y125 SB_SML plane 10,9
00  // 108 x39y125 SB_SML plane 10
01  // 109 x39y125 SB_SML plane 11
0F // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x41y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 97E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3F // y_sel: 125
83 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 97F0
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x41y125 CPE[0]  _a319  C_////Bridge
00  //  1 x41y125 CPE[1]
00  //  2 x41y125 CPE[2]
00  //  3 x41y125 CPE[3]
00  //  4 x41y125 CPE[4]
00  //  5 x41y125 CPE[5]
00  //  6 x41y125 CPE[6]
00  //  7 x41y125 CPE[7]
00  //  8 x41y125 CPE[8]
00  //  9 x41y125 CPE[9]
00  // 10 x41y126 CPE[0]
00  // 11 x41y126 CPE[1]
00  // 12 x41y126 CPE[2]
00  // 13 x41y126 CPE[3]
00  // 14 x41y126 CPE[4]
00  // 15 x41y126 CPE[5]
00  // 16 x41y126 CPE[6]
00  // 17 x41y126 CPE[7]
00  // 18 x41y126 CPE[8]
00  // 19 x41y126 CPE[9]
00  // 20 x42y125 CPE[0]
00  // 21 x42y125 CPE[1]
00  // 22 x42y125 CPE[2]
00  // 23 x42y125 CPE[3]
00  // 24 x42y125 CPE[4]
00  // 25 x42y125 CPE[5]
00  // 26 x42y125 CPE[6]
00  // 27 x42y125 CPE[7]
00  // 28 x42y125 CPE[8]
00  // 29 x42y125 CPE[9]
00  // 30 x42y126 CPE[0]
00  // 31 x42y126 CPE[1]
00  // 32 x42y126 CPE[2]
00  // 33 x42y126 CPE[3]
00  // 34 x42y126 CPE[4]
00  // 35 x42y126 CPE[5]
00  // 36 x42y126 CPE[6]
00  // 37 x42y126 CPE[7]
00  // 38 x42y126 CPE[8]
00  // 39 x42y126 CPE[9]
00  // 40 x41y125 INMUX plane 2,1
06  // 41 x41y125 INMUX plane 4,3
00  // 42 x41y125 INMUX plane 6,5
04  // 43 x41y125 INMUX plane 8,7
00  // 44 x41y125 INMUX plane 10,9
02  // 45 x41y125 INMUX plane 12,11
00  // 46 x41y126 INMUX plane 2,1
00  // 47 x41y126 INMUX plane 4,3
02  // 48 x41y126 INMUX plane 6,5
00  // 49 x41y126 INMUX plane 8,7
00  // 50 x41y126 INMUX plane 10,9
00  // 51 x41y126 INMUX plane 12,11
00  // 52 x42y125 INMUX plane 2,1
08  // 53 x42y125 INMUX plane 4,3
40  // 54 x42y125 INMUX plane 6,5
00  // 55 x42y125 INMUX plane 8,7
40  // 56 x42y125 INMUX plane 10,9
01  // 57 x42y125 INMUX plane 12,11
00  // 58 x42y126 INMUX plane 2,1
00  // 59 x42y126 INMUX plane 4,3
40  // 60 x42y126 INMUX plane 6,5
00  // 61 x42y126 INMUX plane 8,7
40  // 62 x42y126 INMUX plane 10,9
00  // 63 x42y126 INMUX plane 12,11
48  // 64 x41y125 SB_BIG plane 1
12  // 65 x41y125 SB_BIG plane 1
00  // 66 x41y125 SB_DRIVE plane 2,1
00  // 67 x41y125 SB_BIG plane 2
00  // 68 x41y125 SB_BIG plane 2
00  // 69 x41y125 SB_BIG plane 3
00  // 70 x41y125 SB_BIG plane 3
00  // 71 x41y125 SB_DRIVE plane 4,3
40  // 72 x41y125 SB_BIG plane 4
01  // 73 x41y125 SB_BIG plane 4
48  // 74 x41y125 SB_BIG plane 5
12  // 75 x41y125 SB_BIG plane 5
00  // 76 x41y125 SB_DRIVE plane 6,5
00  // 77 x41y125 SB_BIG plane 6
00  // 78 x41y125 SB_BIG plane 6
00  // 79 x41y125 SB_BIG plane 7
00  // 80 x41y125 SB_BIG plane 7
00  // 81 x41y125 SB_DRIVE plane 8,7
00  // 82 x41y125 SB_BIG plane 8
00  // 83 x41y125 SB_BIG plane 8
00  // 84 x41y125 SB_BIG plane 9
00  // 85 x41y125 SB_BIG plane 9
00  // 86 x41y125 SB_DRIVE plane 10,9
00  // 87 x41y125 SB_BIG plane 10
00  // 88 x41y125 SB_BIG plane 10
20  // 89 x41y125 SB_BIG plane 11
10  // 90 x41y125 SB_BIG plane 11
00  // 91 x41y125 SB_DRIVE plane 12,11
00  // 92 x41y125 SB_BIG plane 12
00  // 93 x41y125 SB_BIG plane 12
A8  // 94 x42y126 SB_SML plane 1
02  // 95 x42y126 SB_SML plane 2,1
00  // 96 x42y126 SB_SML plane 2
00  // 97 x42y126 SB_SML plane 3
00  // 98 x42y126 SB_SML plane 4,3
00  // 99 x42y126 SB_SML plane 4
28  // 100 x42y126 SB_SML plane 5
02  // 101 x42y126 SB_SML plane 6,5
DC // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x43y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 985C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3F // y_sel: 125
EB // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9864
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x43y125 CPE[0]
00  //  1 x43y125 CPE[1]
00  //  2 x43y125 CPE[2]
00  //  3 x43y125 CPE[3]
00  //  4 x43y125 CPE[4]
00  //  5 x43y125 CPE[5]
00  //  6 x43y125 CPE[6]
00  //  7 x43y125 CPE[7]
00  //  8 x43y125 CPE[8]
00  //  9 x43y125 CPE[9]
00  // 10 x43y126 CPE[0]
00  // 11 x43y126 CPE[1]
00  // 12 x43y126 CPE[2]
00  // 13 x43y126 CPE[3]
00  // 14 x43y126 CPE[4]
00  // 15 x43y126 CPE[5]
00  // 16 x43y126 CPE[6]
00  // 17 x43y126 CPE[7]
00  // 18 x43y126 CPE[8]
00  // 19 x43y126 CPE[9]
00  // 20 x44y125 CPE[0]
00  // 21 x44y125 CPE[1]
00  // 22 x44y125 CPE[2]
00  // 23 x44y125 CPE[3]
00  // 24 x44y125 CPE[4]
00  // 25 x44y125 CPE[5]
00  // 26 x44y125 CPE[6]
00  // 27 x44y125 CPE[7]
00  // 28 x44y125 CPE[8]
00  // 29 x44y125 CPE[9]
00  // 30 x44y126 CPE[0]
00  // 31 x44y126 CPE[1]
00  // 32 x44y126 CPE[2]
00  // 33 x44y126 CPE[3]
00  // 34 x44y126 CPE[4]
00  // 35 x44y126 CPE[5]
00  // 36 x44y126 CPE[6]
00  // 37 x44y126 CPE[7]
00  // 38 x44y126 CPE[8]
00  // 39 x44y126 CPE[9]
00  // 40 x43y125 INMUX plane 2,1
00  // 41 x43y125 INMUX plane 4,3
00  // 42 x43y125 INMUX plane 6,5
00  // 43 x43y125 INMUX plane 8,7
00  // 44 x43y125 INMUX plane 10,9
01  // 45 x43y125 INMUX plane 12,11
00  // 46 x43y126 INMUX plane 2,1
00  // 47 x43y126 INMUX plane 4,3
00  // 48 x43y126 INMUX plane 6,5
00  // 49 x43y126 INMUX plane 8,7
00  // 50 x43y126 INMUX plane 10,9
00  // 51 x43y126 INMUX plane 12,11
00  // 52 x44y125 INMUX plane 2,1
00  // 53 x44y125 INMUX plane 4,3
00  // 54 x44y125 INMUX plane 6,5
00  // 55 x44y125 INMUX plane 8,7
00  // 56 x44y125 INMUX plane 10,9
01  // 57 x44y125 INMUX plane 12,11
00  // 58 x44y126 INMUX plane 2,1
00  // 59 x44y126 INMUX plane 4,3
00  // 60 x44y126 INMUX plane 6,5
00  // 61 x44y126 INMUX plane 8,7
00  // 62 x44y126 INMUX plane 10,9
00  // 63 x44y126 INMUX plane 12,11
00  // 64 x44y126 SB_BIG plane 1
00  // 65 x44y126 SB_BIG plane 1
00  // 66 x44y126 SB_DRIVE plane 2,1
00  // 67 x44y126 SB_BIG plane 2
00  // 68 x44y126 SB_BIG plane 2
00  // 69 x44y126 SB_BIG plane 3
00  // 70 x44y126 SB_BIG plane 3
00  // 71 x44y126 SB_DRIVE plane 4,3
00  // 72 x44y126 SB_BIG plane 4
00  // 73 x44y126 SB_BIG plane 4
00  // 74 x44y126 SB_BIG plane 5
00  // 75 x44y126 SB_BIG plane 5
00  // 76 x44y126 SB_DRIVE plane 6,5
00  // 77 x44y126 SB_BIG plane 6
00  // 78 x44y126 SB_BIG plane 6
00  // 79 x44y126 SB_BIG plane 7
00  // 80 x44y126 SB_BIG plane 7
00  // 81 x44y126 SB_DRIVE plane 8,7
00  // 82 x44y126 SB_BIG plane 8
00  // 83 x44y126 SB_BIG plane 8
00  // 84 x44y126 SB_BIG plane 9
00  // 85 x44y126 SB_BIG plane 9
00  // 86 x44y126 SB_DRIVE plane 10,9
00  // 87 x44y126 SB_BIG plane 10
00  // 88 x44y126 SB_BIG plane 10
00  // 89 x44y126 SB_BIG plane 11
00  // 90 x44y126 SB_BIG plane 11
00  // 91 x44y126 SB_DRIVE plane 12,11
00  // 92 x44y126 SB_BIG plane 12
00  // 93 x44y126 SB_BIG plane 12
00  // 94 x43y125 SB_SML plane 1
00  // 95 x43y125 SB_SML plane 2,1
00  // 96 x43y125 SB_SML plane 2
00  // 97 x43y125 SB_SML plane 3
00  // 98 x43y125 SB_SML plane 4,3
00  // 99 x43y125 SB_SML plane 4
00  // 100 x43y125 SB_SML plane 5
00  // 101 x43y125 SB_SML plane 6,5
00  // 102 x43y125 SB_SML plane 6
00  // 103 x43y125 SB_SML plane 7
00  // 104 x43y125 SB_SML plane 8,7
00  // 105 x43y125 SB_SML plane 8
00  // 106 x43y125 SB_SML plane 9
00  // 107 x43y125 SB_SML plane 10,9
00  // 108 x43y125 SB_SML plane 10
18  // 109 x43y125 SB_SML plane 11
02  // 110 x43y125 SB_SML plane 12,11
B4 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x45y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 98D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3F // y_sel: 125
33 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 98E1
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x45y125 CPE[0]
00  //  1 x45y125 CPE[1]
00  //  2 x45y125 CPE[2]
00  //  3 x45y125 CPE[3]
00  //  4 x45y125 CPE[4]
00  //  5 x45y125 CPE[5]
00  //  6 x45y125 CPE[6]
00  //  7 x45y125 CPE[7]
00  //  8 x45y125 CPE[8]
00  //  9 x45y125 CPE[9]
00  // 10 x45y126 CPE[0]
00  // 11 x45y126 CPE[1]
00  // 12 x45y126 CPE[2]
00  // 13 x45y126 CPE[3]
00  // 14 x45y126 CPE[4]
00  // 15 x45y126 CPE[5]
00  // 16 x45y126 CPE[6]
00  // 17 x45y126 CPE[7]
00  // 18 x45y126 CPE[8]
00  // 19 x45y126 CPE[9]
00  // 20 x46y125 CPE[0]
00  // 21 x46y125 CPE[1]
00  // 22 x46y125 CPE[2]
00  // 23 x46y125 CPE[3]
00  // 24 x46y125 CPE[4]
00  // 25 x46y125 CPE[5]
00  // 26 x46y125 CPE[6]
00  // 27 x46y125 CPE[7]
00  // 28 x46y125 CPE[8]
00  // 29 x46y125 CPE[9]
00  // 30 x46y126 CPE[0]
00  // 31 x46y126 CPE[1]
00  // 32 x46y126 CPE[2]
00  // 33 x46y126 CPE[3]
00  // 34 x46y126 CPE[4]
00  // 35 x46y126 CPE[5]
00  // 36 x46y126 CPE[6]
00  // 37 x46y126 CPE[7]
00  // 38 x46y126 CPE[8]
00  // 39 x46y126 CPE[9]
00  // 40 x45y125 INMUX plane 2,1
00  // 41 x45y125 INMUX plane 4,3
00  // 42 x45y125 INMUX plane 6,5
00  // 43 x45y125 INMUX plane 8,7
00  // 44 x45y125 INMUX plane 10,9
01  // 45 x45y125 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x57y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9915     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
3F // y_sel: 125
43 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 991D
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x57y125 CPE[0]
00  //  1 x57y125 CPE[1]
00  //  2 x57y125 CPE[2]
00  //  3 x57y125 CPE[3]
00  //  4 x57y125 CPE[4]
00  //  5 x57y125 CPE[5]
00  //  6 x57y125 CPE[6]
00  //  7 x57y125 CPE[7]
00  //  8 x57y125 CPE[8]
00  //  9 x57y125 CPE[9]
00  // 10 x57y126 CPE[0]
00  // 11 x57y126 CPE[1]
00  // 12 x57y126 CPE[2]
00  // 13 x57y126 CPE[3]
00  // 14 x57y126 CPE[4]
00  // 15 x57y126 CPE[5]
00  // 16 x57y126 CPE[6]
00  // 17 x57y126 CPE[7]
00  // 18 x57y126 CPE[8]
00  // 19 x57y126 CPE[9]
00  // 20 x58y125 CPE[0]
00  // 21 x58y125 CPE[1]
00  // 22 x58y125 CPE[2]
00  // 23 x58y125 CPE[3]
00  // 24 x58y125 CPE[4]
00  // 25 x58y125 CPE[5]
00  // 26 x58y125 CPE[6]
00  // 27 x58y125 CPE[7]
00  // 28 x58y125 CPE[8]
00  // 29 x58y125 CPE[9]
00  // 30 x58y126 CPE[0]
00  // 31 x58y126 CPE[1]
00  // 32 x58y126 CPE[2]
00  // 33 x58y126 CPE[3]
00  // 34 x58y126 CPE[4]
00  // 35 x58y126 CPE[5]
00  // 36 x58y126 CPE[6]
00  // 37 x58y126 CPE[7]
00  // 38 x58y126 CPE[8]
00  // 39 x58y126 CPE[9]
00  // 40 x57y125 INMUX plane 2,1
00  // 41 x57y125 INMUX plane 4,3
00  // 42 x57y125 INMUX plane 6,5
00  // 43 x57y125 INMUX plane 8,7
00  // 44 x57y125 INMUX plane 10,9
00  // 45 x57y125 INMUX plane 12,11
00  // 46 x57y126 INMUX plane 2,1
00  // 47 x57y126 INMUX plane 4,3
00  // 48 x57y126 INMUX plane 6,5
00  // 49 x57y126 INMUX plane 8,7
00  // 50 x57y126 INMUX plane 10,9
00  // 51 x57y126 INMUX plane 12,11
00  // 52 x58y125 INMUX plane 2,1
00  // 53 x58y125 INMUX plane 4,3
00  // 54 x58y125 INMUX plane 6,5
00  // 55 x58y125 INMUX plane 8,7
00  // 56 x58y125 INMUX plane 10,9
00  // 57 x58y125 INMUX plane 12,11
00  // 58 x58y126 INMUX plane 2,1
00  // 59 x58y126 INMUX plane 4,3
00  // 60 x58y126 INMUX plane 6,5
00  // 61 x58y126 INMUX plane 8,7
00  // 62 x58y126 INMUX plane 10,9
00  // 63 x58y126 INMUX plane 12,11
00  // 64 x57y125 SB_BIG plane 1
00  // 65 x57y125 SB_BIG plane 1
00  // 66 x57y125 SB_DRIVE plane 2,1
C0  // 67 x57y125 SB_BIG plane 2
E9 // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9967     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 996F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 99E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A63     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
40 // y_sel: 127
12 // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A6B
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y127 CPE[0]
00  //  1 x29y127 CPE[1]
00  //  2 x29y127 CPE[2]
00  //  3 x29y127 CPE[3]
00  //  4 x29y127 CPE[4]
00  //  5 x29y127 CPE[5]
00  //  6 x29y127 CPE[6]
00  //  7 x29y127 CPE[7]
00  //  8 x29y127 CPE[8]
00  //  9 x29y127 CPE[9]
00  // 10 x29y128 CPE[0]
00  // 11 x29y128 CPE[1]
00  // 12 x29y128 CPE[2]
00  // 13 x29y128 CPE[3]
00  // 14 x29y128 CPE[4]
00  // 15 x29y128 CPE[5]
00  // 16 x29y128 CPE[6]
00  // 17 x29y128 CPE[7]
00  // 18 x29y128 CPE[8]
00  // 19 x29y128 CPE[9]
00  // 20 x30y127 CPE[0]
00  // 21 x30y127 CPE[1]
00  // 22 x30y127 CPE[2]
00  // 23 x30y127 CPE[3]
00  // 24 x30y127 CPE[4]
00  // 25 x30y127 CPE[5]
00  // 26 x30y127 CPE[6]
00  // 27 x30y127 CPE[7]
00  // 28 x30y127 CPE[8]
00  // 29 x30y127 CPE[9]
00  // 30 x30y128 CPE[0]
00  // 31 x30y128 CPE[1]
00  // 32 x30y128 CPE[2]
00  // 33 x30y128 CPE[3]
00  // 34 x30y128 CPE[4]
00  // 35 x30y128 CPE[5]
00  // 36 x30y128 CPE[6]
00  // 37 x30y128 CPE[7]
00  // 38 x30y128 CPE[8]
00  // 39 x30y128 CPE[9]
00  // 40 x29y127 INMUX plane 2,1
00  // 41 x29y127 INMUX plane 4,3
00  // 42 x29y127 INMUX plane 6,5
00  // 43 x29y127 INMUX plane 8,7
00  // 44 x29y127 INMUX plane 10,9
00  // 45 x29y127 INMUX plane 12,11
00  // 46 x29y128 INMUX plane 2,1
00  // 47 x29y128 INMUX plane 4,3
00  // 48 x29y128 INMUX plane 6,5
00  // 49 x29y128 INMUX plane 8,7
00  // 50 x29y128 INMUX plane 10,9
00  // 51 x29y128 INMUX plane 12,11
00  // 52 x30y127 INMUX plane 2,1
00  // 53 x30y127 INMUX plane 4,3
00  // 54 x30y127 INMUX plane 6,5
00  // 55 x30y127 INMUX plane 8,7
00  // 56 x30y127 INMUX plane 10,9
00  // 57 x30y127 INMUX plane 12,11
00  // 58 x30y128 INMUX plane 2,1
00  // 59 x30y128 INMUX plane 4,3
00  // 60 x30y128 INMUX plane 6,5
00  // 61 x30y128 INMUX plane 8,7
00  // 62 x30y128 INMUX plane 10,9
00  // 63 x30y128 INMUX plane 12,11
00  // 64 x30y128 SB_BIG plane 1
00  // 65 x30y128 SB_BIG plane 1
00  // 66 x30y128 SB_DRIVE plane 2,1
00  // 67 x30y128 SB_BIG plane 2
00  // 68 x30y128 SB_BIG plane 2
00  // 69 x30y128 SB_BIG plane 3
00  // 70 x30y128 SB_BIG plane 3
00  // 71 x30y128 SB_DRIVE plane 4,3
00  // 72 x30y128 SB_BIG plane 4
00  // 73 x30y128 SB_BIG plane 4
00  // 74 x30y128 SB_BIG plane 5
00  // 75 x30y128 SB_BIG plane 5
00  // 76 x30y128 SB_DRIVE plane 6,5
00  // 77 x30y128 SB_BIG plane 6
00  // 78 x30y128 SB_BIG plane 6
00  // 79 x30y128 SB_BIG plane 7
00  // 80 x30y128 SB_BIG plane 7
00  // 81 x30y128 SB_DRIVE plane 8,7
00  // 82 x30y128 SB_BIG plane 8
00  // 83 x30y128 SB_BIG plane 8
00  // 84 x30y128 SB_BIG plane 9
70  // 85 x30y128 SB_BIG plane 9
00  // 86 x30y128 SB_DRIVE plane 10,9
00  // 87 x30y128 SB_BIG plane 10
00  // 88 x30y128 SB_BIG plane 10
00  // 89 x30y128 SB_BIG plane 11
00  // 90 x30y128 SB_BIG plane 11
00  // 91 x30y128 SB_DRIVE plane 12,11
00  // 92 x30y128 SB_BIG plane 12
00  // 93 x30y128 SB_BIG plane 12
00  // 94 x29y127 SB_SML plane 1
00  // 95 x29y127 SB_SML plane 2,1
00  // 96 x29y127 SB_SML plane 2
00  // 97 x29y127 SB_SML plane 3
00  // 98 x29y127 SB_SML plane 4,3
00  // 99 x29y127 SB_SML plane 4
00  // 100 x29y127 SB_SML plane 5
00  // 101 x29y127 SB_SML plane 6,5
00  // 102 x29y127 SB_SML plane 6
00  // 103 x29y127 SB_SML plane 7
00  // 104 x29y127 SB_SML plane 8,7
00  // 105 x29y127 SB_SML plane 8
00  // 106 x29y127 SB_SML plane 9
04  // 107 x29y127 SB_SML plane 10,9
27 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x31y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9ADD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
40 // y_sel: 127
4B // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9AE5
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x31y127 CPE[0]
00  //  1 x31y127 CPE[1]
00  //  2 x31y127 CPE[2]
00  //  3 x31y127 CPE[3]
00  //  4 x31y127 CPE[4]
00  //  5 x31y127 CPE[5]
00  //  6 x31y127 CPE[6]
00  //  7 x31y127 CPE[7]
00  //  8 x31y127 CPE[8]
00  //  9 x31y127 CPE[9]
00  // 10 x31y128 CPE[0]
00  // 11 x31y128 CPE[1]
00  // 12 x31y128 CPE[2]
00  // 13 x31y128 CPE[3]
00  // 14 x31y128 CPE[4]
00  // 15 x31y128 CPE[5]
00  // 16 x31y128 CPE[6]
00  // 17 x31y128 CPE[7]
00  // 18 x31y128 CPE[8]
00  // 19 x31y128 CPE[9]
00  // 20 x32y127 CPE[0]
00  // 21 x32y127 CPE[1]
00  // 22 x32y127 CPE[2]
00  // 23 x32y127 CPE[3]
00  // 24 x32y127 CPE[4]
00  // 25 x32y127 CPE[5]
00  // 26 x32y127 CPE[6]
00  // 27 x32y127 CPE[7]
00  // 28 x32y127 CPE[8]
00  // 29 x32y127 CPE[9]
00  // 30 x32y128 CPE[0]
00  // 31 x32y128 CPE[1]
00  // 32 x32y128 CPE[2]
00  // 33 x32y128 CPE[3]
00  // 34 x32y128 CPE[4]
00  // 35 x32y128 CPE[5]
00  // 36 x32y128 CPE[6]
00  // 37 x32y128 CPE[7]
00  // 38 x32y128 CPE[8]
00  // 39 x32y128 CPE[9]
00  // 40 x31y127 INMUX plane 2,1
00  // 41 x31y127 INMUX plane 4,3
00  // 42 x31y127 INMUX plane 6,5
00  // 43 x31y127 INMUX plane 8,7
00  // 44 x31y127 INMUX plane 10,9
00  // 45 x31y127 INMUX plane 12,11
00  // 46 x31y128 INMUX plane 2,1
00  // 47 x31y128 INMUX plane 4,3
00  // 48 x31y128 INMUX plane 6,5
00  // 49 x31y128 INMUX plane 8,7
00  // 50 x31y128 INMUX plane 10,9
00  // 51 x31y128 INMUX plane 12,11
00  // 52 x32y127 INMUX plane 2,1
00  // 53 x32y127 INMUX plane 4,3
00  // 54 x32y127 INMUX plane 6,5
00  // 55 x32y127 INMUX plane 8,7
00  // 56 x32y127 INMUX plane 10,9
00  // 57 x32y127 INMUX plane 12,11
00  // 58 x32y128 INMUX plane 2,1
00  // 59 x32y128 INMUX plane 4,3
00  // 60 x32y128 INMUX plane 6,5
00  // 61 x32y128 INMUX plane 8,7
00  // 62 x32y128 INMUX plane 10,9
00  // 63 x32y128 INMUX plane 12,11
00  // 64 x31y127 SB_BIG plane 1
00  // 65 x31y127 SB_BIG plane 1
00  // 66 x31y127 SB_DRIVE plane 2,1
00  // 67 x31y127 SB_BIG plane 2
00  // 68 x31y127 SB_BIG plane 2
00  // 69 x31y127 SB_BIG plane 3
00  // 70 x31y127 SB_BIG plane 3
00  // 71 x31y127 SB_DRIVE plane 4,3
00  // 72 x31y127 SB_BIG plane 4
00  // 73 x31y127 SB_BIG plane 4
00  // 74 x31y127 SB_BIG plane 5
00  // 75 x31y127 SB_BIG plane 5
00  // 76 x31y127 SB_DRIVE plane 6,5
00  // 77 x31y127 SB_BIG plane 6
00  // 78 x31y127 SB_BIG plane 6
00  // 79 x31y127 SB_BIG plane 7
00  // 80 x31y127 SB_BIG plane 7
00  // 81 x31y127 SB_DRIVE plane 8,7
00  // 82 x31y127 SB_BIG plane 8
00  // 83 x31y127 SB_BIG plane 8
00  // 84 x31y127 SB_BIG plane 9
70  // 85 x31y127 SB_BIG plane 9
00  // 86 x31y127 SB_DRIVE plane 10,9
00  // 87 x31y127 SB_BIG plane 10
00  // 88 x31y127 SB_BIG plane 10
00  // 89 x31y127 SB_BIG plane 11
00  // 90 x31y127 SB_BIG plane 11
00  // 91 x31y127 SB_DRIVE plane 12,11
00  // 92 x31y127 SB_BIG plane 12
00  // 93 x31y127 SB_BIG plane 12
00  // 94 x32y128 SB_SML plane 1
00  // 95 x32y128 SB_SML plane 2,1
00  // 96 x32y128 SB_SML plane 2
00  // 97 x32y128 SB_SML plane 3
00  // 98 x32y128 SB_SML plane 4,3
00  // 99 x32y128 SB_SML plane 4
00  // 100 x32y128 SB_SML plane 5
00  // 101 x32y128 SB_SML plane 6,5
00  // 102 x32y128 SB_SML plane 6
00  // 103 x32y128 SB_SML plane 7
00  // 104 x32y128 SB_SML plane 8,7
00  // 105 x32y128 SB_SML plane 8
00  // 106 x32y128 SB_SML plane 9
04  // 107 x32y128 SB_SML plane 10,9
27 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x33y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B57     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
40 // y_sel: 127
93 // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B5F
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y127 CPE[0]
00  //  1 x33y127 CPE[1]
00  //  2 x33y127 CPE[2]
00  //  3 x33y127 CPE[3]
00  //  4 x33y127 CPE[4]
00  //  5 x33y127 CPE[5]
00  //  6 x33y127 CPE[6]
00  //  7 x33y127 CPE[7]
00  //  8 x33y127 CPE[8]
00  //  9 x33y127 CPE[9]
00  // 10 x33y128 CPE[0]
00  // 11 x33y128 CPE[1]
00  // 12 x33y128 CPE[2]
00  // 13 x33y128 CPE[3]
00  // 14 x33y128 CPE[4]
00  // 15 x33y128 CPE[5]
00  // 16 x33y128 CPE[6]
00  // 17 x33y128 CPE[7]
00  // 18 x33y128 CPE[8]
00  // 19 x33y128 CPE[9]
00  // 20 x34y127 CPE[0]  _a240  C_MX4b////    
00  // 21 x34y127 CPE[1]
00  // 22 x34y127 CPE[2]
00  // 23 x34y127 CPE[3]
00  // 24 x34y127 CPE[4]
00  // 25 x34y127 CPE[5]
00  // 26 x34y127 CPE[6]
00  // 27 x34y127 CPE[7]
00  // 28 x34y127 CPE[8]
00  // 29 x34y127 CPE[9]
00  // 30 x34y128 CPE[0]
00  // 31 x34y128 CPE[1]
00  // 32 x34y128 CPE[2]
00  // 33 x34y128 CPE[3]
00  // 34 x34y128 CPE[4]
00  // 35 x34y128 CPE[5]
00  // 36 x34y128 CPE[6]
00  // 37 x34y128 CPE[7]
00  // 38 x34y128 CPE[8]
00  // 39 x34y128 CPE[9]
08  // 40 x33y127 INMUX plane 2,1
00  // 41 x33y127 INMUX plane 4,3
00  // 42 x33y127 INMUX plane 6,5
00  // 43 x33y127 INMUX plane 8,7
00  // 44 x33y127 INMUX plane 10,9
00  // 45 x33y127 INMUX plane 12,11
00  // 46 x33y128 INMUX plane 2,1
00  // 47 x33y128 INMUX plane 4,3
00  // 48 x33y128 INMUX plane 6,5
00  // 49 x33y128 INMUX plane 8,7
00  // 50 x33y128 INMUX plane 10,9
00  // 51 x33y128 INMUX plane 12,11
01  // 52 x34y127 INMUX plane 2,1
10  // 53 x34y127 INMUX plane 4,3
17  // 54 x34y127 INMUX plane 6,5
39  // 55 x34y127 INMUX plane 8,7
05  // 56 x34y127 INMUX plane 10,9
08  // 57 x34y127 INMUX plane 12,11
00  // 58 x34y128 INMUX plane 2,1
00  // 59 x34y128 INMUX plane 4,3
00  // 60 x34y128 INMUX plane 6,5
00  // 61 x34y128 INMUX plane 8,7
00  // 62 x34y128 INMUX plane 10,9
00  // 63 x34y128 INMUX plane 12,11
00  // 64 x34y128 SB_BIG plane 1
00  // 65 x34y128 SB_BIG plane 1
00  // 66 x34y128 SB_DRIVE plane 2,1
00  // 67 x34y128 SB_BIG plane 2
00  // 68 x34y128 SB_BIG plane 2
48  // 69 x34y128 SB_BIG plane 3
02  // 70 x34y128 SB_BIG plane 3
00  // 71 x34y128 SB_DRIVE plane 4,3
00  // 72 x34y128 SB_BIG plane 4
00  // 73 x34y128 SB_BIG plane 4
00  // 74 x34y128 SB_BIG plane 5
00  // 75 x34y128 SB_BIG plane 5
00  // 76 x34y128 SB_DRIVE plane 6,5
00  // 77 x34y128 SB_BIG plane 6
00  // 78 x34y128 SB_BIG plane 6
48  // 79 x34y128 SB_BIG plane 7
12  // 80 x34y128 SB_BIG plane 7
00  // 81 x34y128 SB_DRIVE plane 8,7
00  // 82 x34y128 SB_BIG plane 8
00  // 83 x34y128 SB_BIG plane 8
00  // 84 x34y128 SB_BIG plane 9
70  // 85 x34y128 SB_BIG plane 9
00  // 86 x34y128 SB_DRIVE plane 10,9
00  // 87 x34y128 SB_BIG plane 10
00  // 88 x34y128 SB_BIG plane 10
00  // 89 x34y128 SB_BIG plane 11
00  // 90 x34y128 SB_BIG plane 11
00  // 91 x34y128 SB_DRIVE plane 12,11
00  // 92 x34y128 SB_BIG plane 12
00  // 93 x34y128 SB_BIG plane 12
00  // 94 x33y127 SB_SML plane 1
00  // 95 x33y127 SB_SML plane 2,1
00  // 96 x33y127 SB_SML plane 2
A8  // 97 x33y127 SB_SML plane 3
02  // 98 x33y127 SB_SML plane 4,3
00  // 99 x33y127 SB_SML plane 4
00  // 100 x33y127 SB_SML plane 5
00  // 101 x33y127 SB_SML plane 6,5
00  // 102 x33y127 SB_SML plane 6
A8  // 103 x33y127 SB_SML plane 7
02  // 104 x33y127 SB_SML plane 8,7
00  // 105 x33y127 SB_SML plane 8
00  // 106 x33y127 SB_SML plane 9
04  // 107 x33y127 SB_SML plane 10,9
8F // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x35y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BD1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
40 // y_sel: 127
FB // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9BD9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y127 CPE[0]
00  //  1 x35y127 CPE[1]
00  //  2 x35y127 CPE[2]
00  //  3 x35y127 CPE[3]
00  //  4 x35y127 CPE[4]
00  //  5 x35y127 CPE[5]
00  //  6 x35y127 CPE[6]
00  //  7 x35y127 CPE[7]
00  //  8 x35y127 CPE[8]
00  //  9 x35y127 CPE[9]
00  // 10 x35y128 CPE[0]  _a316  C_////Bridge
00  // 11 x35y128 CPE[1]
00  // 12 x35y128 CPE[2]
00  // 13 x35y128 CPE[3]
00  // 14 x35y128 CPE[4]
00  // 15 x35y128 CPE[5]
00  // 16 x35y128 CPE[6]
00  // 17 x35y128 CPE[7]
00  // 18 x35y128 CPE[8]
00  // 19 x35y128 CPE[9]
00  // 20 x36y127 CPE[0]  _a242  C_MX4b////    
00  // 21 x36y127 CPE[1]
00  // 22 x36y127 CPE[2]
00  // 23 x36y127 CPE[3]
00  // 24 x36y127 CPE[4]
00  // 25 x36y127 CPE[5]
00  // 26 x36y127 CPE[6]
00  // 27 x36y127 CPE[7]
00  // 28 x36y127 CPE[8]
00  // 29 x36y127 CPE[9]
00  // 30 x36y128 CPE[0]
00  // 31 x36y128 CPE[1]
00  // 32 x36y128 CPE[2]
00  // 33 x36y128 CPE[3]
00  // 34 x36y128 CPE[4]
00  // 35 x36y128 CPE[5]
00  // 36 x36y128 CPE[6]
00  // 37 x36y128 CPE[7]
00  // 38 x36y128 CPE[8]
00  // 39 x36y128 CPE[9]
00  // 40 x35y127 INMUX plane 2,1
00  // 41 x35y127 INMUX plane 4,3
00  // 42 x35y127 INMUX plane 6,5
00  // 43 x35y127 INMUX plane 8,7
00  // 44 x35y127 INMUX plane 10,9
00  // 45 x35y127 INMUX plane 12,11
00  // 46 x35y128 INMUX plane 2,1
38  // 47 x35y128 INMUX plane 4,3
00  // 48 x35y128 INMUX plane 6,5
00  // 49 x35y128 INMUX plane 8,7
01  // 50 x35y128 INMUX plane 10,9
10  // 51 x35y128 INMUX plane 12,11
04  // 52 x36y127 INMUX plane 2,1
28  // 53 x36y127 INMUX plane 4,3
24  // 54 x36y127 INMUX plane 6,5
3C  // 55 x36y127 INMUX plane 8,7
00  // 56 x36y127 INMUX plane 10,9
08  // 57 x36y127 INMUX plane 12,11
00  // 58 x36y128 INMUX plane 2,1
00  // 59 x36y128 INMUX plane 4,3
00  // 60 x36y128 INMUX plane 6,5
00  // 61 x36y128 INMUX plane 8,7
00  // 62 x36y128 INMUX plane 10,9
00  // 63 x36y128 INMUX plane 12,11
00  // 64 x35y127 SB_BIG plane 1
00  // 65 x35y127 SB_BIG plane 1
00  // 66 x35y127 SB_DRIVE plane 2,1
48  // 67 x35y127 SB_BIG plane 2
12  // 68 x35y127 SB_BIG plane 2
48  // 69 x35y127 SB_BIG plane 3
12  // 70 x35y127 SB_BIG plane 3
00  // 71 x35y127 SB_DRIVE plane 4,3
00  // 72 x35y127 SB_BIG plane 4
04  // 73 x35y127 SB_BIG plane 4
00  // 74 x35y127 SB_BIG plane 5
00  // 75 x35y127 SB_BIG plane 5
00  // 76 x35y127 SB_DRIVE plane 6,5
48  // 77 x35y127 SB_BIG plane 6
10  // 78 x35y127 SB_BIG plane 6
41  // 79 x35y127 SB_BIG plane 7
12  // 80 x35y127 SB_BIG plane 7
00  // 81 x35y127 SB_DRIVE plane 8,7
00  // 82 x35y127 SB_BIG plane 8
00  // 83 x35y127 SB_BIG plane 8
C0  // 84 x35y127 SB_BIG plane 9
00  // 85 x35y127 SB_BIG plane 9
00  // 86 x35y127 SB_DRIVE plane 10,9
00  // 87 x35y127 SB_BIG plane 10
00  // 88 x35y127 SB_BIG plane 10
00  // 89 x35y127 SB_BIG plane 11
00  // 90 x35y127 SB_BIG plane 11
00  // 91 x35y127 SB_DRIVE plane 12,11
00  // 92 x35y127 SB_BIG plane 12
00  // 93 x35y127 SB_BIG plane 12
00  // 94 x36y128 SB_SML plane 1
80  // 95 x36y128 SB_SML plane 2,1
2A  // 96 x36y128 SB_SML plane 2
A8  // 97 x36y128 SB_SML plane 3
02  // 98 x36y128 SB_SML plane 4,3
00  // 99 x36y128 SB_SML plane 4
00  // 100 x36y128 SB_SML plane 5
80  // 101 x36y128 SB_SML plane 6,5
2A  // 102 x36y128 SB_SML plane 6
A8  // 103 x36y128 SB_SML plane 7
02  // 104 x36y128 SB_SML plane 8,7
00  // 105 x36y128 SB_SML plane 8
00  // 106 x36y128 SB_SML plane 9
00  // 107 x36y128 SB_SML plane 10,9
00  // 108 x36y128 SB_SML plane 10
00  // 109 x36y128 SB_SML plane 11
10  // 110 x36y128 SB_SML plane 12,11
0E  // 111 x36y128 SB_SML plane 12
9E // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x37y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
40 // y_sel: 127
23 // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C57
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x37y127 CPE[0]
00  //  1 x37y127 CPE[1]
00  //  2 x37y127 CPE[2]
00  //  3 x37y127 CPE[3]
00  //  4 x37y127 CPE[4]
00  //  5 x37y127 CPE[5]
00  //  6 x37y127 CPE[6]
00  //  7 x37y127 CPE[7]
00  //  8 x37y127 CPE[8]
00  //  9 x37y127 CPE[9]
00  // 10 x37y128 CPE[0]
00  // 11 x37y128 CPE[1]
00  // 12 x37y128 CPE[2]
00  // 13 x37y128 CPE[3]
00  // 14 x37y128 CPE[4]
00  // 15 x37y128 CPE[5]
00  // 16 x37y128 CPE[6]
00  // 17 x37y128 CPE[7]
00  // 18 x37y128 CPE[8]
00  // 19 x37y128 CPE[9]
00  // 20 x38y127 CPE[0]
00  // 21 x38y127 CPE[1]
00  // 22 x38y127 CPE[2]
00  // 23 x38y127 CPE[3]
00  // 24 x38y127 CPE[4]
00  // 25 x38y127 CPE[5]
00  // 26 x38y127 CPE[6]
00  // 27 x38y127 CPE[7]
00  // 28 x38y127 CPE[8]
00  // 29 x38y127 CPE[9]
00  // 30 x38y128 CPE[0]
00  // 31 x38y128 CPE[1]
00  // 32 x38y128 CPE[2]
00  // 33 x38y128 CPE[3]
00  // 34 x38y128 CPE[4]
00  // 35 x38y128 CPE[5]
00  // 36 x38y128 CPE[6]
00  // 37 x38y128 CPE[7]
00  // 38 x38y128 CPE[8]
00  // 39 x38y128 CPE[9]
00  // 40 x37y127 INMUX plane 2,1
00  // 41 x37y127 INMUX plane 4,3
00  // 42 x37y127 INMUX plane 6,5
01  // 43 x37y127 INMUX plane 8,7
00  // 44 x37y127 INMUX plane 10,9
00  // 45 x37y127 INMUX plane 12,11
00  // 46 x37y128 INMUX plane 2,1
10  // 47 x37y128 INMUX plane 4,3
00  // 48 x37y128 INMUX plane 6,5
00  // 49 x37y128 INMUX plane 8,7
00  // 50 x37y128 INMUX plane 10,9
00  // 51 x37y128 INMUX plane 12,11
05  // 52 x38y127 INMUX plane 2,1
00  // 53 x38y127 INMUX plane 4,3
00  // 54 x38y127 INMUX plane 6,5
00  // 55 x38y127 INMUX plane 8,7
00  // 56 x38y127 INMUX plane 10,9
00  // 57 x38y127 INMUX plane 12,11
00  // 58 x38y128 INMUX plane 2,1
00  // 59 x38y128 INMUX plane 4,3
00  // 60 x38y128 INMUX plane 6,5
00  // 61 x38y128 INMUX plane 8,7
00  // 62 x38y128 INMUX plane 10,9
00  // 63 x38y128 INMUX plane 12,11
00  // 64 x38y128 SB_BIG plane 1
00  // 65 x38y128 SB_BIG plane 1
00  // 66 x38y128 SB_DRIVE plane 2,1
00  // 67 x38y128 SB_BIG plane 2
00  // 68 x38y128 SB_BIG plane 2
00  // 69 x38y128 SB_BIG plane 3
00  // 70 x38y128 SB_BIG plane 3
00  // 71 x38y128 SB_DRIVE plane 4,3
01  // 72 x38y128 SB_BIG plane 4
03  // 73 x38y128 SB_BIG plane 4
00  // 74 x38y128 SB_BIG plane 5
00  // 75 x38y128 SB_BIG plane 5
00  // 76 x38y128 SB_DRIVE plane 6,5
00  // 77 x38y128 SB_BIG plane 6
00  // 78 x38y128 SB_BIG plane 6
00  // 79 x38y128 SB_BIG plane 7
00  // 80 x38y128 SB_BIG plane 7
00  // 81 x38y128 SB_DRIVE plane 8,7
00  // 82 x38y128 SB_BIG plane 8
00  // 83 x38y128 SB_BIG plane 8
00  // 84 x38y128 SB_BIG plane 9
70  // 85 x38y128 SB_BIG plane 9
00  // 86 x38y128 SB_DRIVE plane 10,9
00  // 87 x38y128 SB_BIG plane 10
00  // 88 x38y128 SB_BIG plane 10
00  // 89 x38y128 SB_BIG plane 11
00  // 90 x38y128 SB_BIG plane 11
00  // 91 x38y128 SB_DRIVE plane 12,11
00  // 92 x38y128 SB_BIG plane 12
00  // 93 x38y128 SB_BIG plane 12
00  // 94 x37y127 SB_SML plane 1
00  // 95 x37y127 SB_SML plane 2,1
00  // 96 x37y127 SB_SML plane 2
00  // 97 x37y127 SB_SML plane 3
40  // 98 x37y127 SB_SML plane 4,3
28  // 99 x37y127 SB_SML plane 4
BC // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x39y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
40 // y_sel: 127
2B // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CC9
51 // Length: 81
91 // -- CRC low byte
7B // -- CRC high byte
00  //  0 x39y127 CPE[0]
00  //  1 x39y127 CPE[1]
00  //  2 x39y127 CPE[2]
00  //  3 x39y127 CPE[3]
00  //  4 x39y127 CPE[4]
00  //  5 x39y127 CPE[5]
00  //  6 x39y127 CPE[6]
00  //  7 x39y127 CPE[7]
00  //  8 x39y127 CPE[8]
00  //  9 x39y127 CPE[9]
00  // 10 x39y128 CPE[0]
00  // 11 x39y128 CPE[1]
00  // 12 x39y128 CPE[2]
00  // 13 x39y128 CPE[3]
00  // 14 x39y128 CPE[4]
00  // 15 x39y128 CPE[5]
00  // 16 x39y128 CPE[6]
00  // 17 x39y128 CPE[7]
00  // 18 x39y128 CPE[8]
00  // 19 x39y128 CPE[9]
00  // 20 x40y127 CPE[0]
00  // 21 x40y127 CPE[1]
00  // 22 x40y127 CPE[2]
00  // 23 x40y127 CPE[3]
00  // 24 x40y127 CPE[4]
00  // 25 x40y127 CPE[5]
00  // 26 x40y127 CPE[6]
00  // 27 x40y127 CPE[7]
00  // 28 x40y127 CPE[8]
00  // 29 x40y127 CPE[9]
00  // 30 x40y128 CPE[0]
00  // 31 x40y128 CPE[1]
00  // 32 x40y128 CPE[2]
00  // 33 x40y128 CPE[3]
00  // 34 x40y128 CPE[4]
00  // 35 x40y128 CPE[5]
00  // 36 x40y128 CPE[6]
00  // 37 x40y128 CPE[7]
00  // 38 x40y128 CPE[8]
00  // 39 x40y128 CPE[9]
00  // 40 x39y127 INMUX plane 2,1
00  // 41 x39y127 INMUX plane 4,3
00  // 42 x39y127 INMUX plane 6,5
00  // 43 x39y127 INMUX plane 8,7
00  // 44 x39y127 INMUX plane 10,9
00  // 45 x39y127 INMUX plane 12,11
01  // 46 x39y128 INMUX plane 2,1
00  // 47 x39y128 INMUX plane 4,3
00  // 48 x39y128 INMUX plane 6,5
00  // 49 x39y128 INMUX plane 8,7
00  // 50 x39y128 INMUX plane 10,9
00  // 51 x39y128 INMUX plane 12,11
00  // 52 x40y127 INMUX plane 2,1
00  // 53 x40y127 INMUX plane 4,3
00  // 54 x40y127 INMUX plane 6,5
01  // 55 x40y127 INMUX plane 8,7
00  // 56 x40y127 INMUX plane 10,9
08  // 57 x40y127 INMUX plane 12,11
00  // 58 x40y128 INMUX plane 2,1
00  // 59 x40y128 INMUX plane 4,3
00  // 60 x40y128 INMUX plane 6,5
00  // 61 x40y128 INMUX plane 8,7
00  // 62 x40y128 INMUX plane 10,9
00  // 63 x40y128 INMUX plane 12,11
C0  // 64 x39y127 SB_BIG plane 1
00  // 65 x39y127 SB_BIG plane 1
00  // 66 x39y127 SB_DRIVE plane 2,1
00  // 67 x39y127 SB_BIG plane 2
00  // 68 x39y127 SB_BIG plane 2
00  // 69 x39y127 SB_BIG plane 3
00  // 70 x39y127 SB_BIG plane 3
00  // 71 x39y127 SB_DRIVE plane 4,3
00  // 72 x39y127 SB_BIG plane 4
00  // 73 x39y127 SB_BIG plane 4
00  // 74 x39y127 SB_BIG plane 5
00  // 75 x39y127 SB_BIG plane 5
00  // 76 x39y127 SB_DRIVE plane 6,5
00  // 77 x39y127 SB_BIG plane 6
00  // 78 x39y127 SB_BIG plane 6
18  // 79 x39y127 SB_BIG plane 7
10  // 80 x39y127 SB_BIG plane 7
DE // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x41y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
40 // y_sel: 127
F3 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D28
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x41y127 CPE[0]
00  //  1 x41y127 CPE[1]
00  //  2 x41y127 CPE[2]
00  //  3 x41y127 CPE[3]
00  //  4 x41y127 CPE[4]
00  //  5 x41y127 CPE[5]
00  //  6 x41y127 CPE[6]
00  //  7 x41y127 CPE[7]
00  //  8 x41y127 CPE[8]
00  //  9 x41y127 CPE[9]
00  // 10 x41y128 CPE[0]
00  // 11 x41y128 CPE[1]
00  // 12 x41y128 CPE[2]
00  // 13 x41y128 CPE[3]
00  // 14 x41y128 CPE[4]
00  // 15 x41y128 CPE[5]
00  // 16 x41y128 CPE[6]
00  // 17 x41y128 CPE[7]
00  // 18 x41y128 CPE[8]
00  // 19 x41y128 CPE[9]
00  // 20 x42y127 CPE[0]
00  // 21 x42y127 CPE[1]
00  // 22 x42y127 CPE[2]
00  // 23 x42y127 CPE[3]
00  // 24 x42y127 CPE[4]
00  // 25 x42y127 CPE[5]
00  // 26 x42y127 CPE[6]
00  // 27 x42y127 CPE[7]
00  // 28 x42y127 CPE[8]
00  // 29 x42y127 CPE[9]
00  // 30 x42y128 CPE[0]
00  // 31 x42y128 CPE[1]
00  // 32 x42y128 CPE[2]
00  // 33 x42y128 CPE[3]
00  // 34 x42y128 CPE[4]
00  // 35 x42y128 CPE[5]
00  // 36 x42y128 CPE[6]
00  // 37 x42y128 CPE[7]
00  // 38 x42y128 CPE[8]
00  // 39 x42y128 CPE[9]
00  // 40 x41y127 INMUX plane 2,1
00  // 41 x41y127 INMUX plane 4,3
00  // 42 x41y127 INMUX plane 6,5
01  // 43 x41y127 INMUX plane 8,7
00  // 44 x41y127 INMUX plane 10,9
00  // 45 x41y127 INMUX plane 12,11
00  // 46 x41y128 INMUX plane 2,1
00  // 47 x41y128 INMUX plane 4,3
00  // 48 x41y128 INMUX plane 6,5
00  // 49 x41y128 INMUX plane 8,7
00  // 50 x41y128 INMUX plane 10,9
00  // 51 x41y128 INMUX plane 12,11
00  // 52 x42y127 INMUX plane 2,1
00  // 53 x42y127 INMUX plane 4,3
00  // 54 x42y127 INMUX plane 6,5
00  // 55 x42y127 INMUX plane 8,7
00  // 56 x42y127 INMUX plane 10,9
00  // 57 x42y127 INMUX plane 12,11
00  // 58 x42y128 INMUX plane 2,1
00  // 59 x42y128 INMUX plane 4,3
00  // 60 x42y128 INMUX plane 6,5
00  // 61 x42y128 INMUX plane 8,7
00  // 62 x42y128 INMUX plane 10,9
00  // 63 x42y128 INMUX plane 12,11
00  // 64 x42y128 SB_BIG plane 1
00  // 65 x42y128 SB_BIG plane 1
00  // 66 x42y128 SB_DRIVE plane 2,1
00  // 67 x42y128 SB_BIG plane 2
00  // 68 x42y128 SB_BIG plane 2
00  // 69 x42y128 SB_BIG plane 3
00  // 70 x42y128 SB_BIG plane 3
00  // 71 x42y128 SB_DRIVE plane 4,3
0E  // 72 x42y128 SB_BIG plane 4
00  // 73 x42y128 SB_BIG plane 4
00  // 74 x42y128 SB_BIG plane 5
00  // 75 x42y128 SB_BIG plane 5
00  // 76 x42y128 SB_DRIVE plane 6,5
00  // 77 x42y128 SB_BIG plane 6
00  // 78 x42y128 SB_BIG plane 6
00  // 79 x42y128 SB_BIG plane 7
00  // 80 x42y128 SB_BIG plane 7
00  // 81 x42y128 SB_DRIVE plane 8,7
00  // 82 x42y128 SB_BIG plane 8
00  // 83 x42y128 SB_BIG plane 8
00  // 84 x42y128 SB_BIG plane 9
70  // 85 x42y128 SB_BIG plane 9
00  // 86 x42y128 SB_DRIVE plane 10,9
00  // 87 x42y128 SB_BIG plane 10
00  // 88 x42y128 SB_BIG plane 10
00  // 89 x42y128 SB_BIG plane 11
00  // 90 x42y128 SB_BIG plane 11
00  // 91 x42y128 SB_DRIVE plane 12,11
00  // 92 x42y128 SB_BIG plane 12
00  // 93 x42y128 SB_BIG plane 12
00  // 94 x41y127 SB_SML plane 1
00  // 95 x41y127 SB_SML plane 2,1
00  // 96 x41y127 SB_SML plane 2
00  // 97 x41y127 SB_SML plane 3
10  // 98 x41y127 SB_SML plane 4,3
04  // 99 x41y127 SB_SML plane 4
6C // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x43y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
40 // y_sel: 127
9B // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D9A
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x43y127 CPE[0]
00  //  1 x43y127 CPE[1]
00  //  2 x43y127 CPE[2]
00  //  3 x43y127 CPE[3]
00  //  4 x43y127 CPE[4]
00  //  5 x43y127 CPE[5]
00  //  6 x43y127 CPE[6]
00  //  7 x43y127 CPE[7]
00  //  8 x43y127 CPE[8]
00  //  9 x43y127 CPE[9]
00  // 10 x43y128 CPE[0]
00  // 11 x43y128 CPE[1]
00  // 12 x43y128 CPE[2]
00  // 13 x43y128 CPE[3]
00  // 14 x43y128 CPE[4]
00  // 15 x43y128 CPE[5]
00  // 16 x43y128 CPE[6]
00  // 17 x43y128 CPE[7]
00  // 18 x43y128 CPE[8]
00  // 19 x43y128 CPE[9]
00  // 20 x44y127 CPE[0]
00  // 21 x44y127 CPE[1]
00  // 22 x44y127 CPE[2]
00  // 23 x44y127 CPE[3]
00  // 24 x44y127 CPE[4]
00  // 25 x44y127 CPE[5]
00  // 26 x44y127 CPE[6]
00  // 27 x44y127 CPE[7]
00  // 28 x44y127 CPE[8]
00  // 29 x44y127 CPE[9]
00  // 30 x44y128 CPE[0]
00  // 31 x44y128 CPE[1]
00  // 32 x44y128 CPE[2]
00  // 33 x44y128 CPE[3]
00  // 34 x44y128 CPE[4]
00  // 35 x44y128 CPE[5]
00  // 36 x44y128 CPE[6]
00  // 37 x44y128 CPE[7]
00  // 38 x44y128 CPE[8]
00  // 39 x44y128 CPE[9]
00  // 40 x43y127 INMUX plane 2,1
00  // 41 x43y127 INMUX plane 4,3
00  // 42 x43y127 INMUX plane 6,5
00  // 43 x43y127 INMUX plane 8,7
00  // 44 x43y127 INMUX plane 10,9
00  // 45 x43y127 INMUX plane 12,11
00  // 46 x43y128 INMUX plane 2,1
08  // 47 x43y128 INMUX plane 4,3
00  // 48 x43y128 INMUX plane 6,5
00  // 49 x43y128 INMUX plane 8,7
00  // 50 x43y128 INMUX plane 10,9
00  // 51 x43y128 INMUX plane 12,11
00  // 52 x44y127 INMUX plane 2,1
00  // 53 x44y127 INMUX plane 4,3
00  // 54 x44y127 INMUX plane 6,5
00  // 55 x44y127 INMUX plane 8,7
00  // 56 x44y127 INMUX plane 10,9
00  // 57 x44y127 INMUX plane 12,11
00  // 58 x44y128 INMUX plane 2,1
08  // 59 x44y128 INMUX plane 4,3
4C // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x45y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DDC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
40 // y_sel: 127
43 // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DE4
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x45y127 CPE[0]
00  //  1 x45y127 CPE[1]
00  //  2 x45y127 CPE[2]
00  //  3 x45y127 CPE[3]
00  //  4 x45y127 CPE[4]
00  //  5 x45y127 CPE[5]
00  //  6 x45y127 CPE[6]
00  //  7 x45y127 CPE[7]
00  //  8 x45y127 CPE[8]
00  //  9 x45y127 CPE[9]
00  // 10 x45y128 CPE[0]
00  // 11 x45y128 CPE[1]
00  // 12 x45y128 CPE[2]
00  // 13 x45y128 CPE[3]
00  // 14 x45y128 CPE[4]
00  // 15 x45y128 CPE[5]
00  // 16 x45y128 CPE[6]
00  // 17 x45y128 CPE[7]
00  // 18 x45y128 CPE[8]
00  // 19 x45y128 CPE[9]
00  // 20 x46y127 CPE[0]
00  // 21 x46y127 CPE[1]
00  // 22 x46y127 CPE[2]
00  // 23 x46y127 CPE[3]
00  // 24 x46y127 CPE[4]
00  // 25 x46y127 CPE[5]
00  // 26 x46y127 CPE[6]
00  // 27 x46y127 CPE[7]
00  // 28 x46y127 CPE[8]
00  // 29 x46y127 CPE[9]
00  // 30 x46y128 CPE[0]
00  // 31 x46y128 CPE[1]
00  // 32 x46y128 CPE[2]
00  // 33 x46y128 CPE[3]
00  // 34 x46y128 CPE[4]
00  // 35 x46y128 CPE[5]
00  // 36 x46y128 CPE[6]
00  // 37 x46y128 CPE[7]
00  // 38 x46y128 CPE[8]
00  // 39 x46y128 CPE[9]
00  // 40 x45y127 INMUX plane 2,1
00  // 41 x45y127 INMUX plane 4,3
00  // 42 x45y127 INMUX plane 6,5
00  // 43 x45y127 INMUX plane 8,7
00  // 44 x45y127 INMUX plane 10,9
00  // 45 x45y127 INMUX plane 12,11
00  // 46 x45y128 INMUX plane 2,1
00  // 47 x45y128 INMUX plane 4,3
00  // 48 x45y128 INMUX plane 6,5
00  // 49 x45y128 INMUX plane 8,7
00  // 50 x45y128 INMUX plane 10,9
00  // 51 x45y128 INMUX plane 12,11
00  // 52 x46y127 INMUX plane 2,1
00  // 53 x46y127 INMUX plane 4,3
00  // 54 x46y127 INMUX plane 6,5
00  // 55 x46y127 INMUX plane 8,7
00  // 56 x46y127 INMUX plane 10,9
00  // 57 x46y127 INMUX plane 12,11
00  // 58 x46y128 INMUX plane 2,1
00  // 59 x46y128 INMUX plane 4,3
00  // 60 x46y128 INMUX plane 6,5
00  // 61 x46y128 INMUX plane 8,7
00  // 62 x46y128 INMUX plane 10,9
00  // 63 x46y128 INMUX plane 12,11
00  // 64 x46y128 SB_BIG plane 1
00  // 65 x46y128 SB_BIG plane 1
00  // 66 x46y128 SB_DRIVE plane 2,1
00  // 67 x46y128 SB_BIG plane 2
00  // 68 x46y128 SB_BIG plane 2
00  // 69 x46y128 SB_BIG plane 3
00  // 70 x46y128 SB_BIG plane 3
40  // 71 x46y128 SB_DRIVE plane 4,3
4F // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x57y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
40 // y_sel: 127
33 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E3A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x57y127 CPE[0]
00  //  1 x57y127 CPE[1]
00  //  2 x57y127 CPE[2]
00  //  3 x57y127 CPE[3]
00  //  4 x57y127 CPE[4]
00  //  5 x57y127 CPE[5]
00  //  6 x57y127 CPE[6]
00  //  7 x57y127 CPE[7]
00  //  8 x57y127 CPE[8]
00  //  9 x57y127 CPE[9]
00  // 10 x57y128 CPE[0]  _a297  C_///AND/
00  // 11 x57y128 CPE[1]
00  // 12 x57y128 CPE[2]
00  // 13 x57y128 CPE[3]
00  // 14 x57y128 CPE[4]
00  // 15 x57y128 CPE[5]
00  // 16 x57y128 CPE[6]
00  // 17 x57y128 CPE[7]
00  // 18 x57y128 CPE[8]
00  // 19 x57y128 CPE[9]
00  // 20 x58y127 CPE[0]
00  // 21 x58y127 CPE[1]
00  // 22 x58y127 CPE[2]
00  // 23 x58y127 CPE[3]
00  // 24 x58y127 CPE[4]
00  // 25 x58y127 CPE[5]
00  // 26 x58y127 CPE[6]
00  // 27 x58y127 CPE[7]
00  // 28 x58y127 CPE[8]
00  // 29 x58y127 CPE[9]
00  // 30 x58y128 CPE[0]  _a298  C_///AND/
00  // 31 x58y128 CPE[1]
00  // 32 x58y128 CPE[2]
00  // 33 x58y128 CPE[3]
00  // 34 x58y128 CPE[4]
00  // 35 x58y128 CPE[5]
00  // 36 x58y128 CPE[6]
00  // 37 x58y128 CPE[7]
00  // 38 x58y128 CPE[8]
00  // 39 x58y128 CPE[9]
08  // 40 x57y127 INMUX plane 2,1
00  // 41 x57y127 INMUX plane 4,3
00  // 42 x57y127 INMUX plane 6,5
00  // 43 x57y127 INMUX plane 8,7
00  // 44 x57y127 INMUX plane 10,9
00  // 45 x57y127 INMUX plane 12,11
00  // 46 x57y128 INMUX plane 2,1
00  // 47 x57y128 INMUX plane 4,3
00  // 48 x57y128 INMUX plane 6,5
00  // 49 x57y128 INMUX plane 8,7
00  // 50 x57y128 INMUX plane 10,9
00  // 51 x57y128 INMUX plane 12,11
00  // 52 x58y127 INMUX plane 2,1
00  // 53 x58y127 INMUX plane 4,3
00  // 54 x58y127 INMUX plane 6,5
00  // 55 x58y127 INMUX plane 8,7
00  // 56 x58y127 INMUX plane 10,9
00  // 57 x58y127 INMUX plane 12,11
20  // 58 x58y128 INMUX plane 2,1
00  // 59 x58y128 INMUX plane 4,3
00  // 60 x58y128 INMUX plane 6,5
00  // 61 x58y128 INMUX plane 8,7
00  // 62 x58y128 INMUX plane 10,9
00  // 63 x58y128 INMUX plane 12,11
00  // 64 x58y128 SB_BIG plane 1
00  // 65 x58y128 SB_BIG plane 1
00  // 66 x58y128 SB_DRIVE plane 2,1
48  // 67 x58y128 SB_BIG plane 2
12  // 68 x58y128 SB_BIG plane 2
00  // 69 x58y128 SB_BIG plane 3
00  // 70 x58y128 SB_BIG plane 3
00  // 71 x58y128 SB_DRIVE plane 4,3
71  // 72 x58y128 SB_BIG plane 4
12  // 73 x58y128 SB_BIG plane 4
00  // 74 x58y128 SB_BIG plane 5
00  // 75 x58y128 SB_BIG plane 5
00  // 76 x58y128 SB_DRIVE plane 6,5
48  // 77 x58y128 SB_BIG plane 6
12  // 78 x58y128 SB_BIG plane 6
00  // 79 x58y128 SB_BIG plane 7
00  // 80 x58y128 SB_BIG plane 7
00  // 81 x58y128 SB_DRIVE plane 8,7
48  // 82 x58y128 SB_BIG plane 8
12  // 83 x58y128 SB_BIG plane 8
00  // 84 x58y128 SB_BIG plane 9
00  // 85 x58y128 SB_BIG plane 9
00  // 86 x58y128 SB_DRIVE plane 10,9
00  // 87 x58y128 SB_BIG plane 10
00  // 88 x58y128 SB_BIG plane 10
00  // 89 x58y128 SB_BIG plane 11
00  // 90 x58y128 SB_BIG plane 11
00  // 91 x58y128 SB_DRIVE plane 12,11
00  // 92 x58y128 SB_BIG plane 12
00  // 93 x58y128 SB_BIG plane 12
00  // 94 x57y127 SB_SML plane 1
80  // 95 x57y127 SB_SML plane 2,1
2A  // 96 x57y127 SB_SML plane 2
00  // 97 x57y127 SB_SML plane 3
80  // 98 x57y127 SB_SML plane 4,3
2A  // 99 x57y127 SB_SML plane 4
00  // 100 x57y127 SB_SML plane 5
80  // 101 x57y127 SB_SML plane 6,5
2A  // 102 x57y127 SB_SML plane 6
00  // 103 x57y127 SB_SML plane 7
80  // 104 x57y127 SB_SML plane 8,7
2A  // 105 x57y127 SB_SML plane 8
22 // -- CRC low byte
24 // -- CRC high byte


// Config Latches on x59y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9EAA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
40 // y_sel: 127
5B // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EB2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x59y127 CPE[0]
00  //  1 x59y127 CPE[1]
00  //  2 x59y127 CPE[2]
00  //  3 x59y127 CPE[3]
00  //  4 x59y127 CPE[4]
00  //  5 x59y127 CPE[5]
00  //  6 x59y127 CPE[6]
00  //  7 x59y127 CPE[7]
00  //  8 x59y127 CPE[8]
00  //  9 x59y127 CPE[9]
00  // 10 x59y128 CPE[0]  _a299  C_///AND/
00  // 11 x59y128 CPE[1]
00  // 12 x59y128 CPE[2]
00  // 13 x59y128 CPE[3]
00  // 14 x59y128 CPE[4]
00  // 15 x59y128 CPE[5]
00  // 16 x59y128 CPE[6]
00  // 17 x59y128 CPE[7]
00  // 18 x59y128 CPE[8]
00  // 19 x59y128 CPE[9]
00  // 20 x60y127 CPE[0]
00  // 21 x60y127 CPE[1]
00  // 22 x60y127 CPE[2]
00  // 23 x60y127 CPE[3]
00  // 24 x60y127 CPE[4]
00  // 25 x60y127 CPE[5]
00  // 26 x60y127 CPE[6]
00  // 27 x60y127 CPE[7]
00  // 28 x60y127 CPE[8]
00  // 29 x60y127 CPE[9]
00  // 30 x60y128 CPE[0]  _a300  C_///AND/
00  // 31 x60y128 CPE[1]
00  // 32 x60y128 CPE[2]
00  // 33 x60y128 CPE[3]
00  // 34 x60y128 CPE[4]
00  // 35 x60y128 CPE[5]
00  // 36 x60y128 CPE[6]
00  // 37 x60y128 CPE[7]
00  // 38 x60y128 CPE[8]
00  // 39 x60y128 CPE[9]
00  // 40 x59y127 INMUX plane 2,1
00  // 41 x59y127 INMUX plane 4,3
00  // 42 x59y127 INMUX plane 6,5
00  // 43 x59y127 INMUX plane 8,7
00  // 44 x59y127 INMUX plane 10,9
00  // 45 x59y127 INMUX plane 12,11
00  // 46 x59y128 INMUX plane 2,1
08  // 47 x59y128 INMUX plane 4,3
00  // 48 x59y128 INMUX plane 6,5
00  // 49 x59y128 INMUX plane 8,7
00  // 50 x59y128 INMUX plane 10,9
00  // 51 x59y128 INMUX plane 12,11
00  // 52 x60y127 INMUX plane 2,1
00  // 53 x60y127 INMUX plane 4,3
00  // 54 x60y127 INMUX plane 6,5
00  // 55 x60y127 INMUX plane 8,7
00  // 56 x60y127 INMUX plane 10,9
00  // 57 x60y127 INMUX plane 12,11
00  // 58 x60y128 INMUX plane 2,1
00  // 59 x60y128 INMUX plane 4,3
00  // 60 x60y128 INMUX plane 6,5
00  // 61 x60y128 INMUX plane 8,7
00  // 62 x60y128 INMUX plane 10,9
00  // 63 x60y128 INMUX plane 12,11
00  // 64 x59y127 SB_BIG plane 1
00  // 65 x59y127 SB_BIG plane 1
00  // 66 x59y127 SB_DRIVE plane 2,1
48  // 67 x59y127 SB_BIG plane 2
12  // 68 x59y127 SB_BIG plane 2
00  // 69 x59y127 SB_BIG plane 3
00  // 70 x59y127 SB_BIG plane 3
00  // 71 x59y127 SB_DRIVE plane 4,3
48  // 72 x59y127 SB_BIG plane 4
12  // 73 x59y127 SB_BIG plane 4
00  // 74 x59y127 SB_BIG plane 5
00  // 75 x59y127 SB_BIG plane 5
00  // 76 x59y127 SB_DRIVE plane 6,5
48  // 77 x59y127 SB_BIG plane 6
22  // 78 x59y127 SB_BIG plane 6
00  // 79 x59y127 SB_BIG plane 7
00  // 80 x59y127 SB_BIG plane 7
00  // 81 x59y127 SB_DRIVE plane 8,7
48  // 82 x59y127 SB_BIG plane 8
12  // 83 x59y127 SB_BIG plane 8
00  // 84 x59y127 SB_BIG plane 9
00  // 85 x59y127 SB_BIG plane 9
00  // 86 x59y127 SB_DRIVE plane 10,9
00  // 87 x59y127 SB_BIG plane 10
00  // 88 x59y127 SB_BIG plane 10
00  // 89 x59y127 SB_BIG plane 11
00  // 90 x59y127 SB_BIG plane 11
00  // 91 x59y127 SB_DRIVE plane 12,11
00  // 92 x59y127 SB_BIG plane 12
00  // 93 x59y127 SB_BIG plane 12
00  // 94 x60y128 SB_SML plane 1
80  // 95 x60y128 SB_SML plane 2,1
2A  // 96 x60y128 SB_SML plane 2
00  // 97 x60y128 SB_SML plane 3
80  // 98 x60y128 SB_SML plane 4,3
2A  // 99 x60y128 SB_SML plane 4
00  // 100 x60y128 SB_SML plane 5
80  // 101 x60y128 SB_SML plane 6,5
2A  // 102 x60y128 SB_SML plane 6
00  // 103 x60y128 SB_SML plane 7
80  // 104 x60y128 SB_SML plane 8,7
2A  // 105 x60y128 SB_SML plane 8
B8 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F22     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F2A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9FA0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FA8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A01E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A026
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A09C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A0A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A11A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A122
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A198     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A1A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A216     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A21E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A294     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A29C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A312     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A31A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A390     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A398
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A40E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A416
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A48C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A494
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A50A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A512
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
12  // 85 x21y129 SB_BIG plane 9
00  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A588     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A590
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
12  // 85 x24y130 SB_BIG plane 9
00  // 86 x24y130 SB_DRIVE plane 10,9
48  // 87 x24y130 SB_BIG plane 10
12  // 88 x24y130 SB_BIG plane 10
48  // 89 x24y130 SB_BIG plane 11
12  // 90 x24y130 SB_BIG plane 11
00  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A606     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A60E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
48  // 84 x25y129 SB_BIG plane 9
12  // 85 x25y129 SB_BIG plane 9
00  // 86 x25y129 SB_DRIVE plane 10,9
48  // 87 x25y129 SB_BIG plane 10
12  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A684     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A68C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
48  // 84 x28y130 SB_BIG plane 9
12  // 85 x28y130 SB_BIG plane 9
00  // 86 x28y130 SB_DRIVE plane 10,9
48  // 87 x28y130 SB_BIG plane 10
12  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A702     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A70A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
48  // 84 x29y129 SB_BIG plane 9
72  // 85 x29y129 SB_BIG plane 9
00  // 86 x29y129 SB_DRIVE plane 10,9
48  // 87 x29y129 SB_BIG plane 10
12  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
E4 // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A780     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A788
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
72  // 85 x32y130 SB_BIG plane 9
08  // 86 x32y130 SB_DRIVE plane 10,9
48  // 87 x32y130 SB_BIG plane 10
12  // 88 x32y130 SB_BIG plane 10
48  // 89 x32y130 SB_BIG plane 11
12  // 90 x32y130 SB_BIG plane 11
00  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A7FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A806
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
72  // 85 x33y129 SB_BIG plane 9
08  // 86 x33y129 SB_DRIVE plane 10,9
48  // 87 x33y129 SB_BIG plane 10
12  // 88 x33y129 SB_BIG plane 10
48  // 89 x33y129 SB_BIG plane 11
12  // 90 x33y129 SB_BIG plane 11
00  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A87C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A884
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
48  // 84 x36y130 SB_BIG plane 9
72  // 85 x36y130 SB_BIG plane 9
08  // 86 x36y130 SB_DRIVE plane 10,9
48  // 87 x36y130 SB_BIG plane 10
12  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A8FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A902
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
72  // 85 x37y129 SB_BIG plane 9
08  // 86 x37y129 SB_DRIVE plane 10,9
48  // 87 x37y129 SB_BIG plane 10
12  // 88 x37y129 SB_BIG plane 10
48  // 89 x37y129 SB_BIG plane 11
12  // 90 x37y129 SB_BIG plane 11
00  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A978     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A980
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
48  // 84 x40y130 SB_BIG plane 9
72  // 85 x40y130 SB_BIG plane 9
08  // 86 x40y130 SB_DRIVE plane 10,9
48  // 87 x40y130 SB_BIG plane 10
12  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A9F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A9FE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
72  // 85 x41y129 SB_BIG plane 9
08  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA7C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
72  // 85 x44y130 SB_BIG plane 9
08  // 86 x44y130 SB_DRIVE plane 10,9
48  // 87 x44y130 SB_BIG plane 10
12  // 88 x44y130 SB_BIG plane 10
48  // 89 x44y130 SB_BIG plane 11
12  // 90 x44y130 SB_BIG plane 11
00  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AAF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AAFA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB78
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABF6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC74
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ACEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ACF2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD68     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD70
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADE6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ADEE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
1C  //  0 GPIO_N1_A[0]  _a247  IOBF  at x57y129
09  //  1 GPIO_N1_A[0]
06  //  2 GPIO_N1_A[0]
00  //  3 GPIO_N1_A[0]
01  //  4 GPIO_N1_A[0]
00  //  5 GPIO_N1_A[0]
01  //  6 GPIO_N1_A[0]
00  //  7 GPIO_N1_A[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x57y131
00  // 10 edge_io_EN1 at x57y131
00  // 11 edge_io_EN0 at x58y131
00  // 12 edge_io_EN1 at x58y131
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
D0 // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE64     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE6C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
1C  //  0 GPIO_N1_B[0]  _a248  IOBF  at x59y129
09  //  1 GPIO_N1_B[0]
06  //  2 GPIO_N1_B[0]
00  //  3 GPIO_N1_B[0]
01  //  4 GPIO_N1_B[0]
00  //  5 GPIO_N1_B[0]
01  //  6 GPIO_N1_B[0]
00  //  7 GPIO_N1_B[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x59y131
00  // 10 edge_io_EN1 at x59y131
00  // 11 edge_io_EN0 at x60y131
00  // 12 edge_io_EN1 at x60y131
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
0A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
65 // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AEE2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AEEA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF68
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFE6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B05C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B064
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0E2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B158     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B160
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B1D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1DE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B254     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B25C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B2D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B350     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B358
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B3CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B3D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B44C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B454
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B4CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B548     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B550
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B5C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B5CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B644     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B64C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B6C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6CA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B740     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B748
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B7BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B7C6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B83C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B844
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B8C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B938     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B940
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BAB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BABA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB30     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB38
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BBAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BBB6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC2C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC34
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BCAA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BCB2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD30
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BDA6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BDAE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE24     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE2C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEA2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BEAA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF28
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BFA6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C01C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C024
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C09A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C118     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C120
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C196     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C19E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C214     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C21C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C292     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C29A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C310     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C318
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C38E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C396
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C40C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C414
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C48A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C492
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C508     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C510
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C586     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C58E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C604     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C60C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C682     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C68A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C700     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C708
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C77E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C786
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7FC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C804
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
5F  //  0 x1y95 CPE[0]  _a296  C_///AND/
FF  //  1 x1y95 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x1y95 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x1y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
60  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
08  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
60  // 15 x1y96 CPE[5]
3F  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
00  // 40 x1y95 INMUX plane 2,1
05  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
00  // 58 x2y96 INMUX plane 2,1
05  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
50 // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x29y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C870     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
37 // y_sel: 109
2A // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C878
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FA  //  0 x29y109 CPE[0]  net1 = net2: _a165  C_AND/D//AND/D
3F  //  1 x29y109 CPE[1]  80'h00_EE00_80_0000_0C88_3FFA modified with path inversions
88  //  2 x29y109 CPE[2]  80'h00_EE00_80_0000_0C88_CFF5 from netlist
0C  //  3 x29y109 CPE[3]      00_0000_00_0000_0000_F00F difference
00  //  4 x29y109 CPE[4]
00  //  5 x29y109 CPE[5]
80  //  6 x29y109 CPE[6]
00  //  7 x29y109 CPE[7]
EE  //  8 x29y109 CPE[8]
00  //  9 x29y109 CPE[9]
00  // 10 x29y110 CPE[0]
00  // 11 x29y110 CPE[1]
00  // 12 x29y110 CPE[2]
00  // 13 x29y110 CPE[3]
00  // 14 x29y110 CPE[4]
00  // 15 x29y110 CPE[5]
00  // 16 x29y110 CPE[6]
00  // 17 x29y110 CPE[7]
00  // 18 x29y110 CPE[8]
00  // 19 x29y110 CPE[9]
00  // 20 x30y109 CPE[0]
00  // 21 x30y109 CPE[1]
00  // 22 x30y109 CPE[2]
00  // 23 x30y109 CPE[3]
00  // 24 x30y109 CPE[4]
00  // 25 x30y109 CPE[5]
00  // 26 x30y109 CPE[6]
00  // 27 x30y109 CPE[7]
00  // 28 x30y109 CPE[8]
00  // 29 x30y109 CPE[9]
00  // 30 x30y110 CPE[0]
00  // 31 x30y110 CPE[1]
00  // 32 x30y110 CPE[2]
00  // 33 x30y110 CPE[3]
00  // 34 x30y110 CPE[4]
00  // 35 x30y110 CPE[5]
00  // 36 x30y110 CPE[6]
00  // 37 x30y110 CPE[7]
00  // 38 x30y110 CPE[8]
00  // 39 x30y110 CPE[9]
05  // 40 x29y109 INMUX plane 2,1
00  // 41 x29y109 INMUX plane 4,3
00  // 42 x29y109 INMUX plane 6,5
10  // 43 x29y109 INMUX plane 8,7
05  // 44 x29y109 INMUX plane 10,9
05  // 45 x29y109 INMUX plane 12,11
00  // 46 x29y110 INMUX plane 2,1
00  // 47 x29y110 INMUX plane 4,3
00  // 48 x29y110 INMUX plane 6,5
00  // 49 x29y110 INMUX plane 8,7
00  // 50 x29y110 INMUX plane 10,9
00  // 51 x29y110 INMUX plane 12,11
01  // 52 x30y109 INMUX plane 2,1
00  // 53 x30y109 INMUX plane 4,3
40  // 54 x30y109 INMUX plane 6,5
40  // 55 x30y109 INMUX plane 8,7
40  // 56 x30y109 INMUX plane 10,9
40  // 57 x30y109 INMUX plane 12,11
05  // 58 x30y110 INMUX plane 2,1
00  // 59 x30y110 INMUX plane 4,3
40  // 60 x30y110 INMUX plane 6,5
40  // 61 x30y110 INMUX plane 8,7
43  // 62 x30y110 INMUX plane 10,9
41  // 63 x30y110 INMUX plane 12,11
41  // 64 x29y109 SB_BIG plane 1
12  // 65 x29y109 SB_BIG plane 1
00  // 66 x29y109 SB_DRIVE plane 2,1
00  // 67 x29y109 SB_BIG plane 2
00  // 68 x29y109 SB_BIG plane 2
00  // 69 x29y109 SB_BIG plane 3
00  // 70 x29y109 SB_BIG plane 3
00  // 71 x29y109 SB_DRIVE plane 4,3
00  // 72 x29y109 SB_BIG plane 4
00  // 73 x29y109 SB_BIG plane 4
48  // 74 x29y109 SB_BIG plane 5
12  // 75 x29y109 SB_BIG plane 5
00  // 76 x29y109 SB_DRIVE plane 6,5
00  // 77 x29y109 SB_BIG plane 6
00  // 78 x29y109 SB_BIG plane 6
00  // 79 x29y109 SB_BIG plane 7
00  // 80 x29y109 SB_BIG plane 7
00  // 81 x29y109 SB_DRIVE plane 8,7
00  // 82 x29y109 SB_BIG plane 8
00  // 83 x29y109 SB_BIG plane 8
00  // 84 x29y109 SB_BIG plane 9
00  // 85 x29y109 SB_BIG plane 9
00  // 86 x29y109 SB_DRIVE plane 10,9
00  // 87 x29y109 SB_BIG plane 10
00  // 88 x29y109 SB_BIG plane 10
00  // 89 x29y109 SB_BIG plane 11
00  // 90 x29y109 SB_BIG plane 11
00  // 91 x29y109 SB_DRIVE plane 12,11
00  // 92 x29y109 SB_BIG plane 12
00  // 93 x29y109 SB_BIG plane 12
A1  // 94 x30y110 SB_SML plane 1
02  // 95 x30y110 SB_SML plane 2,1
00  // 96 x30y110 SB_SML plane 2
00  // 97 x30y110 SB_SML plane 3
00  // 98 x30y110 SB_SML plane 4,3
00  // 99 x30y110 SB_SML plane 4
A1  // 100 x30y110 SB_SML plane 5
02  // 101 x30y110 SB_SML plane 6,5
D4 // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x31y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8E4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
37 // y_sel: 109
73 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8EC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x31y109 CPE[0]
00  //  1 x31y109 CPE[1]
00  //  2 x31y109 CPE[2]
00  //  3 x31y109 CPE[3]
00  //  4 x31y109 CPE[4]
00  //  5 x31y109 CPE[5]
00  //  6 x31y109 CPE[6]
00  //  7 x31y109 CPE[7]
00  //  8 x31y109 CPE[8]
00  //  9 x31y109 CPE[9]
00  // 10 x31y110 CPE[0]
00  // 11 x31y110 CPE[1]
00  // 12 x31y110 CPE[2]
00  // 13 x31y110 CPE[3]
00  // 14 x31y110 CPE[4]
00  // 15 x31y110 CPE[5]
00  // 16 x31y110 CPE[6]
00  // 17 x31y110 CPE[7]
00  // 18 x31y110 CPE[8]
00  // 19 x31y110 CPE[9]
5F  // 20 x32y109 CPE[0]  _a169  C_AND/D///    _a167  C_///AND/D
3F  // 21 x32y109 CPE[1]  80'h00_EE00_80_0000_0C88_3F5F modified with path inversions
88  // 22 x32y109 CPE[2]  80'h00_EE00_80_0000_0C88_CFAF from netlist
0C  // 23 x32y109 CPE[3]      00_0000_00_0000_0000_F0F0 difference
00  // 24 x32y109 CPE[4]
00  // 25 x32y109 CPE[5]
80  // 26 x32y109 CPE[6]
00  // 27 x32y109 CPE[7]
EE  // 28 x32y109 CPE[8]
00  // 29 x32y109 CPE[9]
00  // 30 x32y110 CPE[0]
00  // 31 x32y110 CPE[1]
00  // 32 x32y110 CPE[2]
00  // 33 x32y110 CPE[3]
00  // 34 x32y110 CPE[4]
00  // 35 x32y110 CPE[5]
00  // 36 x32y110 CPE[6]
00  // 37 x32y110 CPE[7]
00  // 38 x32y110 CPE[8]
00  // 39 x32y110 CPE[9]
01  // 40 x31y109 INMUX plane 2,1
00  // 41 x31y109 INMUX plane 4,3
00  // 42 x31y109 INMUX plane 6,5
00  // 43 x31y109 INMUX plane 8,7
00  // 44 x31y109 INMUX plane 10,9
00  // 45 x31y109 INMUX plane 12,11
02  // 46 x31y110 INMUX plane 2,1
03  // 47 x31y110 INMUX plane 4,3
01  // 48 x31y110 INMUX plane 6,5
00  // 49 x31y110 INMUX plane 8,7
00  // 50 x31y110 INMUX plane 10,9
00  // 51 x31y110 INMUX plane 12,11
01  // 52 x32y109 INMUX plane 2,1
02  // 53 x32y109 INMUX plane 4,3
00  // 54 x32y109 INMUX plane 6,5
28  // 55 x32y109 INMUX plane 8,7
03  // 56 x32y109 INMUX plane 10,9
05  // 57 x32y109 INMUX plane 12,11
01  // 58 x32y110 INMUX plane 2,1
00  // 59 x32y110 INMUX plane 4,3
01  // 60 x32y110 INMUX plane 6,5
00  // 61 x32y110 INMUX plane 8,7
00  // 62 x32y110 INMUX plane 10,9
00  // 63 x32y110 INMUX plane 12,11
11  // 64 x32y110 SB_BIG plane 1
00  // 65 x32y110 SB_BIG plane 1
00  // 66 x32y110 SB_DRIVE plane 2,1
00  // 67 x32y110 SB_BIG plane 2
00  // 68 x32y110 SB_BIG plane 2
0E  // 69 x32y110 SB_BIG plane 3
34  // 70 x32y110 SB_BIG plane 3
00  // 71 x32y110 SB_DRIVE plane 4,3
00  // 72 x32y110 SB_BIG plane 4
00  // 73 x32y110 SB_BIG plane 4
11  // 74 x32y110 SB_BIG plane 5
00  // 75 x32y110 SB_BIG plane 5
00  // 76 x32y110 SB_DRIVE plane 6,5
00  // 77 x32y110 SB_BIG plane 6
00  // 78 x32y110 SB_BIG plane 6
48  // 79 x32y110 SB_BIG plane 7
12  // 80 x32y110 SB_BIG plane 7
00  // 81 x32y110 SB_DRIVE plane 8,7
00  // 82 x32y110 SB_BIG plane 8
00  // 83 x32y110 SB_BIG plane 8
00  // 84 x32y110 SB_BIG plane 9
70  // 85 x32y110 SB_BIG plane 9
00  // 86 x32y110 SB_DRIVE plane 10,9
00  // 87 x32y110 SB_BIG plane 10
00  // 88 x32y110 SB_BIG plane 10
00  // 89 x32y110 SB_BIG plane 11
00  // 90 x32y110 SB_BIG plane 11
00  // 91 x32y110 SB_DRIVE plane 12,11
00  // 92 x32y110 SB_BIG plane 12
00  // 93 x32y110 SB_BIG plane 12
30  // 94 x31y109 SB_SML plane 1
00  // 95 x31y109 SB_SML plane 2,1
00  // 96 x31y109 SB_SML plane 2
91  // 97 x31y109 SB_SML plane 3
01  // 98 x31y109 SB_SML plane 4,3
00  // 99 x31y109 SB_SML plane 4
00  // 100 x31y109 SB_SML plane 5
00  // 101 x31y109 SB_SML plane 6,5
00  // 102 x31y109 SB_SML plane 6
A8  // 103 x31y109 SB_SML plane 7
02  // 104 x31y109 SB_SML plane 8,7
10  // 105 x31y109 SB_SML plane 8
42 // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x33y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C95C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
37 // y_sel: 109
AB // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C964
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y109 CPE[0]
00  //  1 x33y109 CPE[1]
00  //  2 x33y109 CPE[2]
00  //  3 x33y109 CPE[3]
00  //  4 x33y109 CPE[4]
00  //  5 x33y109 CPE[5]
00  //  6 x33y109 CPE[6]
00  //  7 x33y109 CPE[7]
00  //  8 x33y109 CPE[8]
00  //  9 x33y109 CPE[9]
00  // 10 x33y110 CPE[0]
00  // 11 x33y110 CPE[1]
00  // 12 x33y110 CPE[2]
00  // 13 x33y110 CPE[3]
00  // 14 x33y110 CPE[4]
00  // 15 x33y110 CPE[5]
00  // 16 x33y110 CPE[6]
00  // 17 x33y110 CPE[7]
00  // 18 x33y110 CPE[8]
00  // 19 x33y110 CPE[9]
FF  // 20 x34y109 CPE[0]  _a147  C_/C_0_1///    
FF  // 21 x34y109 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x34y109 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x34y109 CPE[3]
00  // 24 x34y109 CPE[4]
08  // 25 x34y109 CPE[5]
12  // 26 x34y109 CPE[6]
00  // 27 x34y109 CPE[7]
CF  // 28 x34y109 CPE[8]
00  // 29 x34y109 CPE[9]
05  // 30 x34y110 CPE[0]  net1 = net2: _a134  C_ADDF2/D//ADDF2/
35  // 31 x34y110 CPE[1]  80'h00_DD60_00_0020_0C66_3505 modified with path inversions
66  // 32 x34y110 CPE[2]  80'h00_EE60_00_0020_0C66_CA0A from netlist
0C  // 33 x34y110 CPE[3]      00_3300_00_0000_0000_FF0F difference
20  // 34 x34y110 CPE[4]
00  // 35 x34y110 CPE[5]
00  // 36 x34y110 CPE[6]
60  // 37 x34y110 CPE[7]
DD  // 38 x34y110 CPE[8]
00  // 39 x34y110 CPE[9]
01  // 40 x33y109 INMUX plane 2,1
00  // 41 x33y109 INMUX plane 4,3
00  // 42 x33y109 INMUX plane 6,5
00  // 43 x33y109 INMUX plane 8,7
00  // 44 x33y109 INMUX plane 10,9
00  // 45 x33y109 INMUX plane 12,11
01  // 46 x33y110 INMUX plane 2,1
00  // 47 x33y110 INMUX plane 4,3
01  // 48 x33y110 INMUX plane 6,5
18  // 49 x33y110 INMUX plane 8,7
00  // 50 x33y110 INMUX plane 10,9
05  // 51 x33y110 INMUX plane 12,11
00  // 52 x34y109 INMUX plane 2,1
00  // 53 x34y109 INMUX plane 4,3
00  // 54 x34y109 INMUX plane 6,5
00  // 55 x34y109 INMUX plane 8,7
00  // 56 x34y109 INMUX plane 10,9
00  // 57 x34y109 INMUX plane 12,11
00  // 58 x34y110 INMUX plane 2,1
02  // 59 x34y110 INMUX plane 4,3
00  // 60 x34y110 INMUX plane 6,5
38  // 61 x34y110 INMUX plane 8,7
03  // 62 x34y110 INMUX plane 10,9
ED  // 63 x34y110 INMUX plane 12,11
00  // 64 x33y109 SB_BIG plane 1
00  // 65 x33y109 SB_BIG plane 1
00  // 66 x33y109 SB_DRIVE plane 2,1
00  // 67 x33y109 SB_BIG plane 2
00  // 68 x33y109 SB_BIG plane 2
93  // 69 x33y109 SB_BIG plane 3
22  // 70 x33y109 SB_BIG plane 3
00  // 71 x33y109 SB_DRIVE plane 4,3
48  // 72 x33y109 SB_BIG plane 4
12  // 73 x33y109 SB_BIG plane 4
00  // 74 x33y109 SB_BIG plane 5
00  // 75 x33y109 SB_BIG plane 5
00  // 76 x33y109 SB_DRIVE plane 6,5
00  // 77 x33y109 SB_BIG plane 6
00  // 78 x33y109 SB_BIG plane 6
48  // 79 x33y109 SB_BIG plane 7
12  // 80 x33y109 SB_BIG plane 7
00  // 81 x33y109 SB_DRIVE plane 8,7
48  // 82 x33y109 SB_BIG plane 8
10  // 83 x33y109 SB_BIG plane 8
00  // 84 x33y109 SB_BIG plane 9
00  // 85 x33y109 SB_BIG plane 9
00  // 86 x33y109 SB_DRIVE plane 10,9
00  // 87 x33y109 SB_BIG plane 10
00  // 88 x33y109 SB_BIG plane 10
00  // 89 x33y109 SB_BIG plane 11
00  // 90 x33y109 SB_BIG plane 11
00  // 91 x33y109 SB_DRIVE plane 12,11
00  // 92 x33y109 SB_BIG plane 12
00  // 93 x33y109 SB_BIG plane 12
00  // 94 x34y110 SB_SML plane 1
00  // 95 x34y110 SB_SML plane 2,1
00  // 96 x34y110 SB_SML plane 2
A8  // 97 x34y110 SB_SML plane 3
82  // 98 x34y110 SB_SML plane 4,3
2A  // 99 x34y110 SB_SML plane 4
00  // 100 x34y110 SB_SML plane 5
00  // 101 x34y110 SB_SML plane 6,5
00  // 102 x34y110 SB_SML plane 6
A8  // 103 x34y110 SB_SML plane 7
82  // 104 x34y110 SB_SML plane 8,7
2A  // 105 x34y110 SB_SML plane 8
00  // 106 x34y110 SB_SML plane 9
00  // 107 x34y110 SB_SML plane 10,9
00  // 108 x34y110 SB_SML plane 10
00  // 109 x34y110 SB_SML plane 11
10  // 110 x34y110 SB_SML plane 12,11
6F // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x29y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9D9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
38 // y_sel: 111
DD // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9E1
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x29y111 CPE[0]
00  //  1 x29y111 CPE[1]
00  //  2 x29y111 CPE[2]
00  //  3 x29y111 CPE[3]
00  //  4 x29y111 CPE[4]
00  //  5 x29y111 CPE[5]
00  //  6 x29y111 CPE[6]
00  //  7 x29y111 CPE[7]
00  //  8 x29y111 CPE[8]
00  //  9 x29y111 CPE[9]
00  // 10 x29y112 CPE[0]
00  // 11 x29y112 CPE[1]
00  // 12 x29y112 CPE[2]
00  // 13 x29y112 CPE[3]
00  // 14 x29y112 CPE[4]
00  // 15 x29y112 CPE[5]
00  // 16 x29y112 CPE[6]
00  // 17 x29y112 CPE[7]
00  // 18 x29y112 CPE[8]
00  // 19 x29y112 CPE[9]
FF  // 20 x30y111 CPE[0]  _a326  C_////Bridge
FF  // 21 x30y111 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x30y111 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x30y111 CPE[3]
00  // 24 x30y111 CPE[4]
00  // 25 x30y111 CPE[5]
00  // 26 x30y111 CPE[6]
A0  // 27 x30y111 CPE[7]
00  // 28 x30y111 CPE[8]
00  // 29 x30y111 CPE[9]
00  // 30 x30y112 CPE[0]
00  // 31 x30y112 CPE[1]
00  // 32 x30y112 CPE[2]
00  // 33 x30y112 CPE[3]
00  // 34 x30y112 CPE[4]
00  // 35 x30y112 CPE[5]
00  // 36 x30y112 CPE[6]
00  // 37 x30y112 CPE[7]
00  // 38 x30y112 CPE[8]
00  // 39 x30y112 CPE[9]
00  // 40 x29y111 INMUX plane 2,1
00  // 41 x29y111 INMUX plane 4,3
00  // 42 x29y111 INMUX plane 6,5
00  // 43 x29y111 INMUX plane 8,7
00  // 44 x29y111 INMUX plane 10,9
00  // 45 x29y111 INMUX plane 12,11
00  // 46 x29y112 INMUX plane 2,1
00  // 47 x29y112 INMUX plane 4,3
00  // 48 x29y112 INMUX plane 6,5
08  // 49 x29y112 INMUX plane 8,7
00  // 50 x29y112 INMUX plane 10,9
00  // 51 x29y112 INMUX plane 12,11
05  // 52 x30y111 INMUX plane 2,1
00  // 53 x30y111 INMUX plane 4,3
00  // 54 x30y111 INMUX plane 6,5
00  // 55 x30y111 INMUX plane 8,7
00  // 56 x30y111 INMUX plane 10,9
00  // 57 x30y111 INMUX plane 12,11
00  // 58 x30y112 INMUX plane 2,1
10  // 59 x30y112 INMUX plane 4,3
00  // 60 x30y112 INMUX plane 6,5
08  // 61 x30y112 INMUX plane 8,7
80  // 62 x30y112 INMUX plane 10,9
00  // 63 x30y112 INMUX plane 12,11
00  // 64 x30y112 SB_BIG plane 1
00  // 65 x30y112 SB_BIG plane 1
00  // 66 x30y112 SB_DRIVE plane 2,1
00  // 67 x30y112 SB_BIG plane 2
00  // 68 x30y112 SB_BIG plane 2
48  // 69 x30y112 SB_BIG plane 3
1A  // 70 x30y112 SB_BIG plane 3
00  // 71 x30y112 SB_DRIVE plane 4,3
00  // 72 x30y112 SB_BIG plane 4
00  // 73 x30y112 SB_BIG plane 4
00  // 74 x30y112 SB_BIG plane 5
00  // 75 x30y112 SB_BIG plane 5
00  // 76 x30y112 SB_DRIVE plane 6,5
00  // 77 x30y112 SB_BIG plane 6
00  // 78 x30y112 SB_BIG plane 6
48  // 79 x30y112 SB_BIG plane 7
12  // 80 x30y112 SB_BIG plane 7
00  // 81 x30y112 SB_DRIVE plane 8,7
11  // 82 x30y112 SB_BIG plane 8
00  // 83 x30y112 SB_BIG plane 8
00  // 84 x30y112 SB_BIG plane 9
60  // 85 x30y112 SB_BIG plane 9
00  // 86 x30y112 SB_DRIVE plane 10,9
00  // 87 x30y112 SB_BIG plane 10
00  // 88 x30y112 SB_BIG plane 10
01  // 89 x30y112 SB_BIG plane 11
00  // 90 x30y112 SB_BIG plane 11
00  // 91 x30y112 SB_DRIVE plane 12,11
00  // 92 x30y112 SB_BIG plane 12
00  // 93 x30y112 SB_BIG plane 12
00  // 94 x29y111 SB_SML plane 1
00  // 95 x29y111 SB_SML plane 2,1
00  // 96 x29y111 SB_SML plane 2
A8  // 97 x29y111 SB_SML plane 3
02  // 98 x29y111 SB_SML plane 4,3
00  // 99 x29y111 SB_SML plane 4
00  // 100 x29y111 SB_SML plane 5
00  // 101 x29y111 SB_SML plane 6,5
00  // 102 x29y111 SB_SML plane 6
A8  // 103 x29y111 SB_SML plane 7
02  // 104 x29y111 SB_SML plane 8,7
37 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x31y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA50     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
38 // y_sel: 111
84 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA58
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y111 CPE[0]
00  //  1 x31y111 CPE[1]
00  //  2 x31y111 CPE[2]
00  //  3 x31y111 CPE[3]
00  //  4 x31y111 CPE[4]
00  //  5 x31y111 CPE[5]
00  //  6 x31y111 CPE[6]
00  //  7 x31y111 CPE[7]
00  //  8 x31y111 CPE[8]
00  //  9 x31y111 CPE[9]
00  // 10 x31y112 CPE[0]
00  // 11 x31y112 CPE[1]
00  // 12 x31y112 CPE[2]
00  // 13 x31y112 CPE[3]
00  // 14 x31y112 CPE[4]
00  // 15 x31y112 CPE[5]
00  // 16 x31y112 CPE[6]
00  // 17 x31y112 CPE[7]
00  // 18 x31y112 CPE[8]
00  // 19 x31y112 CPE[9]
5F  // 20 x32y111 CPE[0]  _a171  C_///AND/D
FF  // 21 x32y111 CPE[1]  80'h00_DE00_80_0000_0C08_FF5F modified with path inversions
08  // 22 x32y111 CPE[2]  80'h00_EE00_80_0000_0C08_FFAF from netlist
0C  // 23 x32y111 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 24 x32y111 CPE[4]
00  // 25 x32y111 CPE[5]
80  // 26 x32y111 CPE[6]
00  // 27 x32y111 CPE[7]
DE  // 28 x32y111 CPE[8]
00  // 29 x32y111 CPE[9]
FF  // 30 x32y112 CPE[0]  _a309  C_////Bridge
FF  // 31 x32y112 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x32y112 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x32y112 CPE[3]
00  // 34 x32y112 CPE[4]
00  // 35 x32y112 CPE[5]
00  // 36 x32y112 CPE[6]
A0  // 37 x32y112 CPE[7]
00  // 38 x32y112 CPE[8]
00  // 39 x32y112 CPE[9]
01  // 40 x31y111 INMUX plane 2,1
00  // 41 x31y111 INMUX plane 4,3
00  // 42 x31y111 INMUX plane 6,5
18  // 43 x31y111 INMUX plane 8,7
00  // 44 x31y111 INMUX plane 10,9
00  // 45 x31y111 INMUX plane 12,11
05  // 46 x31y112 INMUX plane 2,1
00  // 47 x31y112 INMUX plane 4,3
00  // 48 x31y112 INMUX plane 6,5
08  // 49 x31y112 INMUX plane 8,7
00  // 50 x31y112 INMUX plane 10,9
02  // 51 x31y112 INMUX plane 12,11
00  // 52 x32y111 INMUX plane 2,1
04  // 53 x32y111 INMUX plane 4,3
00  // 54 x32y111 INMUX plane 6,5
00  // 55 x32y111 INMUX plane 8,7
03  // 56 x32y111 INMUX plane 10,9
05  // 57 x32y111 INMUX plane 12,11
06  // 58 x32y112 INMUX plane 2,1
00  // 59 x32y112 INMUX plane 4,3
05  // 60 x32y112 INMUX plane 6,5
20  // 61 x32y112 INMUX plane 8,7
00  // 62 x32y112 INMUX plane 10,9
19  // 63 x32y112 INMUX plane 12,11
00  // 64 x31y111 SB_BIG plane 1
00  // 65 x31y111 SB_BIG plane 1
00  // 66 x31y111 SB_DRIVE plane 2,1
00  // 67 x31y111 SB_BIG plane 2
00  // 68 x31y111 SB_BIG plane 2
11  // 69 x31y111 SB_BIG plane 3
24  // 70 x31y111 SB_BIG plane 3
00  // 71 x31y111 SB_DRIVE plane 4,3
48  // 72 x31y111 SB_BIG plane 4
12  // 73 x31y111 SB_BIG plane 4
00  // 74 x31y111 SB_BIG plane 5
00  // 75 x31y111 SB_BIG plane 5
00  // 76 x31y111 SB_DRIVE plane 6,5
00  // 77 x31y111 SB_BIG plane 6
00  // 78 x31y111 SB_BIG plane 6
48  // 79 x31y111 SB_BIG plane 7
12  // 80 x31y111 SB_BIG plane 7
00  // 81 x31y111 SB_DRIVE plane 8,7
48  // 82 x31y111 SB_BIG plane 8
12  // 83 x31y111 SB_BIG plane 8
00  // 84 x31y111 SB_BIG plane 9
00  // 85 x31y111 SB_BIG plane 9
00  // 86 x31y111 SB_DRIVE plane 10,9
00  // 87 x31y111 SB_BIG plane 10
00  // 88 x31y111 SB_BIG plane 10
40  // 89 x31y111 SB_BIG plane 11
01  // 90 x31y111 SB_BIG plane 11
02  // 91 x31y111 SB_DRIVE plane 12,11
00  // 92 x31y111 SB_BIG plane 12
00  // 93 x31y111 SB_BIG plane 12
00  // 94 x32y112 SB_SML plane 1
00  // 95 x32y112 SB_SML plane 2,1
00  // 96 x32y112 SB_SML plane 2
EE  // 97 x32y112 SB_SML plane 3
35  // 98 x32y112 SB_SML plane 4,3
38  // 99 x32y112 SB_SML plane 4
00  // 100 x32y112 SB_SML plane 5
00  // 101 x32y112 SB_SML plane 6,5
00  // 102 x32y112 SB_SML plane 6
A8  // 103 x32y112 SB_SML plane 7
82  // 104 x32y112 SB_SML plane 8,7
2A  // 105 x32y112 SB_SML plane 8
0B  // 106 x32y112 SB_SML plane 9
04  // 107 x32y112 SB_SML plane 10,9
00  // 108 x32y112 SB_SML plane 10
30  // 109 x32y112 SB_SML plane 11
D5 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x33y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CACC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
38 // y_sel: 111
5C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAD4
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x33y111 CPE[0]
00  //  1 x33y111 CPE[1]
00  //  2 x33y111 CPE[2]
00  //  3 x33y111 CPE[3]
00  //  4 x33y111 CPE[4]
00  //  5 x33y111 CPE[5]
00  //  6 x33y111 CPE[6]
00  //  7 x33y111 CPE[7]
00  //  8 x33y111 CPE[8]
00  //  9 x33y111 CPE[9]
3A  // 10 x33y112 CPE[0]  _a85  C_MX4b////    
00  // 11 x33y112 CPE[1]  80'h00_0018_00_0040_0A6E_003A modified with path inversions
6E  // 12 x33y112 CPE[2]  80'h00_0018_00_0040_0A68_00C5 from netlist
0A  // 13 x33y112 CPE[3]      00_0000_00_0000_0006_00FF difference
40  // 14 x33y112 CPE[4]
00  // 15 x33y112 CPE[5]
00  // 16 x33y112 CPE[6]
18  // 17 x33y112 CPE[7]
00  // 18 x33y112 CPE[8]
00  // 19 x33y112 CPE[9]
50  // 20 x34y111 CPE[0]  net1 = net2: _a140  C_ADDF2/D//ADDF2/
A0  // 21 x34y111 CPE[1]  80'h00_ED60_00_0020_0C66_A050 modified with path inversions
66  // 22 x34y111 CPE[2]  80'h00_EE60_00_0020_0C66_A0A0 from netlist
0C  // 23 x34y111 CPE[3]      00_0300_00_0000_0000_00F0 difference
20  // 24 x34y111 CPE[4]
00  // 25 x34y111 CPE[5]
00  // 26 x34y111 CPE[6]
60  // 27 x34y111 CPE[7]
ED  // 28 x34y111 CPE[8]
00  // 29 x34y111 CPE[9]
A0  // 30 x34y112 CPE[0]  net1 = net2: _a142  C_ADDF2/D//ADDF2/
30  // 31 x34y112 CPE[1]  80'h00_EE60_00_0020_0C66_30A0 modified with path inversions
66  // 32 x34y112 CPE[2]  80'h00_EE60_00_0020_0C66_C0A0 from netlist
0C  // 33 x34y112 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x34y112 CPE[4]
00  // 35 x34y112 CPE[5]
00  // 36 x34y112 CPE[6]
60  // 37 x34y112 CPE[7]
EE  // 38 x34y112 CPE[8]
00  // 39 x34y112 CPE[9]
00  // 40 x33y111 INMUX plane 2,1
00  // 41 x33y111 INMUX plane 4,3
00  // 42 x33y111 INMUX plane 6,5
00  // 43 x33y111 INMUX plane 8,7
00  // 44 x33y111 INMUX plane 10,9
00  // 45 x33y111 INMUX plane 12,11
2E  // 46 x33y112 INMUX plane 2,1
18  // 47 x33y112 INMUX plane 4,3
32  // 48 x33y112 INMUX plane 6,5
02  // 49 x33y112 INMUX plane 8,7
01  // 50 x33y112 INMUX plane 10,9
05  // 51 x33y112 INMUX plane 12,11
00  // 52 x34y111 INMUX plane 2,1
04  // 53 x34y111 INMUX plane 4,3
00  // 54 x34y111 INMUX plane 6,5
00  // 55 x34y111 INMUX plane 8,7
03  // 56 x34y111 INMUX plane 10,9
05  // 57 x34y111 INMUX plane 12,11
00  // 58 x34y112 INMUX plane 2,1
0D  // 59 x34y112 INMUX plane 4,3
00  // 60 x34y112 INMUX plane 6,5
28  // 61 x34y112 INMUX plane 8,7
00  // 62 x34y112 INMUX plane 10,9
05  // 63 x34y112 INMUX plane 12,11
00  // 64 x34y112 SB_BIG plane 1
00  // 65 x34y112 SB_BIG plane 1
00  // 66 x34y112 SB_DRIVE plane 2,1
48  // 67 x34y112 SB_BIG plane 2
12  // 68 x34y112 SB_BIG plane 2
9A  // 69 x34y112 SB_BIG plane 3
28  // 70 x34y112 SB_BIG plane 3
00  // 71 x34y112 SB_DRIVE plane 4,3
51  // 72 x34y112 SB_BIG plane 4
12  // 73 x34y112 SB_BIG plane 4
00  // 74 x34y112 SB_BIG plane 5
04  // 75 x34y112 SB_BIG plane 5
00  // 76 x34y112 SB_DRIVE plane 6,5
41  // 77 x34y112 SB_BIG plane 6
12  // 78 x34y112 SB_BIG plane 6
48  // 79 x34y112 SB_BIG plane 7
14  // 80 x34y112 SB_BIG plane 7
00  // 81 x34y112 SB_DRIVE plane 8,7
1A  // 82 x34y112 SB_BIG plane 8
12  // 83 x34y112 SB_BIG plane 8
00  // 84 x34y112 SB_BIG plane 9
60  // 85 x34y112 SB_BIG plane 9
00  // 86 x34y112 SB_DRIVE plane 10,9
00  // 87 x34y112 SB_BIG plane 10
00  // 88 x34y112 SB_BIG plane 10
00  // 89 x34y112 SB_BIG plane 11
00  // 90 x34y112 SB_BIG plane 11
00  // 91 x34y112 SB_DRIVE plane 12,11
03  // 92 x34y112 SB_BIG plane 12
40  // 93 x34y112 SB_BIG plane 12
00  // 94 x33y111 SB_SML plane 1
80  // 95 x33y111 SB_SML plane 2,1
2A  // 96 x33y111 SB_SML plane 2
A8  // 97 x33y111 SB_SML plane 3
80  // 98 x33y111 SB_SML plane 4,3
2A  // 99 x33y111 SB_SML plane 4
00  // 100 x33y111 SB_SML plane 5
80  // 101 x33y111 SB_SML plane 6,5
2A  // 102 x33y111 SB_SML plane 6
A1  // 103 x33y111 SB_SML plane 7
82  // 104 x33y111 SB_SML plane 8,7
0A  // 105 x33y111 SB_SML plane 8
8A // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x35y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB44     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
38 // y_sel: 111
34 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB4C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AA  //  0 x35y111 CPE[0]  _a295  C_///AND/
FF  //  1 x35y111 CPE[1]  80'h00_0060_00_0000_0C08_FFAA modified with path inversions
08  //  2 x35y111 CPE[2]  80'h00_0060_00_0000_0C08_FFA5 from netlist
0C  //  3 x35y111 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x35y111 CPE[4]
00  //  5 x35y111 CPE[5]
00  //  6 x35y111 CPE[6]
60  //  7 x35y111 CPE[7]
00  //  8 x35y111 CPE[8]
00  //  9 x35y111 CPE[9]
33  // 10 x35y112 CPE[0]  _a222  C_MX4b////    
00  // 11 x35y112 CPE[1]  80'h00_0018_00_0040_0AF2_0033 modified with path inversions
F2  // 12 x35y112 CPE[2]  80'h00_0018_00_0040_0AF0_00CC from netlist
0A  // 13 x35y112 CPE[3]      00_0000_00_0000_0002_00FF difference
40  // 14 x35y112 CPE[4]
00  // 15 x35y112 CPE[5]
00  // 16 x35y112 CPE[6]
18  // 17 x35y112 CPE[7]
00  // 18 x35y112 CPE[8]
00  // 19 x35y112 CPE[9]
FF  // 20 x36y111 CPE[0]  _a347  C_////Bridge
FF  // 21 x36y111 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x36y111 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x36y111 CPE[3]
00  // 24 x36y111 CPE[4]
00  // 25 x36y111 CPE[5]
00  // 26 x36y111 CPE[6]
A1  // 27 x36y111 CPE[7]
00  // 28 x36y111 CPE[8]
00  // 29 x36y111 CPE[9]
5C  // 30 x36y112 CPE[0]  _a280  C_AND////    _a14  C_///AND/
4F  // 31 x36y112 CPE[1]  80'h00_0078_00_0000_0C88_4F5C modified with path inversions
88  // 32 x36y112 CPE[2]  80'h00_0078_00_0000_0C88_8FAC from netlist
0C  // 33 x36y112 CPE[3]      00_0000_00_0000_0000_C0F0 difference
00  // 34 x36y112 CPE[4]
00  // 35 x36y112 CPE[5]
00  // 36 x36y112 CPE[6]
78  // 37 x36y112 CPE[7]
00  // 38 x36y112 CPE[8]
00  // 39 x36y112 CPE[9]
06  // 40 x35y111 INMUX plane 2,1
04  // 41 x35y111 INMUX plane 4,3
05  // 42 x35y111 INMUX plane 6,5
01  // 43 x35y111 INMUX plane 8,7
00  // 44 x35y111 INMUX plane 10,9
29  // 45 x35y111 INMUX plane 12,11
10  // 46 x35y112 INMUX plane 2,1
28  // 47 x35y112 INMUX plane 4,3
3F  // 48 x35y112 INMUX plane 6,5
1B  // 49 x35y112 INMUX plane 8,7
1B  // 50 x35y112 INMUX plane 10,9
01  // 51 x35y112 INMUX plane 12,11
28  // 52 x36y111 INMUX plane 2,1
00  // 53 x36y111 INMUX plane 4,3
18  // 54 x36y111 INMUX plane 6,5
00  // 55 x36y111 INMUX plane 8,7
41  // 56 x36y111 INMUX plane 10,9
C3  // 57 x36y111 INMUX plane 12,11
10  // 58 x36y112 INMUX plane 2,1
05  // 59 x36y112 INMUX plane 4,3
5A  // 60 x36y112 INMUX plane 6,5
07  // 61 x36y112 INMUX plane 8,7
40  // 62 x36y112 INMUX plane 10,9
0D  // 63 x36y112 INMUX plane 12,11
48  // 64 x35y111 SB_BIG plane 1
12  // 65 x35y111 SB_BIG plane 1
00  // 66 x35y111 SB_DRIVE plane 2,1
48  // 67 x35y111 SB_BIG plane 2
12  // 68 x35y111 SB_BIG plane 2
48  // 69 x35y111 SB_BIG plane 3
12  // 70 x35y111 SB_BIG plane 3
20  // 71 x35y111 SB_DRIVE plane 4,3
08  // 72 x35y111 SB_BIG plane 4
12  // 73 x35y111 SB_BIG plane 4
48  // 74 x35y111 SB_BIG plane 5
12  // 75 x35y111 SB_BIG plane 5
00  // 76 x35y111 SB_DRIVE plane 6,5
48  // 77 x35y111 SB_BIG plane 6
12  // 78 x35y111 SB_BIG plane 6
48  // 79 x35y111 SB_BIG plane 7
12  // 80 x35y111 SB_BIG plane 7
00  // 81 x35y111 SB_DRIVE plane 8,7
48  // 82 x35y111 SB_BIG plane 8
12  // 83 x35y111 SB_BIG plane 8
41  // 84 x35y111 SB_BIG plane 9
12  // 85 x35y111 SB_BIG plane 9
00  // 86 x35y111 SB_DRIVE plane 10,9
48  // 87 x35y111 SB_BIG plane 10
12  // 88 x35y111 SB_BIG plane 10
48  // 89 x35y111 SB_BIG plane 11
13  // 90 x35y111 SB_BIG plane 11
00  // 91 x35y111 SB_DRIVE plane 12,11
11  // 92 x35y111 SB_BIG plane 12
24  // 93 x35y111 SB_BIG plane 12
A8  // 94 x36y112 SB_SML plane 1
82  // 95 x36y112 SB_SML plane 2,1
32  // 96 x36y112 SB_SML plane 2
A8  // 97 x36y112 SB_SML plane 3
82  // 98 x36y112 SB_SML plane 4,3
32  // 99 x36y112 SB_SML plane 4
D4  // 100 x36y112 SB_SML plane 5
04  // 101 x36y112 SB_SML plane 6,5
64  // 102 x36y112 SB_SML plane 6
34  // 103 x36y112 SB_SML plane 7
84  // 104 x36y112 SB_SML plane 8,7
2A  // 105 x36y112 SB_SML plane 8
A8  // 106 x36y112 SB_SML plane 9
82  // 107 x36y112 SB_SML plane 10,9
2A  // 108 x36y112 SB_SML plane 10
A8  // 109 x36y112 SB_SML plane 11
E4  // 110 x36y112 SB_SML plane 12,11
16  // 111 x36y112 SB_SML plane 12
06 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x37y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBC2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
38 // y_sel: 111
EC // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBCA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y111 CPE[0]
00  //  1 x37y111 CPE[1]
00  //  2 x37y111 CPE[2]
00  //  3 x37y111 CPE[3]
00  //  4 x37y111 CPE[4]
00  //  5 x37y111 CPE[5]
00  //  6 x37y111 CPE[6]
00  //  7 x37y111 CPE[7]
00  //  8 x37y111 CPE[8]
00  //  9 x37y111 CPE[9]
FF  // 10 x37y112 CPE[0]  _a254  C_AND////    
83  // 11 x37y112 CPE[1]  80'h00_0018_00_0000_0C88_83FF modified with path inversions
88  // 12 x37y112 CPE[2]  80'h00_0018_00_0000_0C88_2CFF from netlist
0C  // 13 x37y112 CPE[3]      00_0000_00_0000_0000_AF00 difference
00  // 14 x37y112 CPE[4]
00  // 15 x37y112 CPE[5]
00  // 16 x37y112 CPE[6]
18  // 17 x37y112 CPE[7]
00  // 18 x37y112 CPE[8]
00  // 19 x37y112 CPE[9]
FF  // 20 x38y111 CPE[0]  _a250  C_///AND/D
FF  // 21 x38y111 CPE[1]  80'h00_E900_80_0000_0C08_FFFF modified with path inversions
08  // 22 x38y111 CPE[2]  80'h00_EA00_80_0000_0C08_FFFF from netlist
0C  // 23 x38y111 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x38y111 CPE[4]
00  // 25 x38y111 CPE[5]
80  // 26 x38y111 CPE[6]
00  // 27 x38y111 CPE[7]
E9  // 28 x38y111 CPE[8]
00  // 29 x38y111 CPE[9]
52  // 30 x38y112 CPE[0]  _a84  C_///AND/
FF  // 31 x38y112 CPE[1]  80'h00_0060_00_0000_0C08_FF52 modified with path inversions
08  // 32 x38y112 CPE[2]  80'h00_0060_00_0000_0C08_FFA2 from netlist
0C  // 33 x38y112 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x38y112 CPE[4]
00  // 35 x38y112 CPE[5]
00  // 36 x38y112 CPE[6]
60  // 37 x38y112 CPE[7]
00  // 38 x38y112 CPE[8]
00  // 39 x38y112 CPE[9]
00  // 40 x37y111 INMUX plane 2,1
00  // 41 x37y111 INMUX plane 4,3
00  // 42 x37y111 INMUX plane 6,5
00  // 43 x37y111 INMUX plane 8,7
01  // 44 x37y111 INMUX plane 10,9
00  // 45 x37y111 INMUX plane 12,11
28  // 46 x37y112 INMUX plane 2,1
01  // 47 x37y112 INMUX plane 4,3
20  // 48 x37y112 INMUX plane 6,5
1F  // 49 x37y112 INMUX plane 8,7
00  // 50 x37y112 INMUX plane 10,9
0C  // 51 x37y112 INMUX plane 12,11
00  // 52 x38y111 INMUX plane 2,1
00  // 53 x38y111 INMUX plane 4,3
00  // 54 x38y111 INMUX plane 6,5
08  // 55 x38y111 INMUX plane 8,7
2B  // 56 x38y111 INMUX plane 10,9
0D  // 57 x38y111 INMUX plane 12,11
2D  // 58 x38y112 INMUX plane 2,1
06  // 59 x38y112 INMUX plane 4,3
08  // 60 x38y112 INMUX plane 6,5
05  // 61 x38y112 INMUX plane 8,7
00  // 62 x38y112 INMUX plane 10,9
08  // 63 x38y112 INMUX plane 12,11
00  // 64 x38y112 SB_BIG plane 1
30  // 65 x38y112 SB_BIG plane 1
00  // 66 x38y112 SB_DRIVE plane 2,1
93  // 67 x38y112 SB_BIG plane 2
32  // 68 x38y112 SB_BIG plane 2
48  // 69 x38y112 SB_BIG plane 3
12  // 70 x38y112 SB_BIG plane 3
00  // 71 x38y112 SB_DRIVE plane 4,3
41  // 72 x38y112 SB_BIG plane 4
10  // 73 x38y112 SB_BIG plane 4
00  // 74 x38y112 SB_BIG plane 5
06  // 75 x38y112 SB_BIG plane 5
00  // 76 x38y112 SB_DRIVE plane 6,5
58  // 77 x38y112 SB_BIG plane 6
26  // 78 x38y112 SB_BIG plane 6
48  // 79 x38y112 SB_BIG plane 7
12  // 80 x38y112 SB_BIG plane 7
00  // 81 x38y112 SB_DRIVE plane 8,7
48  // 82 x38y112 SB_BIG plane 8
12  // 83 x38y112 SB_BIG plane 8
00  // 84 x38y112 SB_BIG plane 9
60  // 85 x38y112 SB_BIG plane 9
00  // 86 x38y112 SB_DRIVE plane 10,9
00  // 87 x38y112 SB_BIG plane 10
00  // 88 x38y112 SB_BIG plane 10
00  // 89 x38y112 SB_BIG plane 11
00  // 90 x38y112 SB_BIG plane 11
00  // 91 x38y112 SB_DRIVE plane 12,11
00  // 92 x38y112 SB_BIG plane 12
00  // 93 x38y112 SB_BIG plane 12
00  // 94 x37y111 SB_SML plane 1
80  // 95 x37y111 SB_SML plane 2,1
28  // 96 x37y111 SB_SML plane 2
88  // 97 x37y111 SB_SML plane 3
22  // 98 x37y111 SB_SML plane 4,3
53  // 99 x37y111 SB_SML plane 4
00  // 100 x37y111 SB_SML plane 5
80  // 101 x37y111 SB_SML plane 6,5
2A  // 102 x37y111 SB_SML plane 6
A8  // 103 x37y111 SB_SML plane 7
82  // 104 x37y111 SB_SML plane 8,7
2A  // 105 x37y111 SB_SML plane 8
00  // 106 x37y111 SB_SML plane 9
00  // 107 x37y111 SB_SML plane 10,9
00  // 108 x37y111 SB_SML plane 10
00  // 109 x37y111 SB_SML plane 11
B0  // 110 x37y111 SB_SML plane 12,11
60  // 111 x37y111 SB_SML plane 12
25 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x39y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC40     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
38 // y_sel: 111
E4 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC48
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y111 CPE[0]
00  //  1 x39y111 CPE[1]
00  //  2 x39y111 CPE[2]
00  //  3 x39y111 CPE[3]
00  //  4 x39y111 CPE[4]
00  //  5 x39y111 CPE[5]
00  //  6 x39y111 CPE[6]
00  //  7 x39y111 CPE[7]
00  //  8 x39y111 CPE[8]
00  //  9 x39y111 CPE[9]
FF  // 10 x39y112 CPE[0]  _a333  C_////Bridge
FF  // 11 x39y112 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x39y112 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x39y112 CPE[3]
00  // 14 x39y112 CPE[4]
00  // 15 x39y112 CPE[5]
00  // 16 x39y112 CPE[6]
A3  // 17 x39y112 CPE[7]
00  // 18 x39y112 CPE[8]
00  // 19 x39y112 CPE[9]
0C  // 20 x40y111 CPE[0]  _a277  C_MX2b////    
00  // 21 x40y111 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 22 x40y111 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x40y111 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 24 x40y111 CPE[4]
00  // 25 x40y111 CPE[5]
00  // 26 x40y111 CPE[6]
18  // 27 x40y111 CPE[7]
00  // 28 x40y111 CPE[8]
00  // 29 x40y111 CPE[9]
35  // 30 x40y112 CPE[0]  _a83  C_MX4b////    
00  // 31 x40y112 CPE[1]  80'h00_0018_00_0040_0AB4_0035 modified with path inversions
B4  // 32 x40y112 CPE[2]  80'h00_0018_00_0040_0AB7_00C5 from netlist
0A  // 33 x40y112 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  // 34 x40y112 CPE[4]
00  // 35 x40y112 CPE[5]
00  // 36 x40y112 CPE[6]
18  // 37 x40y112 CPE[7]
00  // 38 x40y112 CPE[8]
00  // 39 x40y112 CPE[9]
04  // 40 x39y111 INMUX plane 2,1
00  // 41 x39y111 INMUX plane 4,3
00  // 42 x39y111 INMUX plane 6,5
00  // 43 x39y111 INMUX plane 8,7
00  // 44 x39y111 INMUX plane 10,9
00  // 45 x39y111 INMUX plane 12,11
00  // 46 x39y112 INMUX plane 2,1
00  // 47 x39y112 INMUX plane 4,3
08  // 48 x39y112 INMUX plane 6,5
20  // 49 x39y112 INMUX plane 8,7
28  // 50 x39y112 INMUX plane 10,9
01  // 51 x39y112 INMUX plane 12,11
38  // 52 x40y111 INMUX plane 2,1
00  // 53 x40y111 INMUX plane 4,3
15  // 54 x40y111 INMUX plane 6,5
21  // 55 x40y111 INMUX plane 8,7
10  // 56 x40y111 INMUX plane 10,9
00  // 57 x40y111 INMUX plane 12,11
04  // 58 x40y112 INMUX plane 2,1
38  // 59 x40y112 INMUX plane 4,3
1D  // 60 x40y112 INMUX plane 6,5
28  // 61 x40y112 INMUX plane 8,7
00  // 62 x40y112 INMUX plane 10,9
20  // 63 x40y112 INMUX plane 12,11
00  // 64 x39y111 SB_BIG plane 1
00  // 65 x39y111 SB_BIG plane 1
00  // 66 x39y111 SB_DRIVE plane 2,1
48  // 67 x39y111 SB_BIG plane 2
12  // 68 x39y111 SB_BIG plane 2
48  // 69 x39y111 SB_BIG plane 3
12  // 70 x39y111 SB_BIG plane 3
00  // 71 x39y111 SB_DRIVE plane 4,3
48  // 72 x39y111 SB_BIG plane 4
10  // 73 x39y111 SB_BIG plane 4
00  // 74 x39y111 SB_BIG plane 5
00  // 75 x39y111 SB_BIG plane 5
00  // 76 x39y111 SB_DRIVE plane 6,5
48  // 77 x39y111 SB_BIG plane 6
12  // 78 x39y111 SB_BIG plane 6
41  // 79 x39y111 SB_BIG plane 7
12  // 80 x39y111 SB_BIG plane 7
00  // 81 x39y111 SB_DRIVE plane 8,7
48  // 82 x39y111 SB_BIG plane 8
12  // 83 x39y111 SB_BIG plane 8
00  // 84 x39y111 SB_BIG plane 9
00  // 85 x39y111 SB_BIG plane 9
04  // 86 x39y111 SB_DRIVE plane 10,9
00  // 87 x39y111 SB_BIG plane 10
00  // 88 x39y111 SB_BIG plane 10
40  // 89 x39y111 SB_BIG plane 11
01  // 90 x39y111 SB_BIG plane 11
00  // 91 x39y111 SB_DRIVE plane 12,11
00  // 92 x39y111 SB_BIG plane 12
00  // 93 x39y111 SB_BIG plane 12
00  // 94 x40y112 SB_SML plane 1
80  // 95 x40y112 SB_SML plane 2,1
28  // 96 x40y112 SB_SML plane 2
B4  // 97 x40y112 SB_SML plane 3
85  // 98 x40y112 SB_SML plane 4,3
2A  // 99 x40y112 SB_SML plane 4
00  // 100 x40y112 SB_SML plane 5
40  // 101 x40y112 SB_SML plane 6,5
72  // 102 x40y112 SB_SML plane 6
A8  // 103 x40y112 SB_SML plane 7
82  // 104 x40y112 SB_SML plane 8,7
2A  // 105 x40y112 SB_SML plane 8
00  // 106 x40y112 SB_SML plane 9
00  // 107 x40y112 SB_SML plane 10,9
00  // 108 x40y112 SB_SML plane 10
00  // 109 x40y112 SB_SML plane 11
90  // 110 x40y112 SB_SML plane 12,11
01  // 111 x40y112 SB_SML plane 12
A1 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x41y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCBE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
38 // y_sel: 111
3C // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCC6
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x41y111 CPE[0]
00  //  1 x41y111 CPE[1]
00  //  2 x41y111 CPE[2]
00  //  3 x41y111 CPE[3]
00  //  4 x41y111 CPE[4]
00  //  5 x41y111 CPE[5]
00  //  6 x41y111 CPE[6]
00  //  7 x41y111 CPE[7]
00  //  8 x41y111 CPE[8]
00  //  9 x41y111 CPE[9]
FF  // 10 x41y112 CPE[0]  _a62  C_AND/D///    
11  // 11 x41y112 CPE[1]  80'h00_D500_00_0000_0C88_11FF modified with path inversions
88  // 12 x41y112 CPE[2]  80'h00_EA00_00_0000_0C88_24FF from netlist
0C  // 13 x41y112 CPE[3]      00_3F00_00_0000_0000_3500 difference
00  // 14 x41y112 CPE[4]
00  // 15 x41y112 CPE[5]
00  // 16 x41y112 CPE[6]
00  // 17 x41y112 CPE[7]
D5  // 18 x41y112 CPE[8]
00  // 19 x41y112 CPE[9]
00  // 20 x42y111 CPE[0]
00  // 21 x42y111 CPE[1]
00  // 22 x42y111 CPE[2]
00  // 23 x42y111 CPE[3]
00  // 24 x42y111 CPE[4]
00  // 25 x42y111 CPE[5]
00  // 26 x42y111 CPE[6]
00  // 27 x42y111 CPE[7]
00  // 28 x42y111 CPE[8]
00  // 29 x42y111 CPE[9]
FF  // 30 x42y112 CPE[0]  _a332  C_////Bridge
FF  // 31 x42y112 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x42y112 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x42y112 CPE[3]
00  // 34 x42y112 CPE[4]
00  // 35 x42y112 CPE[5]
00  // 36 x42y112 CPE[6]
A0  // 37 x42y112 CPE[7]
00  // 38 x42y112 CPE[8]
00  // 39 x42y112 CPE[9]
00  // 40 x41y111 INMUX plane 2,1
00  // 41 x41y111 INMUX plane 4,3
00  // 42 x41y111 INMUX plane 6,5
01  // 43 x41y111 INMUX plane 8,7
00  // 44 x41y111 INMUX plane 10,9
00  // 45 x41y111 INMUX plane 12,11
00  // 46 x41y112 INMUX plane 2,1
00  // 47 x41y112 INMUX plane 4,3
1A  // 48 x41y112 INMUX plane 6,5
22  // 49 x41y112 INMUX plane 8,7
1B  // 50 x41y112 INMUX plane 10,9
05  // 51 x41y112 INMUX plane 12,11
00  // 52 x42y111 INMUX plane 2,1
00  // 53 x42y111 INMUX plane 4,3
00  // 54 x42y111 INMUX plane 6,5
01  // 55 x42y111 INMUX plane 8,7
00  // 56 x42y111 INMUX plane 10,9
00  // 57 x42y111 INMUX plane 12,11
06  // 58 x42y112 INMUX plane 2,1
00  // 59 x42y112 INMUX plane 4,3
0B  // 60 x42y112 INMUX plane 6,5
00  // 61 x42y112 INMUX plane 8,7
00  // 62 x42y112 INMUX plane 10,9
08  // 63 x42y112 INMUX plane 12,11
00  // 64 x42y112 SB_BIG plane 1
00  // 65 x42y112 SB_BIG plane 1
00  // 66 x42y112 SB_DRIVE plane 2,1
48  // 67 x42y112 SB_BIG plane 2
12  // 68 x42y112 SB_BIG plane 2
03  // 69 x42y112 SB_BIG plane 3
42  // 70 x42y112 SB_BIG plane 3
04  // 71 x42y112 SB_DRIVE plane 4,3
48  // 72 x42y112 SB_BIG plane 4
12  // 73 x42y112 SB_BIG plane 4
03  // 74 x42y112 SB_BIG plane 5
42  // 75 x42y112 SB_BIG plane 5
00  // 76 x42y112 SB_DRIVE plane 6,5
48  // 77 x42y112 SB_BIG plane 6
12  // 78 x42y112 SB_BIG plane 6
46  // 79 x42y112 SB_BIG plane 7
04  // 80 x42y112 SB_BIG plane 7
00  // 81 x42y112 SB_DRIVE plane 8,7
48  // 82 x42y112 SB_BIG plane 8
12  // 83 x42y112 SB_BIG plane 8
00  // 84 x42y112 SB_BIG plane 9
00  // 85 x42y112 SB_BIG plane 9
00  // 86 x42y112 SB_DRIVE plane 10,9
03  // 87 x42y112 SB_BIG plane 10
20  // 88 x42y112 SB_BIG plane 10
40  // 89 x42y112 SB_BIG plane 11
01  // 90 x42y112 SB_BIG plane 11
00  // 91 x42y112 SB_DRIVE plane 12,11
00  // 92 x42y112 SB_BIG plane 12
00  // 93 x42y112 SB_BIG plane 12
00  // 94 x41y111 SB_SML plane 1
80  // 95 x41y111 SB_SML plane 2,1
28  // 96 x41y111 SB_SML plane 2
00  // 97 x41y111 SB_SML plane 3
80  // 98 x41y111 SB_SML plane 4,3
2A  // 99 x41y111 SB_SML plane 4
00  // 100 x41y111 SB_SML plane 5
80  // 101 x41y111 SB_SML plane 6,5
32  // 102 x41y111 SB_SML plane 6
10  // 103 x41y111 SB_SML plane 7
80  // 104 x41y111 SB_SML plane 8,7
28  // 105 x41y111 SB_SML plane 8
00  // 106 x41y111 SB_SML plane 9
40  // 107 x41y111 SB_SML plane 10,9
08  // 108 x41y111 SB_SML plane 10
9D // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x43y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD39     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
38 // y_sel: 111
54 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD41
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y111 CPE[0]
00  //  1 x43y111 CPE[1]
00  //  2 x43y111 CPE[2]
00  //  3 x43y111 CPE[3]
00  //  4 x43y111 CPE[4]
00  //  5 x43y111 CPE[5]
00  //  6 x43y111 CPE[6]
00  //  7 x43y111 CPE[7]
00  //  8 x43y111 CPE[8]
00  //  9 x43y111 CPE[9]
00  // 10 x43y112 CPE[0]
00  // 11 x43y112 CPE[1]
00  // 12 x43y112 CPE[2]
00  // 13 x43y112 CPE[3]
00  // 14 x43y112 CPE[4]
00  // 15 x43y112 CPE[5]
00  // 16 x43y112 CPE[6]
00  // 17 x43y112 CPE[7]
00  // 18 x43y112 CPE[8]
00  // 19 x43y112 CPE[9]
FF  // 20 x44y111 CPE[0]  _a308  C_////Bridge
FF  // 21 x44y111 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x44y111 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x44y111 CPE[3]
00  // 24 x44y111 CPE[4]
00  // 25 x44y111 CPE[5]
00  // 26 x44y111 CPE[6]
A0  // 27 x44y111 CPE[7]
00  // 28 x44y111 CPE[8]
00  // 29 x44y111 CPE[9]
00  // 30 x44y112 CPE[0]
00  // 31 x44y112 CPE[1]
00  // 32 x44y112 CPE[2]
00  // 33 x44y112 CPE[3]
00  // 34 x44y112 CPE[4]
00  // 35 x44y112 CPE[5]
00  // 36 x44y112 CPE[6]
00  // 37 x44y112 CPE[7]
00  // 38 x44y112 CPE[8]
00  // 39 x44y112 CPE[9]
00  // 40 x43y111 INMUX plane 2,1
00  // 41 x43y111 INMUX plane 4,3
00  // 42 x43y111 INMUX plane 6,5
01  // 43 x43y111 INMUX plane 8,7
00  // 44 x43y111 INMUX plane 10,9
00  // 45 x43y111 INMUX plane 12,11
00  // 46 x43y112 INMUX plane 2,1
00  // 47 x43y112 INMUX plane 4,3
00  // 48 x43y112 INMUX plane 6,5
00  // 49 x43y112 INMUX plane 8,7
00  // 50 x43y112 INMUX plane 10,9
00  // 51 x43y112 INMUX plane 12,11
06  // 52 x44y111 INMUX plane 2,1
00  // 53 x44y111 INMUX plane 4,3
05  // 54 x44y111 INMUX plane 6,5
00  // 55 x44y111 INMUX plane 8,7
01  // 56 x44y111 INMUX plane 10,9
00  // 57 x44y111 INMUX plane 12,11
00  // 58 x44y112 INMUX plane 2,1
00  // 59 x44y112 INMUX plane 4,3
00  // 60 x44y112 INMUX plane 6,5
00  // 61 x44y112 INMUX plane 8,7
00  // 62 x44y112 INMUX plane 10,9
00  // 63 x44y112 INMUX plane 12,11
00  // 64 x43y111 SB_BIG plane 1
00  // 65 x43y111 SB_BIG plane 1
00  // 66 x43y111 SB_DRIVE plane 2,1
00  // 67 x43y111 SB_BIG plane 2
00  // 68 x43y111 SB_BIG plane 2
48  // 69 x43y111 SB_BIG plane 3
12  // 70 x43y111 SB_BIG plane 3
00  // 71 x43y111 SB_DRIVE plane 4,3
00  // 72 x43y111 SB_BIG plane 4
00  // 73 x43y111 SB_BIG plane 4
00  // 74 x43y111 SB_BIG plane 5
00  // 75 x43y111 SB_BIG plane 5
00  // 76 x43y111 SB_DRIVE plane 6,5
00  // 77 x43y111 SB_BIG plane 6
0C  // 78 x43y111 SB_BIG plane 6
48  // 79 x43y111 SB_BIG plane 7
12  // 80 x43y111 SB_BIG plane 7
00  // 81 x43y111 SB_DRIVE plane 8,7
00  // 82 x43y111 SB_BIG plane 8
00  // 83 x43y111 SB_BIG plane 8
60  // 84 x43y111 SB_BIG plane 9
00  // 85 x43y111 SB_BIG plane 9
00  // 86 x43y111 SB_DRIVE plane 10,9
00  // 87 x43y111 SB_BIG plane 10
00  // 88 x43y111 SB_BIG plane 10
00  // 89 x43y111 SB_BIG plane 11
00  // 90 x43y111 SB_BIG plane 11
00  // 91 x43y111 SB_DRIVE plane 12,11
00  // 92 x43y111 SB_BIG plane 12
00  // 93 x43y111 SB_BIG plane 12
00  // 94 x44y112 SB_SML plane 1
00  // 95 x44y112 SB_SML plane 2,1
00  // 96 x44y112 SB_SML plane 2
A8  // 97 x44y112 SB_SML plane 3
02  // 98 x44y112 SB_SML plane 4,3
00  // 99 x44y112 SB_SML plane 4
00  // 100 x44y112 SB_SML plane 5
00  // 101 x44y112 SB_SML plane 6,5
00  // 102 x44y112 SB_SML plane 6
28  // 103 x44y112 SB_SML plane 7
02  // 104 x44y112 SB_SML plane 8,7
27 // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x27y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDB0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
39 // y_sel: 113
8C // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDB8
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x27y113 CPE[0]
00  //  1 x27y113 CPE[1]
00  //  2 x27y113 CPE[2]
00  //  3 x27y113 CPE[3]
00  //  4 x27y113 CPE[4]
00  //  5 x27y113 CPE[5]
00  //  6 x27y113 CPE[6]
00  //  7 x27y113 CPE[7]
00  //  8 x27y113 CPE[8]
00  //  9 x27y113 CPE[9]
00  // 10 x27y114 CPE[0]
00  // 11 x27y114 CPE[1]
00  // 12 x27y114 CPE[2]
00  // 13 x27y114 CPE[3]
00  // 14 x27y114 CPE[4]
00  // 15 x27y114 CPE[5]
00  // 16 x27y114 CPE[6]
00  // 17 x27y114 CPE[7]
00  // 18 x27y114 CPE[8]
00  // 19 x27y114 CPE[9]
30  // 20 x28y113 CPE[0]  _a278  C_MX2b////    
00  // 21 x28y113 CPE[1]  80'h00_0018_00_0040_0A54_0030 modified with path inversions
54  // 22 x28y113 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  // 23 x28y113 CPE[3]      00_0000_00_0000_0004_00F0 difference
40  // 24 x28y113 CPE[4]
00  // 25 x28y113 CPE[5]
00  // 26 x28y113 CPE[6]
18  // 27 x28y113 CPE[7]
00  // 28 x28y113 CPE[8]
00  // 29 x28y113 CPE[9]
00  // 30 x28y114 CPE[0]
00  // 31 x28y114 CPE[1]
00  // 32 x28y114 CPE[2]
00  // 33 x28y114 CPE[3]
00  // 34 x28y114 CPE[4]
00  // 35 x28y114 CPE[5]
00  // 36 x28y114 CPE[6]
00  // 37 x28y114 CPE[7]
00  // 38 x28y114 CPE[8]
00  // 39 x28y114 CPE[9]
00  // 40 x27y113 INMUX plane 2,1
00  // 41 x27y113 INMUX plane 4,3
00  // 42 x27y113 INMUX plane 6,5
00  // 43 x27y113 INMUX plane 8,7
00  // 44 x27y113 INMUX plane 10,9
00  // 45 x27y113 INMUX plane 12,11
00  // 46 x27y114 INMUX plane 2,1
00  // 47 x27y114 INMUX plane 4,3
00  // 48 x27y114 INMUX plane 6,5
00  // 49 x27y114 INMUX plane 8,7
00  // 50 x27y114 INMUX plane 10,9
00  // 51 x27y114 INMUX plane 12,11
00  // 52 x28y113 INMUX plane 2,1
2C  // 53 x28y113 INMUX plane 4,3
03  // 54 x28y113 INMUX plane 6,5
06  // 55 x28y113 INMUX plane 8,7
00  // 56 x28y113 INMUX plane 10,9
00  // 57 x28y113 INMUX plane 12,11
00  // 58 x28y114 INMUX plane 2,1
00  // 59 x28y114 INMUX plane 4,3
00  // 60 x28y114 INMUX plane 6,5
00  // 61 x28y114 INMUX plane 8,7
00  // 62 x28y114 INMUX plane 10,9
00  // 63 x28y114 INMUX plane 12,11
00  // 64 x28y114 SB_BIG plane 1
00  // 65 x28y114 SB_BIG plane 1
00  // 66 x28y114 SB_DRIVE plane 2,1
00  // 67 x28y114 SB_BIG plane 2
00  // 68 x28y114 SB_BIG plane 2
48  // 69 x28y114 SB_BIG plane 3
12  // 70 x28y114 SB_BIG plane 3
00  // 71 x28y114 SB_DRIVE plane 4,3
00  // 72 x28y114 SB_BIG plane 4
00  // 73 x28y114 SB_BIG plane 4
00  // 74 x28y114 SB_BIG plane 5
30  // 75 x28y114 SB_BIG plane 5
00  // 76 x28y114 SB_DRIVE plane 6,5
00  // 77 x28y114 SB_BIG plane 6
00  // 78 x28y114 SB_BIG plane 6
56  // 79 x28y114 SB_BIG plane 7
24  // 80 x28y114 SB_BIG plane 7
00  // 81 x28y114 SB_DRIVE plane 8,7
00  // 82 x28y114 SB_BIG plane 8
00  // 83 x28y114 SB_BIG plane 8
00  // 84 x28y114 SB_BIG plane 9
00  // 85 x28y114 SB_BIG plane 9
00  // 86 x28y114 SB_DRIVE plane 10,9
00  // 87 x28y114 SB_BIG plane 10
00  // 88 x28y114 SB_BIG plane 10
00  // 89 x28y114 SB_BIG plane 11
00  // 90 x28y114 SB_BIG plane 11
00  // 91 x28y114 SB_DRIVE plane 12,11
00  // 92 x28y114 SB_BIG plane 12
00  // 93 x28y114 SB_BIG plane 12
00  // 94 x27y113 SB_SML plane 1
00  // 95 x27y113 SB_SML plane 2,1
00  // 96 x27y113 SB_SML plane 2
A8  // 97 x27y113 SB_SML plane 3
02  // 98 x27y113 SB_SML plane 4,3
00  // 99 x27y113 SB_SML plane 4
00  // 100 x27y113 SB_SML plane 5
00  // 101 x27y113 SB_SML plane 6,5
00  // 102 x27y113 SB_SML plane 6
40  // 103 x27y113 SB_SML plane 7
05  // 104 x27y113 SB_SML plane 8,7
EB // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x29y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE27     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
39 // y_sel: 113
54 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE2F
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y113 CPE[0]
00  //  1 x29y113 CPE[1]
00  //  2 x29y113 CPE[2]
00  //  3 x29y113 CPE[3]
00  //  4 x29y113 CPE[4]
00  //  5 x29y113 CPE[5]
00  //  6 x29y113 CPE[6]
00  //  7 x29y113 CPE[7]
00  //  8 x29y113 CPE[8]
00  //  9 x29y113 CPE[9]
00  // 10 x29y114 CPE[0]
00  // 11 x29y114 CPE[1]
00  // 12 x29y114 CPE[2]
00  // 13 x29y114 CPE[3]
00  // 14 x29y114 CPE[4]
00  // 15 x29y114 CPE[5]
00  // 16 x29y114 CPE[6]
00  // 17 x29y114 CPE[7]
00  // 18 x29y114 CPE[8]
00  // 19 x29y114 CPE[9]
AF  // 20 x30y113 CPE[0]  _a175  C_///AND/D
FF  // 21 x30y113 CPE[1]  80'h00_ED00_80_0000_0C08_FFAF modified with path inversions
08  // 22 x30y113 CPE[2]  80'h00_EE00_80_0000_0C08_FFAF from netlist
0C  // 23 x30y113 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x30y113 CPE[4]
00  // 25 x30y113 CPE[5]
80  // 26 x30y113 CPE[6]
00  // 27 x30y113 CPE[7]
ED  // 28 x30y113 CPE[8]
00  // 29 x30y113 CPE[9]
00  // 30 x30y114 CPE[0]
00  // 31 x30y114 CPE[1]
00  // 32 x30y114 CPE[2]
00  // 33 x30y114 CPE[3]
00  // 34 x30y114 CPE[4]
00  // 35 x30y114 CPE[5]
00  // 36 x30y114 CPE[6]
00  // 37 x30y114 CPE[7]
00  // 38 x30y114 CPE[8]
00  // 39 x30y114 CPE[9]
00  // 40 x29y113 INMUX plane 2,1
00  // 41 x29y113 INMUX plane 4,3
00  // 42 x29y113 INMUX plane 6,5
01  // 43 x29y113 INMUX plane 8,7
00  // 44 x29y113 INMUX plane 10,9
00  // 45 x29y113 INMUX plane 12,11
00  // 46 x29y114 INMUX plane 2,1
28  // 47 x29y114 INMUX plane 4,3
00  // 48 x29y114 INMUX plane 6,5
00  // 49 x29y114 INMUX plane 8,7
00  // 50 x29y114 INMUX plane 10,9
00  // 51 x29y114 INMUX plane 12,11
00  // 52 x30y113 INMUX plane 2,1
15  // 53 x30y113 INMUX plane 4,3
00  // 54 x30y113 INMUX plane 6,5
08  // 55 x30y113 INMUX plane 8,7
03  // 56 x30y113 INMUX plane 10,9
05  // 57 x30y113 INMUX plane 12,11
00  // 58 x30y114 INMUX plane 2,1
00  // 59 x30y114 INMUX plane 4,3
00  // 60 x30y114 INMUX plane 6,5
00  // 61 x30y114 INMUX plane 8,7
00  // 62 x30y114 INMUX plane 10,9
00  // 63 x30y114 INMUX plane 12,11
00  // 64 x29y113 SB_BIG plane 1
00  // 65 x29y113 SB_BIG plane 1
00  // 66 x29y113 SB_DRIVE plane 2,1
00  // 67 x29y113 SB_BIG plane 2
00  // 68 x29y113 SB_BIG plane 2
41  // 69 x29y113 SB_BIG plane 3
12  // 70 x29y113 SB_BIG plane 3
10  // 71 x29y113 SB_DRIVE plane 4,3
0B  // 72 x29y113 SB_BIG plane 4
30  // 73 x29y113 SB_BIG plane 4
00  // 74 x29y113 SB_BIG plane 5
00  // 75 x29y113 SB_BIG plane 5
00  // 76 x29y113 SB_DRIVE plane 6,5
00  // 77 x29y113 SB_BIG plane 6
00  // 78 x29y113 SB_BIG plane 6
48  // 79 x29y113 SB_BIG plane 7
12  // 80 x29y113 SB_BIG plane 7
10  // 81 x29y113 SB_DRIVE plane 8,7
0B  // 82 x29y113 SB_BIG plane 8
30  // 83 x29y113 SB_BIG plane 8
00  // 84 x29y113 SB_BIG plane 9
00  // 85 x29y113 SB_BIG plane 9
00  // 86 x29y113 SB_DRIVE plane 10,9
00  // 87 x29y113 SB_BIG plane 10
00  // 88 x29y113 SB_BIG plane 10
00  // 89 x29y113 SB_BIG plane 11
00  // 90 x29y113 SB_BIG plane 11
00  // 91 x29y113 SB_DRIVE plane 12,11
00  // 92 x29y113 SB_BIG plane 12
00  // 93 x29y113 SB_BIG plane 12
82  // 94 x30y114 SB_SML plane 1
01  // 95 x30y114 SB_SML plane 2,1
00  // 96 x30y114 SB_SML plane 2
A8  // 97 x30y114 SB_SML plane 3
02  // 98 x30y114 SB_SML plane 4,3
00  // 99 x30y114 SB_SML plane 4
00  // 100 x30y114 SB_SML plane 5
00  // 101 x30y114 SB_SML plane 6,5
00  // 102 x30y114 SB_SML plane 6
A8  // 103 x30y114 SB_SML plane 7
02  // 104 x30y114 SB_SML plane 8,7
00  // 105 x30y114 SB_SML plane 8
00  // 106 x30y114 SB_SML plane 9
04  // 107 x30y114 SB_SML plane 10,9
76 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x31y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CEA1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
39 // y_sel: 113
0D // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CEA9
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y113 CPE[0]
00  //  1 x31y113 CPE[1]
00  //  2 x31y113 CPE[2]
00  //  3 x31y113 CPE[3]
00  //  4 x31y113 CPE[4]
00  //  5 x31y113 CPE[5]
00  //  6 x31y113 CPE[6]
00  //  7 x31y113 CPE[7]
00  //  8 x31y113 CPE[8]
00  //  9 x31y113 CPE[9]
FF  // 10 x31y114 CPE[0]  _a283  C_AND////    
CC  // 11 x31y114 CPE[1]  80'h00_0018_00_0000_0C88_CCFF modified with path inversions
88  // 12 x31y114 CPE[2]  80'h00_0018_00_0000_0C88_33FF from netlist
0C  // 13 x31y114 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x31y114 CPE[4]
00  // 15 x31y114 CPE[5]
00  // 16 x31y114 CPE[6]
18  // 17 x31y114 CPE[7]
00  // 18 x31y114 CPE[8]
00  // 19 x31y114 CPE[9]
00  // 20 x32y113 CPE[0]
00  // 21 x32y113 CPE[1]
00  // 22 x32y113 CPE[2]
00  // 23 x32y113 CPE[3]
00  // 24 x32y113 CPE[4]
00  // 25 x32y113 CPE[5]
00  // 26 x32y113 CPE[6]
00  // 27 x32y113 CPE[7]
00  // 28 x32y113 CPE[8]
00  // 29 x32y113 CPE[9]
35  // 30 x32y114 CPE[0]  _a90  C_MX4b////    
00  // 31 x32y114 CPE[1]  80'h00_0018_00_0040_0AC8_0035 modified with path inversions
C8  // 32 x32y114 CPE[2]  80'h00_0018_00_0040_0AC8_003A from netlist
0A  // 33 x32y114 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x32y114 CPE[4]
00  // 35 x32y114 CPE[5]
00  // 36 x32y114 CPE[6]
18  // 37 x32y114 CPE[7]
00  // 38 x32y114 CPE[8]
00  // 39 x32y114 CPE[9]
00  // 40 x31y113 INMUX plane 2,1
23  // 41 x31y113 INMUX plane 4,3
00  // 42 x31y113 INMUX plane 6,5
08  // 43 x31y113 INMUX plane 8,7
00  // 44 x31y113 INMUX plane 10,9
00  // 45 x31y113 INMUX plane 12,11
00  // 46 x31y114 INMUX plane 2,1
25  // 47 x31y114 INMUX plane 4,3
10  // 48 x31y114 INMUX plane 6,5
28  // 49 x31y114 INMUX plane 8,7
00  // 50 x31y114 INMUX plane 10,9
01  // 51 x31y114 INMUX plane 12,11
0B  // 52 x32y113 INMUX plane 2,1
00  // 53 x32y113 INMUX plane 4,3
00  // 54 x32y113 INMUX plane 6,5
00  // 55 x32y113 INMUX plane 8,7
01  // 56 x32y113 INMUX plane 10,9
00  // 57 x32y113 INMUX plane 12,11
05  // 58 x32y114 INMUX plane 2,1
20  // 59 x32y114 INMUX plane 4,3
00  // 60 x32y114 INMUX plane 6,5
DF  // 61 x32y114 INMUX plane 8,7
00  // 62 x32y114 INMUX plane 10,9
01  // 63 x32y114 INMUX plane 12,11
00  // 64 x32y114 SB_BIG plane 1
40  // 65 x32y114 SB_BIG plane 1
00  // 66 x32y114 SB_DRIVE plane 2,1
48  // 67 x32y114 SB_BIG plane 2
12  // 68 x32y114 SB_BIG plane 2
C9  // 69 x32y114 SB_BIG plane 3
00  // 70 x32y114 SB_BIG plane 3
00  // 71 x32y114 SB_DRIVE plane 4,3
88  // 72 x32y114 SB_BIG plane 4
12  // 73 x32y114 SB_BIG plane 4
0C  // 74 x32y114 SB_BIG plane 5
00  // 75 x32y114 SB_BIG plane 5
01  // 76 x32y114 SB_DRIVE plane 6,5
48  // 77 x32y114 SB_BIG plane 6
16  // 78 x32y114 SB_BIG plane 6
00  // 79 x32y114 SB_BIG plane 7
00  // 80 x32y114 SB_BIG plane 7
00  // 81 x32y114 SB_DRIVE plane 8,7
48  // 82 x32y114 SB_BIG plane 8
12  // 83 x32y114 SB_BIG plane 8
03  // 84 x32y114 SB_BIG plane 9
60  // 85 x32y114 SB_BIG plane 9
00  // 86 x32y114 SB_DRIVE plane 10,9
00  // 87 x32y114 SB_BIG plane 10
00  // 88 x32y114 SB_BIG plane 10
00  // 89 x32y114 SB_BIG plane 11
00  // 90 x32y114 SB_BIG plane 11
00  // 91 x32y114 SB_DRIVE plane 12,11
02  // 92 x32y114 SB_BIG plane 12
14  // 93 x32y114 SB_BIG plane 12
00  // 94 x31y113 SB_SML plane 1
10  // 95 x31y113 SB_SML plane 2,1
2A  // 96 x31y113 SB_SML plane 2
12  // 97 x31y113 SB_SML plane 3
83  // 98 x31y113 SB_SML plane 4,3
3A  // 99 x31y113 SB_SML plane 4
00  // 100 x31y113 SB_SML plane 5
80  // 101 x31y113 SB_SML plane 6,5
2A  // 102 x31y113 SB_SML plane 6
00  // 103 x31y113 SB_SML plane 7
A0  // 104 x31y113 SB_SML plane 8,7
35  // 105 x31y113 SB_SML plane 8
0C  // 106 x31y113 SB_SML plane 9
00  // 107 x31y113 SB_SML plane 10,9
00  // 108 x31y113 SB_SML plane 10
40  // 109 x31y113 SB_SML plane 11
52 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x33y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF1D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
39 // y_sel: 113
D5 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF25
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
FF  //  0 x33y113 CPE[0]  _a173  C_AND/D///    
3F  //  1 x33y113 CPE[1]  80'h00_ED00_00_0000_0C88_3FFF modified with path inversions
88  //  2 x33y113 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  //  3 x33y113 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x33y113 CPE[4]
00  //  5 x33y113 CPE[5]
00  //  6 x33y113 CPE[6]
00  //  7 x33y113 CPE[7]
ED  //  8 x33y113 CPE[8]
00  //  9 x33y113 CPE[9]
00  // 10 x33y114 CPE[0]
00  // 11 x33y114 CPE[1]
00  // 12 x33y114 CPE[2]
00  // 13 x33y114 CPE[3]
00  // 14 x33y114 CPE[4]
00  // 15 x33y114 CPE[5]
00  // 16 x33y114 CPE[6]
00  // 17 x33y114 CPE[7]
00  // 18 x33y114 CPE[8]
00  // 19 x33y114 CPE[9]
50  // 20 x34y113 CPE[0]  net1 = net2: _a144  C_ADDF2/D//ADDF2/
A0  // 21 x34y113 CPE[1]  80'h00_DD60_00_0020_0C66_A050 modified with path inversions
66  // 22 x34y113 CPE[2]  80'h00_EE60_00_0020_0C66_A0A0 from netlist
0C  // 23 x34y113 CPE[3]      00_3300_00_0000_0000_00F0 difference
20  // 24 x34y113 CPE[4]
00  // 25 x34y113 CPE[5]
00  // 26 x34y113 CPE[6]
60  // 27 x34y113 CPE[7]
DD  // 28 x34y113 CPE[8]
00  // 29 x34y113 CPE[9]
05  // 30 x34y114 CPE[0]  net1 = net2: _a146  C_ADDF2/D//ADDF2/
30  // 31 x34y114 CPE[1]  80'h00_DE60_00_0020_0C66_3005 modified with path inversions
66  // 32 x34y114 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x34y114 CPE[3]      00_3000_00_0000_0000_F00F difference
20  // 34 x34y114 CPE[4]
00  // 35 x34y114 CPE[5]
00  // 36 x34y114 CPE[6]
60  // 37 x34y114 CPE[7]
DE  // 38 x34y114 CPE[8]
00  // 39 x34y114 CPE[9]
08  // 40 x33y113 INMUX plane 2,1
11  // 41 x33y113 INMUX plane 4,3
05  // 42 x33y113 INMUX plane 6,5
20  // 43 x33y113 INMUX plane 8,7
00  // 44 x33y113 INMUX plane 10,9
25  // 45 x33y113 INMUX plane 12,11
00  // 46 x33y114 INMUX plane 2,1
04  // 47 x33y114 INMUX plane 4,3
01  // 48 x33y114 INMUX plane 6,5
00  // 49 x33y114 INMUX plane 8,7
08  // 50 x33y114 INMUX plane 10,9
00  // 51 x33y114 INMUX plane 12,11
04  // 52 x34y113 INMUX plane 2,1
04  // 53 x34y113 INMUX plane 4,3
00  // 54 x34y113 INMUX plane 6,5
40  // 55 x34y113 INMUX plane 8,7
03  // 56 x34y113 INMUX plane 10,9
45  // 57 x34y113 INMUX plane 12,11
05  // 58 x34y114 INMUX plane 2,1
21  // 59 x34y114 INMUX plane 4,3
02  // 60 x34y114 INMUX plane 6,5
78  // 61 x34y114 INMUX plane 8,7
0B  // 62 x34y114 INMUX plane 10,9
E5  // 63 x34y114 INMUX plane 12,11
48  // 64 x33y113 SB_BIG plane 1
12  // 65 x33y113 SB_BIG plane 1
00  // 66 x33y113 SB_DRIVE plane 2,1
11  // 67 x33y113 SB_BIG plane 2
00  // 68 x33y113 SB_BIG plane 2
48  // 69 x33y113 SB_BIG plane 3
10  // 70 x33y113 SB_BIG plane 3
00  // 71 x33y113 SB_DRIVE plane 4,3
48  // 72 x33y113 SB_BIG plane 4
42  // 73 x33y113 SB_BIG plane 4
48  // 74 x33y113 SB_BIG plane 5
12  // 75 x33y113 SB_BIG plane 5
00  // 76 x33y113 SB_DRIVE plane 6,5
00  // 77 x33y113 SB_BIG plane 6
00  // 78 x33y113 SB_BIG plane 6
41  // 79 x33y113 SB_BIG plane 7
12  // 80 x33y113 SB_BIG plane 7
00  // 81 x33y113 SB_DRIVE plane 8,7
48  // 82 x33y113 SB_BIG plane 8
10  // 83 x33y113 SB_BIG plane 8
00  // 84 x33y113 SB_BIG plane 9
00  // 85 x33y113 SB_BIG plane 9
00  // 86 x33y113 SB_DRIVE plane 10,9
00  // 87 x33y113 SB_BIG plane 10
00  // 88 x33y113 SB_BIG plane 10
00  // 89 x33y113 SB_BIG plane 11
00  // 90 x33y113 SB_BIG plane 11
00  // 91 x33y113 SB_DRIVE plane 12,11
00  // 92 x33y113 SB_BIG plane 12
00  // 93 x33y113 SB_BIG plane 12
A1  // 94 x34y114 SB_SML plane 1
03  // 95 x34y114 SB_SML plane 2,1
00  // 96 x34y114 SB_SML plane 2
B1  // 97 x34y114 SB_SML plane 3
82  // 98 x34y114 SB_SML plane 4,3
2A  // 99 x34y114 SB_SML plane 4
A8  // 100 x34y114 SB_SML plane 5
02  // 101 x34y114 SB_SML plane 6,5
00  // 102 x34y114 SB_SML plane 6
A8  // 103 x34y114 SB_SML plane 7
92  // 104 x34y114 SB_SML plane 8,7
54  // 105 x34y114 SB_SML plane 8
00  // 106 x34y114 SB_SML plane 9
04  // 107 x34y114 SB_SML plane 10,9
C9 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x35y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF97     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
39 // y_sel: 113
BD // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF9F
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x35y113 CPE[0]
00  //  1 x35y113 CPE[1]
00  //  2 x35y113 CPE[2]
00  //  3 x35y113 CPE[3]
00  //  4 x35y113 CPE[4]
00  //  5 x35y113 CPE[5]
00  //  6 x35y113 CPE[6]
00  //  7 x35y113 CPE[7]
00  //  8 x35y113 CPE[8]
00  //  9 x35y113 CPE[9]
35  // 10 x35y114 CPE[0]  _a70  C_MX4b////    
00  // 11 x35y114 CPE[1]  80'h00_0018_00_0040_0A37_0035 modified with path inversions
37  // 12 x35y114 CPE[2]  80'h00_0018_00_0040_0A36_00CA from netlist
0A  // 13 x35y114 CPE[3]      00_0000_00_0000_0001_00FF difference
40  // 14 x35y114 CPE[4]
00  // 15 x35y114 CPE[5]
00  // 16 x35y114 CPE[6]
18  // 17 x35y114 CPE[7]
00  // 18 x35y114 CPE[8]
00  // 19 x35y114 CPE[9]
00  // 20 x36y113 CPE[0]  net1 = net2: _a22  C_MX4a////D
CA  // 21 x36y113 CPE[1]  80'h00_E518_00_0040_0C42_CA00 modified with path inversions
42  // 22 x36y113 CPE[2]  80'h00_EA18_00_0040_0C62_CA00 from netlist
0C  // 23 x36y113 CPE[3]      00_0F00_00_0000_0020_0000 difference
40  // 24 x36y113 CPE[4]
00  // 25 x36y113 CPE[5]
00  // 26 x36y113 CPE[6]
18  // 27 x36y113 CPE[7]
E5  // 28 x36y113 CPE[8]
00  // 29 x36y113 CPE[9]
CC  // 30 x36y114 CPE[0]  net1 = net2: _a284  C_AND///AND/
5C  // 31 x36y114 CPE[1]  80'h00_0078_00_0000_0C88_5CCC modified with path inversions
88  // 32 x36y114 CPE[2]  80'h00_0078_00_0000_0C88_AC3C from netlist
0C  // 33 x36y114 CPE[3]      00_0000_00_0000_0000_F0F0 difference
00  // 34 x36y114 CPE[4]
00  // 35 x36y114 CPE[5]
00  // 36 x36y114 CPE[6]
78  // 37 x36y114 CPE[7]
00  // 38 x36y114 CPE[8]
00  // 39 x36y114 CPE[9]
18  // 40 x35y113 INMUX plane 2,1
05  // 41 x35y113 INMUX plane 4,3
03  // 42 x35y113 INMUX plane 6,5
29  // 43 x35y113 INMUX plane 8,7
00  // 44 x35y113 INMUX plane 10,9
01  // 45 x35y113 INMUX plane 12,11
04  // 46 x35y114 INMUX plane 2,1
32  // 47 x35y114 INMUX plane 4,3
2D  // 48 x35y114 INMUX plane 6,5
28  // 49 x35y114 INMUX plane 8,7
00  // 50 x35y114 INMUX plane 10,9
01  // 51 x35y114 INMUX plane 12,11
30  // 52 x36y113 INMUX plane 2,1
10  // 53 x36y113 INMUX plane 4,3
1D  // 54 x36y113 INMUX plane 6,5
2A  // 55 x36y113 INMUX plane 8,7
2B  // 56 x36y113 INMUX plane 10,9
04  // 57 x36y113 INMUX plane 12,11
21  // 58 x36y114 INMUX plane 2,1
18  // 59 x36y114 INMUX plane 4,3
3C  // 60 x36y114 INMUX plane 6,5
01  // 61 x36y114 INMUX plane 8,7
A8  // 62 x36y114 INMUX plane 10,9
00  // 63 x36y114 INMUX plane 12,11
50  // 64 x36y114 SB_BIG plane 1
00  // 65 x36y114 SB_BIG plane 1
00  // 66 x36y114 SB_DRIVE plane 2,1
48  // 67 x36y114 SB_BIG plane 2
12  // 68 x36y114 SB_BIG plane 2
08  // 69 x36y114 SB_BIG plane 3
12  // 70 x36y114 SB_BIG plane 3
00  // 71 x36y114 SB_DRIVE plane 4,3
41  // 72 x36y114 SB_BIG plane 4
12  // 73 x36y114 SB_BIG plane 4
44  // 74 x36y114 SB_BIG plane 5
02  // 75 x36y114 SB_BIG plane 5
00  // 76 x36y114 SB_DRIVE plane 6,5
83  // 77 x36y114 SB_BIG plane 6
32  // 78 x36y114 SB_BIG plane 6
48  // 79 x36y114 SB_BIG plane 7
12  // 80 x36y114 SB_BIG plane 7
00  // 81 x36y114 SB_DRIVE plane 8,7
41  // 82 x36y114 SB_BIG plane 8
12  // 83 x36y114 SB_BIG plane 8
00  // 84 x36y114 SB_BIG plane 9
60  // 85 x36y114 SB_BIG plane 9
00  // 86 x36y114 SB_DRIVE plane 10,9
58  // 87 x36y114 SB_BIG plane 10
00  // 88 x36y114 SB_BIG plane 10
00  // 89 x36y114 SB_BIG plane 11
00  // 90 x36y114 SB_BIG plane 11
00  // 91 x36y114 SB_DRIVE plane 12,11
0B  // 92 x36y114 SB_BIG plane 12
20  // 93 x36y114 SB_BIG plane 12
00  // 94 x35y113 SB_SML plane 1
80  // 95 x35y113 SB_SML plane 2,1
2A  // 96 x35y113 SB_SML plane 2
36  // 97 x35y113 SB_SML plane 3
85  // 98 x35y113 SB_SML plane 4,3
32  // 99 x35y113 SB_SML plane 4
00  // 100 x35y113 SB_SML plane 5
80  // 101 x35y113 SB_SML plane 6,5
2A  // 102 x35y113 SB_SML plane 6
82  // 103 x35y113 SB_SML plane 7
86  // 104 x35y113 SB_SML plane 8,7
6A  // 105 x35y113 SB_SML plane 8
00  // 106 x35y113 SB_SML plane 9
06  // 107 x35y113 SB_SML plane 10,9
60  // 108 x35y113 SB_SML plane 10
40  // 109 x35y113 SB_SML plane 11
E0  // 110 x35y113 SB_SML plane 12,11
5B // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x37y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D014     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
39 // y_sel: 113
65 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D01C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y113 CPE[0]  _a65  C_MX4a////    
33  //  1 x37y113 CPE[1]  80'h00_0018_00_0040_0C79_3300 modified with path inversions
79  //  2 x37y113 CPE[2]  80'h00_0018_00_0040_0C79_CC00 from netlist
0C  //  3 x37y113 CPE[3]      00_0000_00_0000_0000_FF00 difference
40  //  4 x37y113 CPE[4]
00  //  5 x37y113 CPE[5]
00  //  6 x37y113 CPE[6]
18  //  7 x37y113 CPE[7]
00  //  8 x37y113 CPE[8]
00  //  9 x37y113 CPE[9]
D3  // 10 x37y114 CPE[0]  _a81  C_ORAND////    
F3  // 11 x37y114 CPE[1]  80'h00_0018_00_0000_0888_F3D3 modified with path inversions
88  // 12 x37y114 CPE[2]  80'h00_0018_00_0000_0888_FCE3 from netlist
08  // 13 x37y114 CPE[3]      00_0000_00_0000_0000_0F30 difference
00  // 14 x37y114 CPE[4]
00  // 15 x37y114 CPE[5]
00  // 16 x37y114 CPE[6]
18  // 17 x37y114 CPE[7]
00  // 18 x37y114 CPE[8]
00  // 19 x37y114 CPE[9]
FF  // 20 x38y113 CPE[0]  _a260  C_/C_0_1///    
FF  // 21 x38y113 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x38y113 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 23 x38y113 CPE[3]
00  // 24 x38y113 CPE[4]
08  // 25 x38y113 CPE[5]
12  // 26 x38y113 CPE[6]
00  // 27 x38y113 CPE[7]
3F  // 28 x38y113 CPE[8]
00  // 29 x38y113 CPE[9]
FC  // 30 x38y114 CPE[0]  net1 = net2: _a159  C_ADDF2///ADDF2/
53  // 31 x38y114 CPE[1]  80'h00_0078_00_0020_0C66_53FC modified with path inversions
66  // 32 x38y114 CPE[2]  80'h00_0078_00_0020_0C66_ACFC from netlist
0C  // 33 x38y114 CPE[3]      00_0000_00_0000_0000_FF00 difference
20  // 34 x38y114 CPE[4]
00  // 35 x38y114 CPE[5]
00  // 36 x38y114 CPE[6]
78  // 37 x38y114 CPE[7]
00  // 38 x38y114 CPE[8]
00  // 39 x38y114 CPE[9]
1E  // 40 x37y113 INMUX plane 2,1
21  // 41 x37y113 INMUX plane 4,3
23  // 42 x37y113 INMUX plane 6,5
19  // 43 x37y113 INMUX plane 8,7
00  // 44 x37y113 INMUX plane 10,9
0D  // 45 x37y113 INMUX plane 12,11
11  // 46 x37y114 INMUX plane 2,1
0D  // 47 x37y114 INMUX plane 4,3
2B  // 48 x37y114 INMUX plane 6,5
18  // 49 x37y114 INMUX plane 8,7
28  // 50 x37y114 INMUX plane 10,9
20  // 51 x37y114 INMUX plane 12,11
00  // 52 x38y113 INMUX plane 2,1
0C  // 53 x38y113 INMUX plane 4,3
01  // 54 x38y113 INMUX plane 6,5
41  // 55 x38y113 INMUX plane 8,7
18  // 56 x38y113 INMUX plane 10,9
00  // 57 x38y113 INMUX plane 12,11
21  // 58 x38y114 INMUX plane 2,1
08  // 59 x38y114 INMUX plane 4,3
18  // 60 x38y114 INMUX plane 6,5
0D  // 61 x38y114 INMUX plane 8,7
08  // 62 x38y114 INMUX plane 10,9
CB  // 63 x38y114 INMUX plane 12,11
48  // 64 x37y113 SB_BIG plane 1
12  // 65 x37y113 SB_BIG plane 1
00  // 66 x37y113 SB_DRIVE plane 2,1
59  // 67 x37y113 SB_BIG plane 2
12  // 68 x37y113 SB_BIG plane 2
48  // 69 x37y113 SB_BIG plane 3
12  // 70 x37y113 SB_BIG plane 3
00  // 71 x37y113 SB_DRIVE plane 4,3
83  // 72 x37y113 SB_BIG plane 4
10  // 73 x37y113 SB_BIG plane 4
0B  // 74 x37y113 SB_BIG plane 5
34  // 75 x37y113 SB_BIG plane 5
01  // 76 x37y113 SB_DRIVE plane 6,5
56  // 77 x37y113 SB_BIG plane 6
24  // 78 x37y113 SB_BIG plane 6
90  // 79 x37y113 SB_BIG plane 7
64  // 80 x37y113 SB_BIG plane 7
20  // 81 x37y113 SB_DRIVE plane 8,7
08  // 82 x37y113 SB_BIG plane 8
32  // 83 x37y113 SB_BIG plane 8
48  // 84 x37y113 SB_BIG plane 9
12  // 85 x37y113 SB_BIG plane 9
00  // 86 x37y113 SB_DRIVE plane 10,9
08  // 87 x37y113 SB_BIG plane 10
12  // 88 x37y113 SB_BIG plane 10
48  // 89 x37y113 SB_BIG plane 11
12  // 90 x37y113 SB_BIG plane 11
00  // 91 x37y113 SB_DRIVE plane 12,11
5A  // 92 x37y113 SB_BIG plane 12
44  // 93 x37y113 SB_BIG plane 12
28  // 94 x38y114 SB_SML plane 1
B2  // 95 x38y114 SB_SML plane 2,1
74  // 96 x38y114 SB_SML plane 2
34  // 97 x38y114 SB_SML plane 3
11  // 98 x38y114 SB_SML plane 4,3
2A  // 99 x38y114 SB_SML plane 4
D2  // 100 x38y114 SB_SML plane 5
85  // 101 x38y114 SB_SML plane 6,5
2C  // 102 x38y114 SB_SML plane 6
A8  // 103 x38y114 SB_SML plane 7
82  // 104 x38y114 SB_SML plane 8,7
2A  // 105 x38y114 SB_SML plane 8
A1  // 106 x38y114 SB_SML plane 9
82  // 107 x38y114 SB_SML plane 10,9
6A  // 108 x38y114 SB_SML plane 10
34  // 109 x38y114 SB_SML plane 11
17  // 110 x38y114 SB_SML plane 12,11
2A  // 111 x38y114 SB_SML plane 12
29 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x39y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D092     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
39 // y_sel: 113
6D // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D09A
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y113 CPE[0]
00  //  1 x39y113 CPE[1]
00  //  2 x39y113 CPE[2]
00  //  3 x39y113 CPE[3]
00  //  4 x39y113 CPE[4]
00  //  5 x39y113 CPE[5]
00  //  6 x39y113 CPE[6]
00  //  7 x39y113 CPE[7]
00  //  8 x39y113 CPE[8]
00  //  9 x39y113 CPE[9]
AC  // 10 x39y114 CPE[0]  _a60  C_///AND/
FF  // 11 x39y114 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  // 12 x39y114 CPE[2]  80'h00_0060_00_0000_0C08_FFA3 from netlist
0C  // 13 x39y114 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x39y114 CPE[4]
00  // 15 x39y114 CPE[5]
00  // 16 x39y114 CPE[6]
60  // 17 x39y114 CPE[7]
00  // 18 x39y114 CPE[8]
00  // 19 x39y114 CPE[9]
FF  // 20 x40y113 CPE[0]  _a26  C_AND////    
28  // 21 x40y113 CPE[1]  80'h00_0018_00_0000_0C88_28FF modified with path inversions
88  // 22 x40y113 CPE[2]  80'h00_0018_00_0000_0C88_22FF from netlist
0C  // 23 x40y113 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 24 x40y113 CPE[4]
00  // 25 x40y113 CPE[5]
00  // 26 x40y113 CPE[6]
18  // 27 x40y113 CPE[7]
00  // 28 x40y113 CPE[8]
00  // 29 x40y113 CPE[9]
1A  // 30 x40y114 CPE[0]  _a252  C_///AND/
FF  // 31 x40y114 CPE[1]  80'h00_0060_00_0000_0C08_FF1A modified with path inversions
08  // 32 x40y114 CPE[2]  80'h00_0060_00_0000_0C08_FF15 from netlist
0C  // 33 x40y114 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 34 x40y114 CPE[4]
00  // 35 x40y114 CPE[5]
00  // 36 x40y114 CPE[6]
60  // 37 x40y114 CPE[7]
00  // 38 x40y114 CPE[8]
00  // 39 x40y114 CPE[9]
2A  // 40 x39y113 INMUX plane 2,1
08  // 41 x39y113 INMUX plane 4,3
01  // 42 x39y113 INMUX plane 6,5
00  // 43 x39y113 INMUX plane 8,7
00  // 44 x39y113 INMUX plane 10,9
00  // 45 x39y113 INMUX plane 12,11
00  // 46 x39y114 INMUX plane 2,1
0C  // 47 x39y114 INMUX plane 4,3
00  // 48 x39y114 INMUX plane 6,5
00  // 49 x39y114 INMUX plane 8,7
21  // 50 x39y114 INMUX plane 10,9
08  // 51 x39y114 INMUX plane 12,11
28  // 52 x40y113 INMUX plane 2,1
08  // 53 x40y113 INMUX plane 4,3
30  // 54 x40y113 INMUX plane 6,5
27  // 55 x40y113 INMUX plane 8,7
98  // 56 x40y113 INMUX plane 10,9
C3  // 57 x40y113 INMUX plane 12,11
1E  // 58 x40y114 INMUX plane 2,1
1F  // 59 x40y114 INMUX plane 4,3
03  // 60 x40y114 INMUX plane 6,5
18  // 61 x40y114 INMUX plane 8,7
01  // 62 x40y114 INMUX plane 10,9
05  // 63 x40y114 INMUX plane 12,11
00  // 64 x40y114 SB_BIG plane 1
00  // 65 x40y114 SB_BIG plane 1
00  // 66 x40y114 SB_DRIVE plane 2,1
99  // 67 x40y114 SB_BIG plane 2
32  // 68 x40y114 SB_BIG plane 2
08  // 69 x40y114 SB_BIG plane 3
12  // 70 x40y114 SB_BIG plane 3
02  // 71 x40y114 SB_DRIVE plane 4,3
98  // 72 x40y114 SB_BIG plane 4
34  // 73 x40y114 SB_BIG plane 4
21  // 74 x40y114 SB_BIG plane 5
00  // 75 x40y114 SB_BIG plane 5
00  // 76 x40y114 SB_DRIVE plane 6,5
D8  // 77 x40y114 SB_BIG plane 6
34  // 78 x40y114 SB_BIG plane 6
48  // 79 x40y114 SB_BIG plane 7
12  // 80 x40y114 SB_BIG plane 7
00  // 81 x40y114 SB_DRIVE plane 8,7
58  // 82 x40y114 SB_BIG plane 8
34  // 83 x40y114 SB_BIG plane 8
00  // 84 x40y114 SB_BIG plane 9
00  // 85 x40y114 SB_BIG plane 9
00  // 86 x40y114 SB_DRIVE plane 10,9
00  // 87 x40y114 SB_BIG plane 10
40  // 88 x40y114 SB_BIG plane 10
00  // 89 x40y114 SB_BIG plane 11
30  // 90 x40y114 SB_BIG plane 11
00  // 91 x40y114 SB_DRIVE plane 12,11
19  // 92 x40y114 SB_BIG plane 12
00  // 93 x40y114 SB_BIG plane 12
00  // 94 x39y113 SB_SML plane 1
80  // 95 x39y113 SB_SML plane 2,1
2A  // 96 x39y113 SB_SML plane 2
A8  // 97 x39y113 SB_SML plane 3
12  // 98 x39y113 SB_SML plane 4,3
2B  // 99 x39y113 SB_SML plane 4
11  // 100 x39y113 SB_SML plane 5
10  // 101 x39y113 SB_SML plane 6,5
2A  // 102 x39y113 SB_SML plane 6
88  // 103 x39y113 SB_SML plane 7
82  // 104 x39y113 SB_SML plane 8,7
2A  // 105 x39y113 SB_SML plane 8
00  // 106 x39y113 SB_SML plane 9
00  // 107 x39y113 SB_SML plane 10,9
00  // 108 x39y113 SB_SML plane 10
01  // 109 x39y113 SB_SML plane 11
BE // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x41y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D10E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
39 // y_sel: 113
B5 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D116
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
3A  //  0 x41y113 CPE[0]  _a288  C_///AND/
FF  //  1 x41y113 CPE[1]  80'h00_0060_00_0000_0C08_FF3A modified with path inversions
08  //  2 x41y113 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  //  3 x41y113 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x41y113 CPE[4]
00  //  5 x41y113 CPE[5]
00  //  6 x41y113 CPE[6]
60  //  7 x41y113 CPE[7]
00  //  8 x41y113 CPE[8]
00  //  9 x41y113 CPE[9]
00  // 10 x41y114 CPE[0]  _a158  C_/C_0_1///    _a330  C_////Bridge
00  // 11 x41y114 CPE[1]  80'h00_3FA2_12_0800_0000_0000 modified with path inversions
00  // 12 x41y114 CPE[2]  80'h00_3FA2_12_0800_0000_0000 from netlist
00  // 13 x41y114 CPE[3]
00  // 14 x41y114 CPE[4]
08  // 15 x41y114 CPE[5]
12  // 16 x41y114 CPE[6]
A2  // 17 x41y114 CPE[7]
3F  // 18 x41y114 CPE[8]
00  // 19 x41y114 CPE[9]
33  // 20 x42y113 CPE[0]  _a276  C_AND////    _a294  C_///AND/
1A  // 21 x42y113 CPE[1]  80'h00_0078_00_0000_0C88_1A33 modified with path inversions
88  // 22 x42y113 CPE[2]  80'h00_0078_00_0000_0C88_8A3C from netlist
0C  // 23 x42y113 CPE[3]      00_0000_00_0000_0000_900F difference
00  // 24 x42y113 CPE[4]
00  // 25 x42y113 CPE[5]
00  // 26 x42y113 CPE[6]
78  // 27 x42y113 CPE[7]
00  // 28 x42y113 CPE[8]
00  // 29 x42y113 CPE[9]
53  // 30 x42y114 CPE[0]  _a15  C_ORAND/DST///    
D5  // 31 x42y114 CPE[1]  80'h20_BA00_00_0000_0788_D553 modified with path inversions
88  // 32 x42y114 CPE[2]  80'h20_BA00_00_0000_0788_75A3 from netlist
07  // 33 x42y114 CPE[3]      00_0000_00_0000_0000_A0F0 difference
00  // 34 x42y114 CPE[4]
00  // 35 x42y114 CPE[5]
00  // 36 x42y114 CPE[6]
00  // 37 x42y114 CPE[7]
BA  // 38 x42y114 CPE[8]
20  // 39 x42y114 CPE[9]
1B  // 40 x41y113 INMUX plane 2,1
38  // 41 x41y113 INMUX plane 4,3
0B  // 42 x41y113 INMUX plane 6,5
08  // 43 x41y113 INMUX plane 8,7
00  // 44 x41y113 INMUX plane 10,9
29  // 45 x41y113 INMUX plane 12,11
08  // 46 x41y114 INMUX plane 2,1
17  // 47 x41y114 INMUX plane 4,3
09  // 48 x41y114 INMUX plane 6,5
08  // 49 x41y114 INMUX plane 8,7
00  // 50 x41y114 INMUX plane 10,9
0D  // 51 x41y114 INMUX plane 12,11
18  // 52 x42y113 INMUX plane 2,1
00  // 53 x42y113 INMUX plane 4,3
C0  // 54 x42y113 INMUX plane 6,5
01  // 55 x42y113 INMUX plane 8,7
C0  // 56 x42y113 INMUX plane 10,9
21  // 57 x42y113 INMUX plane 12,11
20  // 58 x42y114 INMUX plane 2,1
0B  // 59 x42y114 INMUX plane 4,3
C8  // 60 x42y114 INMUX plane 6,5
6D  // 61 x42y114 INMUX plane 8,7
DB  // 62 x42y114 INMUX plane 10,9
01  // 63 x42y114 INMUX plane 12,11
48  // 64 x41y113 SB_BIG plane 1
14  // 65 x41y113 SB_BIG plane 1
00  // 66 x41y113 SB_DRIVE plane 2,1
88  // 67 x41y113 SB_BIG plane 2
12  // 68 x41y113 SB_BIG plane 2
92  // 69 x41y113 SB_BIG plane 3
20  // 70 x41y113 SB_BIG plane 3
02  // 71 x41y113 SB_DRIVE plane 4,3
2A  // 72 x41y113 SB_BIG plane 4
12  // 73 x41y113 SB_BIG plane 4
59  // 74 x41y113 SB_BIG plane 5
12  // 75 x41y113 SB_BIG plane 5
00  // 76 x41y113 SB_DRIVE plane 6,5
92  // 77 x41y113 SB_BIG plane 6
40  // 78 x41y113 SB_BIG plane 6
08  // 79 x41y113 SB_BIG plane 7
12  // 80 x41y113 SB_BIG plane 7
00  // 81 x41y113 SB_DRIVE plane 8,7
69  // 82 x41y113 SB_BIG plane 8
12  // 83 x41y113 SB_BIG plane 8
48  // 84 x41y113 SB_BIG plane 9
62  // 85 x41y113 SB_BIG plane 9
00  // 86 x41y113 SB_DRIVE plane 10,9
48  // 87 x41y113 SB_BIG plane 10
42  // 88 x41y113 SB_BIG plane 10
50  // 89 x41y113 SB_BIG plane 11
24  // 90 x41y113 SB_BIG plane 11
00  // 91 x41y113 SB_DRIVE plane 12,11
48  // 92 x41y113 SB_BIG plane 12
12  // 93 x41y113 SB_BIG plane 12
A8  // 94 x42y114 SB_SML plane 1
82  // 95 x42y114 SB_SML plane 2,1
6A  // 96 x42y114 SB_SML plane 2
A8  // 97 x42y114 SB_SML plane 3
92  // 98 x42y114 SB_SML plane 4,3
2B  // 99 x42y114 SB_SML plane 4
28  // 100 x42y114 SB_SML plane 5
86  // 101 x42y114 SB_SML plane 6,5
2A  // 102 x42y114 SB_SML plane 6
A8  // 103 x42y114 SB_SML plane 7
82  // 104 x42y114 SB_SML plane 8,7
2A  // 105 x42y114 SB_SML plane 8
38  // 106 x42y114 SB_SML plane 9
87  // 107 x42y114 SB_SML plane 10,9
0A  // 108 x42y114 SB_SML plane 10
A8  // 109 x42y114 SB_SML plane 11
82  // 110 x42y114 SB_SML plane 12,11
2A  // 111 x42y114 SB_SML plane 12
D3 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x43y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D18C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
39 // y_sel: 113
DD // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D194
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x43y113 CPE[0]
00  //  1 x43y113 CPE[1]
00  //  2 x43y113 CPE[2]
00  //  3 x43y113 CPE[3]
00  //  4 x43y113 CPE[4]
00  //  5 x43y113 CPE[5]
00  //  6 x43y113 CPE[6]
00  //  7 x43y113 CPE[7]
00  //  8 x43y113 CPE[8]
00  //  9 x43y113 CPE[9]
3C  // 10 x43y114 CPE[0]  _a232  C_MX4b////    
00  // 11 x43y114 CPE[1]  80'h00_0018_00_0040_0AEC_003C modified with path inversions
EC  // 12 x43y114 CPE[2]  80'h00_0018_00_0040_0AE0_00CC from netlist
0A  // 13 x43y114 CPE[3]      00_0000_00_0000_000C_00F0 difference
40  // 14 x43y114 CPE[4]
00  // 15 x43y114 CPE[5]
00  // 16 x43y114 CPE[6]
18  // 17 x43y114 CPE[7]
00  // 18 x43y114 CPE[8]
00  // 19 x43y114 CPE[9]
00  // 20 x44y113 CPE[0]
00  // 21 x44y113 CPE[1]
00  // 22 x44y113 CPE[2]
00  // 23 x44y113 CPE[3]
00  // 24 x44y113 CPE[4]
00  // 25 x44y113 CPE[5]
00  // 26 x44y113 CPE[6]
00  // 27 x44y113 CPE[7]
00  // 28 x44y113 CPE[8]
00  // 29 x44y113 CPE[9]
00  // 30 x44y114 CPE[0]
00  // 31 x44y114 CPE[1]
00  // 32 x44y114 CPE[2]
00  // 33 x44y114 CPE[3]
00  // 34 x44y114 CPE[4]
00  // 35 x44y114 CPE[5]
00  // 36 x44y114 CPE[6]
00  // 37 x44y114 CPE[7]
00  // 38 x44y114 CPE[8]
00  // 39 x44y114 CPE[9]
00  // 40 x43y113 INMUX plane 2,1
08  // 41 x43y113 INMUX plane 4,3
09  // 42 x43y113 INMUX plane 6,5
08  // 43 x43y113 INMUX plane 8,7
00  // 44 x43y113 INMUX plane 10,9
01  // 45 x43y113 INMUX plane 12,11
38  // 46 x43y114 INMUX plane 2,1
00  // 47 x43y114 INMUX plane 4,3
20  // 48 x43y114 INMUX plane 6,5
3A  // 49 x43y114 INMUX plane 8,7
12  // 50 x43y114 INMUX plane 10,9
20  // 51 x43y114 INMUX plane 12,11
00  // 52 x44y113 INMUX plane 2,1
00  // 53 x44y113 INMUX plane 4,3
00  // 54 x44y113 INMUX plane 6,5
40  // 55 x44y113 INMUX plane 8,7
00  // 56 x44y113 INMUX plane 10,9
00  // 57 x44y113 INMUX plane 12,11
00  // 58 x44y114 INMUX plane 2,1
08  // 59 x44y114 INMUX plane 4,3
00  // 60 x44y114 INMUX plane 6,5
00  // 61 x44y114 INMUX plane 8,7
01  // 62 x44y114 INMUX plane 10,9
00  // 63 x44y114 INMUX plane 12,11
03  // 64 x44y114 SB_BIG plane 1
40  // 65 x44y114 SB_BIG plane 1
00  // 66 x44y114 SB_DRIVE plane 2,1
48  // 67 x44y114 SB_BIG plane 2
12  // 68 x44y114 SB_BIG plane 2
00  // 69 x44y114 SB_BIG plane 3
00  // 70 x44y114 SB_BIG plane 3
00  // 71 x44y114 SB_DRIVE plane 4,3
00  // 72 x44y114 SB_BIG plane 4
00  // 73 x44y114 SB_BIG plane 4
00  // 74 x44y114 SB_BIG plane 5
00  // 75 x44y114 SB_BIG plane 5
00  // 76 x44y114 SB_DRIVE plane 6,5
48  // 77 x44y114 SB_BIG plane 6
12  // 78 x44y114 SB_BIG plane 6
00  // 79 x44y114 SB_BIG plane 7
04  // 80 x44y114 SB_BIG plane 7
00  // 81 x44y114 SB_DRIVE plane 8,7
00  // 82 x44y114 SB_BIG plane 8
00  // 83 x44y114 SB_BIG plane 8
00  // 84 x44y114 SB_BIG plane 9
00  // 85 x44y114 SB_BIG plane 9
00  // 86 x44y114 SB_DRIVE plane 10,9
00  // 87 x44y114 SB_BIG plane 10
04  // 88 x44y114 SB_BIG plane 10
00  // 89 x44y114 SB_BIG plane 11
00  // 90 x44y114 SB_BIG plane 11
00  // 91 x44y114 SB_DRIVE plane 12,11
00  // 92 x44y114 SB_BIG plane 12
00  // 93 x44y114 SB_BIG plane 12
84  // 94 x43y113 SB_SML plane 1
80  // 95 x43y113 SB_SML plane 2,1
2A  // 96 x43y113 SB_SML plane 2
00  // 97 x43y113 SB_SML plane 3
80  // 98 x43y113 SB_SML plane 4,3
03  // 99 x43y113 SB_SML plane 4
00  // 100 x43y113 SB_SML plane 5
80  // 101 x43y113 SB_SML plane 6,5
2A  // 102 x43y113 SB_SML plane 6
00  // 103 x43y113 SB_SML plane 7
00  // 104 x43y113 SB_SML plane 8,7
00  // 105 x43y113 SB_SML plane 8
40  // 106 x43y113 SB_SML plane 9
9B // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x45y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D205     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
39 // y_sel: 113
05 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D20D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y113 CPE[0]
00  //  1 x45y113 CPE[1]
00  //  2 x45y113 CPE[2]
00  //  3 x45y113 CPE[3]
00  //  4 x45y113 CPE[4]
00  //  5 x45y113 CPE[5]
00  //  6 x45y113 CPE[6]
00  //  7 x45y113 CPE[7]
00  //  8 x45y113 CPE[8]
00  //  9 x45y113 CPE[9]
FF  // 10 x45y114 CPE[0]  _a338  C_////Bridge
FF  // 11 x45y114 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x45y114 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x45y114 CPE[3]
00  // 14 x45y114 CPE[4]
00  // 15 x45y114 CPE[5]
00  // 16 x45y114 CPE[6]
A3  // 17 x45y114 CPE[7]
00  // 18 x45y114 CPE[8]
00  // 19 x45y114 CPE[9]
FF  // 20 x46y113 CPE[0]  _a325  C_////Bridge
FF  // 21 x46y113 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y113 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x46y113 CPE[3]
00  // 24 x46y113 CPE[4]
00  // 25 x46y113 CPE[5]
00  // 26 x46y113 CPE[6]
A5  // 27 x46y113 CPE[7]
00  // 28 x46y113 CPE[8]
00  // 29 x46y113 CPE[9]
00  // 30 x46y114 CPE[0]
00  // 31 x46y114 CPE[1]
00  // 32 x46y114 CPE[2]
00  // 33 x46y114 CPE[3]
00  // 34 x46y114 CPE[4]
00  // 35 x46y114 CPE[5]
00  // 36 x46y114 CPE[6]
00  // 37 x46y114 CPE[7]
00  // 38 x46y114 CPE[8]
00  // 39 x46y114 CPE[9]
00  // 40 x45y113 INMUX plane 2,1
08  // 41 x45y113 INMUX plane 4,3
00  // 42 x45y113 INMUX plane 6,5
00  // 43 x45y113 INMUX plane 8,7
00  // 44 x45y113 INMUX plane 10,9
00  // 45 x45y113 INMUX plane 12,11
00  // 46 x45y114 INMUX plane 2,1
20  // 47 x45y114 INMUX plane 4,3
00  // 48 x45y114 INMUX plane 6,5
00  // 49 x45y114 INMUX plane 8,7
00  // 50 x45y114 INMUX plane 10,9
00  // 51 x45y114 INMUX plane 12,11
00  // 52 x46y113 INMUX plane 2,1
00  // 53 x46y113 INMUX plane 4,3
00  // 54 x46y113 INMUX plane 6,5
00  // 55 x46y113 INMUX plane 8,7
00  // 56 x46y113 INMUX plane 10,9
00  // 57 x46y113 INMUX plane 12,11
00  // 58 x46y114 INMUX plane 2,1
00  // 59 x46y114 INMUX plane 4,3
00  // 60 x46y114 INMUX plane 6,5
40  // 61 x46y114 INMUX plane 8,7
00  // 62 x46y114 INMUX plane 10,9
00  // 63 x46y114 INMUX plane 12,11
00  // 64 x45y113 SB_BIG plane 1
00  // 65 x45y113 SB_BIG plane 1
00  // 66 x45y113 SB_DRIVE plane 2,1
48  // 67 x45y113 SB_BIG plane 2
12  // 68 x45y113 SB_BIG plane 2
48  // 69 x45y113 SB_BIG plane 3
12  // 70 x45y113 SB_BIG plane 3
00  // 71 x45y113 SB_DRIVE plane 4,3
00  // 72 x45y113 SB_BIG plane 4
00  // 73 x45y113 SB_BIG plane 4
21  // 74 x45y113 SB_BIG plane 5
00  // 75 x45y113 SB_BIG plane 5
00  // 76 x45y113 SB_DRIVE plane 6,5
59  // 77 x45y113 SB_BIG plane 6
12  // 78 x45y113 SB_BIG plane 6
48  // 79 x45y113 SB_BIG plane 7
12  // 80 x45y113 SB_BIG plane 7
00  // 81 x45y113 SB_DRIVE plane 8,7
00  // 82 x45y113 SB_BIG plane 8
00  // 83 x45y113 SB_BIG plane 8
00  // 84 x45y113 SB_BIG plane 9
00  // 85 x45y113 SB_BIG plane 9
00  // 86 x45y113 SB_DRIVE plane 10,9
00  // 87 x45y113 SB_BIG plane 10
00  // 88 x45y113 SB_BIG plane 10
00  // 89 x45y113 SB_BIG plane 11
00  // 90 x45y113 SB_BIG plane 11
00  // 91 x45y113 SB_DRIVE plane 12,11
00  // 92 x45y113 SB_BIG plane 12
00  // 93 x45y113 SB_BIG plane 12
00  // 94 x46y114 SB_SML plane 1
80  // 95 x46y114 SB_SML plane 2,1
2A  // 96 x46y114 SB_SML plane 2
A8  // 97 x46y114 SB_SML plane 3
02  // 98 x46y114 SB_SML plane 4,3
00  // 99 x46y114 SB_SML plane 4
00  // 100 x46y114 SB_SML plane 5
80  // 101 x46y114 SB_SML plane 6,5
2A  // 102 x46y114 SB_SML plane 6
28  // 103 x46y114 SB_SML plane 7
02  // 104 x46y114 SB_SML plane 8,7
26 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x29y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D27C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3A // y_sel: 115
CF // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D284
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
FF  //  0 x29y115 CPE[0]  _a273  C_AND////    _a329  C_////Bridge
CC  //  1 x29y115 CPE[1]  80'h00_00BA_00_0000_0C88_CCFF modified with path inversions
88  //  2 x29y115 CPE[2]  80'h00_00BA_00_0000_0C88_33FF from netlist
0C  //  3 x29y115 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x29y115 CPE[4]
00  //  5 x29y115 CPE[5]
00  //  6 x29y115 CPE[6]
BA  //  7 x29y115 CPE[7]
00  //  8 x29y115 CPE[8]
00  //  9 x29y115 CPE[9]
00  // 10 x29y116 CPE[0]
00  // 11 x29y116 CPE[1]
00  // 12 x29y116 CPE[2]
00  // 13 x29y116 CPE[3]
00  // 14 x29y116 CPE[4]
00  // 15 x29y116 CPE[5]
00  // 16 x29y116 CPE[6]
00  // 17 x29y116 CPE[7]
00  // 18 x29y116 CPE[8]
00  // 19 x29y116 CPE[9]
FF  // 20 x30y115 CPE[0]  _a71  C_AND/D///    
AC  // 21 x30y115 CPE[1]  80'h00_E600_00_0000_0C88_ACFF modified with path inversions
88  // 22 x30y115 CPE[2]  80'h00_EA00_00_0000_0C88_A3FF from netlist
0C  // 23 x30y115 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  // 24 x30y115 CPE[4]
00  // 25 x30y115 CPE[5]
00  // 26 x30y115 CPE[6]
00  // 27 x30y115 CPE[7]
E6  // 28 x30y115 CPE[8]
00  // 29 x30y115 CPE[9]
00  // 30 x30y116 CPE[0]
00  // 31 x30y116 CPE[1]
00  // 32 x30y116 CPE[2]
00  // 33 x30y116 CPE[3]
00  // 34 x30y116 CPE[4]
00  // 35 x30y116 CPE[5]
00  // 36 x30y116 CPE[6]
00  // 37 x30y116 CPE[7]
00  // 38 x30y116 CPE[8]
00  // 39 x30y116 CPE[9]
00  // 40 x29y115 INMUX plane 2,1
02  // 41 x29y115 INMUX plane 4,3
2B  // 42 x29y115 INMUX plane 6,5
28  // 43 x29y115 INMUX plane 8,7
00  // 44 x29y115 INMUX plane 10,9
00  // 45 x29y115 INMUX plane 12,11
00  // 46 x29y116 INMUX plane 2,1
00  // 47 x29y116 INMUX plane 4,3
00  // 48 x29y116 INMUX plane 6,5
00  // 49 x29y116 INMUX plane 8,7
00  // 50 x29y116 INMUX plane 10,9
00  // 51 x29y116 INMUX plane 12,11
00  // 52 x30y115 INMUX plane 2,1
1D  // 53 x30y115 INMUX plane 4,3
69  // 54 x30y115 INMUX plane 6,5
46  // 55 x30y115 INMUX plane 8,7
6B  // 56 x30y115 INMUX plane 10,9
45  // 57 x30y115 INMUX plane 12,11
00  // 58 x30y116 INMUX plane 2,1
00  // 59 x30y116 INMUX plane 4,3
54  // 60 x30y116 INMUX plane 6,5
50  // 61 x30y116 INMUX plane 8,7
40  // 62 x30y116 INMUX plane 10,9
40  // 63 x30y116 INMUX plane 12,11
48  // 64 x30y116 SB_BIG plane 1
12  // 65 x30y116 SB_BIG plane 1
00  // 66 x30y116 SB_DRIVE plane 2,1
00  // 67 x30y116 SB_BIG plane 2
00  // 68 x30y116 SB_BIG plane 2
48  // 69 x30y116 SB_BIG plane 3
12  // 70 x30y116 SB_BIG plane 3
00  // 71 x30y116 SB_DRIVE plane 4,3
00  // 72 x30y116 SB_BIG plane 4
30  // 73 x30y116 SB_BIG plane 4
48  // 74 x30y116 SB_BIG plane 5
12  // 75 x30y116 SB_BIG plane 5
00  // 76 x30y116 SB_DRIVE plane 6,5
00  // 77 x30y116 SB_BIG plane 6
00  // 78 x30y116 SB_BIG plane 6
48  // 79 x30y116 SB_BIG plane 7
12  // 80 x30y116 SB_BIG plane 7
00  // 81 x30y116 SB_DRIVE plane 8,7
42  // 82 x30y116 SB_BIG plane 8
06  // 83 x30y116 SB_BIG plane 8
00  // 84 x30y116 SB_BIG plane 9
50  // 85 x30y116 SB_BIG plane 9
00  // 86 x30y116 SB_DRIVE plane 10,9
00  // 87 x30y116 SB_BIG plane 10
00  // 88 x30y116 SB_BIG plane 10
00  // 89 x30y116 SB_BIG plane 11
00  // 90 x30y116 SB_BIG plane 11
00  // 91 x30y116 SB_DRIVE plane 12,11
00  // 92 x30y116 SB_BIG plane 12
00  // 93 x30y116 SB_BIG plane 12
A1  // 94 x29y115 SB_SML plane 1
02  // 95 x29y115 SB_SML plane 2,1
00  // 96 x29y115 SB_SML plane 2
A8  // 97 x29y115 SB_SML plane 3
02  // 98 x29y115 SB_SML plane 4,3
00  // 99 x29y115 SB_SML plane 4
A1  // 100 x29y115 SB_SML plane 5
02  // 101 x29y115 SB_SML plane 6,5
00  // 102 x29y115 SB_SML plane 6
88  // 103 x29y115 SB_SML plane 7
02  // 104 x29y115 SB_SML plane 8,7
EC // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x31y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D2F3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3A // y_sel: 115
96 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2FB
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
33  //  0 x31y115 CPE[0]  _a88  C_MX4b////    _a322  C_////Bridge
00  //  1 x31y115 CPE[1]  80'h00_00BE_00_0040_0A9D_0033 modified with path inversions
9D  //  2 x31y115 CPE[2]  80'h00_00BE_00_0040_0A9D_0033 from netlist
0A  //  3 x31y115 CPE[3]
40  //  4 x31y115 CPE[4]
00  //  5 x31y115 CPE[5]
00  //  6 x31y115 CPE[6]
BE  //  7 x31y115 CPE[7]
00  //  8 x31y115 CPE[8]
00  //  9 x31y115 CPE[9]
00  // 10 x31y116 CPE[0]
00  // 11 x31y116 CPE[1]
00  // 12 x31y116 CPE[2]
00  // 13 x31y116 CPE[3]
00  // 14 x31y116 CPE[4]
00  // 15 x31y116 CPE[5]
00  // 16 x31y116 CPE[6]
00  // 17 x31y116 CPE[7]
00  // 18 x31y116 CPE[8]
00  // 19 x31y116 CPE[9]
C3  // 20 x32y115 CPE[0]  _a225  C_MX4b////    
00  // 21 x32y115 CPE[1]  80'h00_0018_00_0040_0A74_00C3 modified with path inversions
74  // 22 x32y115 CPE[2]  80'h00_0018_00_0040_0A77_00C3 from netlist
0A  // 23 x32y115 CPE[3]      00_0000_00_0000_0003_0000 difference
40  // 24 x32y115 CPE[4]
00  // 25 x32y115 CPE[5]
00  // 26 x32y115 CPE[6]
18  // 27 x32y115 CPE[7]
00  // 28 x32y115 CPE[8]
00  // 29 x32y115 CPE[9]
00  // 30 x32y116 CPE[0]  _a105  C_MX4a////    
C5  // 31 x32y116 CPE[1]  80'h00_0018_00_0040_0C61_C500 modified with path inversions
61  // 32 x32y116 CPE[2]  80'h00_0018_00_0040_0C61_CA00 from netlist
0C  // 33 x32y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
40  // 34 x32y116 CPE[4]
00  // 35 x32y116 CPE[5]
00  // 36 x32y116 CPE[6]
18  // 37 x32y116 CPE[7]
00  // 38 x32y116 CPE[8]
00  // 39 x32y116 CPE[9]
3B  // 40 x31y115 INMUX plane 2,1
28  // 41 x31y115 INMUX plane 4,3
03  // 42 x31y115 INMUX plane 6,5
1A  // 43 x31y115 INMUX plane 8,7
28  // 44 x31y115 INMUX plane 10,9
00  // 45 x31y115 INMUX plane 12,11
04  // 46 x31y116 INMUX plane 2,1
25  // 47 x31y116 INMUX plane 4,3
10  // 48 x31y116 INMUX plane 6,5
00  // 49 x31y116 INMUX plane 8,7
18  // 50 x31y116 INMUX plane 10,9
01  // 51 x31y116 INMUX plane 12,11
10  // 52 x32y115 INMUX plane 2,1
22  // 53 x32y115 INMUX plane 4,3
3D  // 54 x32y115 INMUX plane 6,5
6D  // 55 x32y115 INMUX plane 8,7
69  // 56 x32y115 INMUX plane 10,9
40  // 57 x32y115 INMUX plane 12,11
04  // 58 x32y116 INMUX plane 2,1
08  // 59 x32y116 INMUX plane 4,3
47  // 60 x32y116 INMUX plane 6,5
78  // 61 x32y116 INMUX plane 8,7
53  // 62 x32y116 INMUX plane 10,9
58  // 63 x32y116 INMUX plane 12,11
5E  // 64 x31y115 SB_BIG plane 1
54  // 65 x31y115 SB_BIG plane 1
00  // 66 x31y115 SB_DRIVE plane 2,1
00  // 67 x31y115 SB_BIG plane 2
00  // 68 x31y115 SB_BIG plane 2
48  // 69 x31y115 SB_BIG plane 3
18  // 70 x31y115 SB_BIG plane 3
00  // 71 x31y115 SB_DRIVE plane 4,3
52  // 72 x31y115 SB_BIG plane 4
28  // 73 x31y115 SB_BIG plane 4
41  // 74 x31y115 SB_BIG plane 5
12  // 75 x31y115 SB_BIG plane 5
01  // 76 x31y115 SB_DRIVE plane 6,5
00  // 77 x31y115 SB_BIG plane 6
00  // 78 x31y115 SB_BIG plane 6
41  // 79 x31y115 SB_BIG plane 7
12  // 80 x31y115 SB_BIG plane 7
00  // 81 x31y115 SB_DRIVE plane 8,7
48  // 82 x31y115 SB_BIG plane 8
12  // 83 x31y115 SB_BIG plane 8
01  // 84 x31y115 SB_BIG plane 9
00  // 85 x31y115 SB_BIG plane 9
00  // 86 x31y115 SB_DRIVE plane 10,9
00  // 87 x31y115 SB_BIG plane 10
00  // 88 x31y115 SB_BIG plane 10
80  // 89 x31y115 SB_BIG plane 11
01  // 90 x31y115 SB_BIG plane 11
00  // 91 x31y115 SB_DRIVE plane 12,11
00  // 92 x31y115 SB_BIG plane 12
00  // 93 x31y115 SB_BIG plane 12
A8  // 94 x32y116 SB_SML plane 1
02  // 95 x32y116 SB_SML plane 2,1
00  // 96 x32y116 SB_SML plane 2
A8  // 97 x32y116 SB_SML plane 3
82  // 98 x32y116 SB_SML plane 4,3
2A  // 99 x32y116 SB_SML plane 4
A8  // 100 x32y116 SB_SML plane 5
02  // 101 x32y116 SB_SML plane 6,5
18  // 102 x32y116 SB_SML plane 6
A8  // 103 x32y116 SB_SML plane 7
32  // 104 x32y116 SB_SML plane 8,7
6C  // 105 x32y116 SB_SML plane 8
6D // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x33y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D36B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3A // y_sel: 115
4E // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D373
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
3F  //  0 x33y115 CPE[0]  _a20  C_AND////    _a177  C_///AND/D
A8  //  1 x33y115 CPE[1]  80'h00_ED18_80_0000_0C88_A83F modified with path inversions
88  //  2 x33y115 CPE[2]  80'h00_EE18_80_0000_0C88_A8CF from netlist
0C  //  3 x33y115 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  //  4 x33y115 CPE[4]
00  //  5 x33y115 CPE[5]
80  //  6 x33y115 CPE[6]
18  //  7 x33y115 CPE[7]
ED  //  8 x33y115 CPE[8]
00  //  9 x33y115 CPE[9]
00  // 10 x33y116 CPE[0]
00  // 11 x33y116 CPE[1]
00  // 12 x33y116 CPE[2]
00  // 13 x33y116 CPE[3]
00  // 14 x33y116 CPE[4]
00  // 15 x33y116 CPE[5]
00  // 16 x33y116 CPE[6]
00  // 17 x33y116 CPE[7]
00  // 18 x33y116 CPE[8]
00  // 19 x33y116 CPE[9]
50  // 20 x34y115 CPE[0]  net1 = net2: _a125  C_ADDF2/D//ADDF2/
A0  // 21 x34y115 CPE[1]  80'h00_DE60_00_0020_0C66_A050 modified with path inversions
66  // 22 x34y115 CPE[2]  80'h00_EE60_00_0020_0C66_A0A0 from netlist
0C  // 23 x34y115 CPE[3]      00_3000_00_0000_0000_00F0 difference
20  // 24 x34y115 CPE[4]
00  // 25 x34y115 CPE[5]
00  // 26 x34y115 CPE[6]
60  // 27 x34y115 CPE[7]
DE  // 28 x34y115 CPE[8]
00  // 29 x34y115 CPE[9]
0A  // 30 x34y116 CPE[0]  net1 = net2: _a127  C_ADDF2/D//ADDF2/
30  // 31 x34y116 CPE[1]  80'h00_DD60_00_0020_0C66_300A modified with path inversions
66  // 32 x34y116 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x34y116 CPE[3]      00_3300_00_0000_0000_F000 difference
20  // 34 x34y116 CPE[4]
00  // 35 x34y116 CPE[5]
00  // 36 x34y116 CPE[6]
60  // 37 x34y116 CPE[7]
DD  // 38 x34y116 CPE[8]
00  // 39 x34y116 CPE[9]
03  // 40 x33y115 INMUX plane 2,1
3B  // 41 x33y115 INMUX plane 4,3
2D  // 42 x33y115 INMUX plane 6,5
05  // 43 x33y115 INMUX plane 8,7
03  // 44 x33y115 INMUX plane 10,9
2D  // 45 x33y115 INMUX plane 12,11
00  // 46 x33y116 INMUX plane 2,1
00  // 47 x33y116 INMUX plane 4,3
03  // 48 x33y116 INMUX plane 6,5
1A  // 49 x33y116 INMUX plane 8,7
28  // 50 x33y116 INMUX plane 10,9
00  // 51 x33y116 INMUX plane 12,11
01  // 52 x34y115 INMUX plane 2,1
04  // 53 x34y115 INMUX plane 4,3
41  // 54 x34y115 INMUX plane 6,5
40  // 55 x34y115 INMUX plane 8,7
43  // 56 x34y115 INMUX plane 10,9
CD  // 57 x34y115 INMUX plane 12,11
05  // 58 x34y116 INMUX plane 2,1
04  // 59 x34y116 INMUX plane 4,3
55  // 60 x34y116 INMUX plane 6,5
6B  // 61 x34y116 INMUX plane 8,7
43  // 62 x34y116 INMUX plane 10,9
6D  // 63 x34y116 INMUX plane 12,11
48  // 64 x34y116 SB_BIG plane 1
12  // 65 x34y116 SB_BIG plane 1
00  // 66 x34y116 SB_DRIVE plane 2,1
00  // 67 x34y116 SB_BIG plane 2
00  // 68 x34y116 SB_BIG plane 2
48  // 69 x34y116 SB_BIG plane 3
12  // 70 x34y116 SB_BIG plane 3
02  // 71 x34y116 SB_DRIVE plane 4,3
48  // 72 x34y116 SB_BIG plane 4
12  // 73 x34y116 SB_BIG plane 4
48  // 74 x34y116 SB_BIG plane 5
12  // 75 x34y116 SB_BIG plane 5
00  // 76 x34y116 SB_DRIVE plane 6,5
00  // 77 x34y116 SB_BIG plane 6
00  // 78 x34y116 SB_BIG plane 6
48  // 79 x34y116 SB_BIG plane 7
18  // 80 x34y116 SB_BIG plane 7
00  // 81 x34y116 SB_DRIVE plane 8,7
08  // 82 x34y116 SB_BIG plane 8
14  // 83 x34y116 SB_BIG plane 8
00  // 84 x34y116 SB_BIG plane 9
50  // 85 x34y116 SB_BIG plane 9
00  // 86 x34y116 SB_DRIVE plane 10,9
03  // 87 x34y116 SB_BIG plane 10
22  // 88 x34y116 SB_BIG plane 10
00  // 89 x34y116 SB_BIG plane 11
00  // 90 x34y116 SB_BIG plane 11
20  // 91 x34y116 SB_DRIVE plane 12,11
00  // 92 x34y116 SB_BIG plane 12
00  // 93 x34y116 SB_BIG plane 12
A1  // 94 x33y115 SB_SML plane 1
02  // 95 x33y115 SB_SML plane 2,1
18  // 96 x33y115 SB_SML plane 2
28  // 97 x33y115 SB_SML plane 3
82  // 98 x33y115 SB_SML plane 4,3
2A  // 99 x33y115 SB_SML plane 4
5B  // 100 x33y115 SB_SML plane 5
01  // 101 x33y115 SB_SML plane 6,5
00  // 102 x33y115 SB_SML plane 6
A1  // 103 x33y115 SB_SML plane 7
83  // 104 x33y115 SB_SML plane 8,7
2A  // 105 x33y115 SB_SML plane 8
30  // 106 x33y115 SB_SML plane 9
60  // 107 x33y115 SB_SML plane 10,9
02  // 108 x33y115 SB_SML plane 10
00  // 109 x33y115 SB_SML plane 11
10  // 110 x33y115 SB_SML plane 12,11
C9 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x35y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D3E8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3A // y_sel: 115
26 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D3F0
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
33  //  0 x35y115 CPE[0]  _a223  C_MX4b////    
00  //  1 x35y115 CPE[1]  80'h00_0018_00_0040_0AF3_0033 modified with path inversions
F3  //  2 x35y115 CPE[2]  80'h00_0018_00_0040_0AF4_00CC from netlist
0A  //  3 x35y115 CPE[3]      00_0000_00_0000_0007_00FF difference
40  //  4 x35y115 CPE[4]
00  //  5 x35y115 CPE[5]
00  //  6 x35y115 CPE[6]
18  //  7 x35y115 CPE[7]
00  //  8 x35y115 CPE[8]
00  //  9 x35y115 CPE[9]
FF  // 10 x35y116 CPE[0]  _a339  C_////Bridge
FF  // 11 x35y116 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x35y116 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x35y116 CPE[3]
00  // 14 x35y116 CPE[4]
00  // 15 x35y116 CPE[5]
00  // 16 x35y116 CPE[6]
A7  // 17 x35y116 CPE[7]
00  // 18 x35y116 CPE[8]
00  // 19 x35y116 CPE[9]
00  // 20 x36y115 CPE[0]
00  // 21 x36y115 CPE[1]
00  // 22 x36y115 CPE[2]
00  // 23 x36y115 CPE[3]
00  // 24 x36y115 CPE[4]
00  // 25 x36y115 CPE[5]
00  // 26 x36y115 CPE[6]
00  // 27 x36y115 CPE[7]
00  // 28 x36y115 CPE[8]
00  // 29 x36y115 CPE[9]
FF  // 30 x36y116 CPE[0]  _a12  C_AND////    
3A  // 31 x36y116 CPE[1]  80'h00_0018_00_0000_0C88_3AFF modified with path inversions
88  // 32 x36y116 CPE[2]  80'h00_0018_00_0000_0C88_35FF from netlist
0C  // 33 x36y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x36y116 CPE[4]
00  // 35 x36y116 CPE[5]
00  // 36 x36y116 CPE[6]
18  // 37 x36y116 CPE[7]
00  // 38 x36y116 CPE[8]
00  // 39 x36y116 CPE[9]
15  // 40 x35y115 INMUX plane 2,1
21  // 41 x35y115 INMUX plane 4,3
2B  // 42 x35y115 INMUX plane 6,5
15  // 43 x35y115 INMUX plane 8,7
01  // 44 x35y115 INMUX plane 10,9
11  // 45 x35y115 INMUX plane 12,11
00  // 46 x35y116 INMUX plane 2,1
00  // 47 x35y116 INMUX plane 4,3
00  // 48 x35y116 INMUX plane 6,5
28  // 49 x35y116 INMUX plane 8,7
00  // 50 x35y116 INMUX plane 10,9
01  // 51 x35y116 INMUX plane 12,11
0A  // 52 x36y115 INMUX plane 2,1
08  // 53 x36y115 INMUX plane 4,3
18  // 54 x36y115 INMUX plane 6,5
69  // 55 x36y115 INMUX plane 8,7
00  // 56 x36y115 INMUX plane 10,9
48  // 57 x36y115 INMUX plane 12,11
01  // 58 x36y116 INMUX plane 2,1
04  // 59 x36y116 INMUX plane 4,3
11  // 60 x36y116 INMUX plane 6,5
7A  // 61 x36y116 INMUX plane 8,7
08  // 62 x36y116 INMUX plane 10,9
E0  // 63 x36y116 INMUX plane 12,11
50  // 64 x35y115 SB_BIG plane 1
54  // 65 x35y115 SB_BIG plane 1
00  // 66 x35y115 SB_DRIVE plane 2,1
8C  // 67 x35y115 SB_BIG plane 2
36  // 68 x35y115 SB_BIG plane 2
00  // 69 x35y115 SB_BIG plane 3
00  // 70 x35y115 SB_BIG plane 3
11  // 71 x35y115 SB_DRIVE plane 4,3
83  // 72 x35y115 SB_BIG plane 4
28  // 73 x35y115 SB_BIG plane 4
51  // 74 x35y115 SB_BIG plane 5
02  // 75 x35y115 SB_BIG plane 5
00  // 76 x35y115 SB_DRIVE plane 6,5
48  // 77 x35y115 SB_BIG plane 6
12  // 78 x35y115 SB_BIG plane 6
9A  // 79 x35y115 SB_BIG plane 7
00  // 80 x35y115 SB_BIG plane 7
00  // 81 x35y115 SB_DRIVE plane 8,7
48  // 82 x35y115 SB_BIG plane 8
12  // 83 x35y115 SB_BIG plane 8
00  // 84 x35y115 SB_BIG plane 9
00  // 85 x35y115 SB_BIG plane 9
00  // 86 x35y115 SB_DRIVE plane 10,9
00  // 87 x35y115 SB_BIG plane 10
00  // 88 x35y115 SB_BIG plane 10
80  // 89 x35y115 SB_BIG plane 11
01  // 90 x35y115 SB_BIG plane 11
00  // 91 x35y115 SB_DRIVE plane 12,11
50  // 92 x35y115 SB_BIG plane 12
00  // 93 x35y115 SB_BIG plane 12
A8  // 94 x36y116 SB_SML plane 1
32  // 95 x36y116 SB_SML plane 2,1
1D  // 96 x36y116 SB_SML plane 2
41  // 97 x36y116 SB_SML plane 3
60  // 98 x36y116 SB_SML plane 4,3
73  // 99 x36y116 SB_SML plane 4
A8  // 100 x36y116 SB_SML plane 5
32  // 101 x36y116 SB_SML plane 6,5
6D  // 102 x36y116 SB_SML plane 6
00  // 103 x36y116 SB_SML plane 7
80  // 104 x36y116 SB_SML plane 8,7
43  // 105 x36y116 SB_SML plane 8
0B  // 106 x36y116 SB_SML plane 9
06  // 107 x36y116 SB_SML plane 10,9
19 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x37y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D462     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3A // y_sel: 115
FE // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D46A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AC  //  0 x37y115 CPE[0]  _a226  C_MX4b////    _a303  C_////Bridge
00  //  1 x37y115 CPE[1]  80'h00_00BB_00_0040_0AF4_00AC modified with path inversions
F4  //  2 x37y115 CPE[2]  80'h00_00BB_00_0040_0AF0_00A3 from netlist
0A  //  3 x37y115 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x37y115 CPE[4]
00  //  5 x37y115 CPE[5]
00  //  6 x37y115 CPE[6]
BB  //  7 x37y115 CPE[7]
00  //  8 x37y115 CPE[8]
00  //  9 x37y115 CPE[9]
00  // 10 x37y116 CPE[0]  _a19  C_MX4a////    
C5  // 11 x37y116 CPE[1]  80'h00_0018_00_0040_0C42_C500 modified with path inversions
42  // 12 x37y116 CPE[2]  80'h00_0018_00_0040_0C62_C500 from netlist
0C  // 13 x37y116 CPE[3]      00_0000_00_0000_0020_0000 difference
40  // 14 x37y116 CPE[4]
00  // 15 x37y116 CPE[5]
00  // 16 x37y116 CPE[6]
18  // 17 x37y116 CPE[7]
00  // 18 x37y116 CPE[8]
00  // 19 x37y116 CPE[9]
3F  // 20 x38y115 CPE[0]  _a161  C_ADDF////    
00  // 21 x38y115 CPE[1]  80'h00_0018_00_0010_0666_003F modified with path inversions
66  // 22 x38y115 CPE[2]  80'h00_0018_00_0010_0666_00CF from netlist
06  // 23 x38y115 CPE[3]      00_0000_00_0000_0000_00F0 difference
10  // 24 x38y115 CPE[4]
00  // 25 x38y115 CPE[5]
00  // 26 x38y115 CPE[6]
18  // 27 x38y115 CPE[7]
00  // 28 x38y115 CPE[8]
00  // 29 x38y115 CPE[9]
00  // 30 x38y116 CPE[0]  _a13  C_MX4a////    
35  // 31 x38y116 CPE[1]  80'h00_0018_00_0040_0C36_3500 modified with path inversions
36  // 32 x38y116 CPE[2]  80'h00_0018_00_0040_0C16_CA00 from netlist
0C  // 33 x38y116 CPE[3]      00_0000_00_0000_0020_FF00 difference
40  // 34 x38y116 CPE[4]
00  // 35 x38y116 CPE[5]
00  // 36 x38y116 CPE[6]
18  // 37 x38y116 CPE[7]
00  // 38 x38y116 CPE[8]
00  // 39 x38y116 CPE[9]
01  // 40 x37y115 INMUX plane 2,1
07  // 41 x37y115 INMUX plane 4,3
0C  // 42 x37y115 INMUX plane 6,5
38  // 43 x37y115 INMUX plane 8,7
28  // 44 x37y115 INMUX plane 10,9
2D  // 45 x37y115 INMUX plane 12,11
30  // 46 x37y116 INMUX plane 2,1
18  // 47 x37y116 INMUX plane 4,3
23  // 48 x37y116 INMUX plane 6,5
18  // 49 x37y116 INMUX plane 8,7
01  // 50 x37y116 INMUX plane 10,9
03  // 51 x37y116 INMUX plane 12,11
18  // 52 x38y115 INMUX plane 2,1
3A  // 53 x38y115 INMUX plane 4,3
49  // 54 x38y115 INMUX plane 6,5
19  // 55 x38y115 INMUX plane 8,7
90  // 56 x38y115 INMUX plane 10,9
22  // 57 x38y115 INMUX plane 12,11
30  // 58 x38y116 INMUX plane 2,1
19  // 59 x38y116 INMUX plane 4,3
6D  // 60 x38y116 INMUX plane 6,5
28  // 61 x38y116 INMUX plane 8,7
51  // 62 x38y116 INMUX plane 10,9
D1  // 63 x38y116 INMUX plane 12,11
41  // 64 x38y116 SB_BIG plane 1
22  // 65 x38y116 SB_BIG plane 1
00  // 66 x38y116 SB_DRIVE plane 2,1
8B  // 67 x38y116 SB_BIG plane 2
24  // 68 x38y116 SB_BIG plane 2
CB  // 69 x38y116 SB_BIG plane 3
24  // 70 x38y116 SB_BIG plane 3
00  // 71 x38y116 SB_DRIVE plane 4,3
48  // 72 x38y116 SB_BIG plane 4
12  // 73 x38y116 SB_BIG plane 4
48  // 74 x38y116 SB_BIG plane 5
12  // 75 x38y116 SB_BIG plane 5
00  // 76 x38y116 SB_DRIVE plane 6,5
14  // 77 x38y116 SB_BIG plane 6
23  // 78 x38y116 SB_BIG plane 6
93  // 79 x38y116 SB_BIG plane 7
24  // 80 x38y116 SB_BIG plane 7
00  // 81 x38y116 SB_DRIVE plane 8,7
9B  // 82 x38y116 SB_BIG plane 8
44  // 83 x38y116 SB_BIG plane 8
51  // 84 x38y116 SB_BIG plane 9
12  // 85 x38y116 SB_BIG plane 9
00  // 86 x38y116 SB_DRIVE plane 10,9
48  // 87 x38y116 SB_BIG plane 10
12  // 88 x38y116 SB_BIG plane 10
D2  // 89 x38y116 SB_BIG plane 11
14  // 90 x38y116 SB_BIG plane 11
00  // 91 x38y116 SB_DRIVE plane 12,11
0E  // 92 x38y116 SB_BIG plane 12
58  // 93 x38y116 SB_BIG plane 12
88  // 94 x37y115 SB_SML plane 1
42  // 95 x37y115 SB_SML plane 2,1
4E  // 96 x37y115 SB_SML plane 2
A8  // 97 x37y115 SB_SML plane 3
B2  // 98 x37y115 SB_SML plane 4,3
60  // 99 x37y115 SB_SML plane 4
4B  // 100 x37y115 SB_SML plane 5
84  // 101 x37y115 SB_SML plane 6,5
2A  // 102 x37y115 SB_SML plane 6
C4  // 103 x37y115 SB_SML plane 7
40  // 104 x37y115 SB_SML plane 8,7
4F  // 105 x37y115 SB_SML plane 8
A8  // 106 x37y115 SB_SML plane 9
82  // 107 x37y115 SB_SML plane 10,9
2A  // 108 x37y115 SB_SML plane 10
A1  // 109 x37y115 SB_SML plane 11
32  // 110 x37y115 SB_SML plane 12,11
4E  // 111 x37y115 SB_SML plane 12
9F // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x39y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D4E0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3A // y_sel: 115
F6 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D4E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x39y115 CPE[0]  _a304  C_////Bridge
FF  //  1 x39y115 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  //  2 x39y115 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  //  3 x39y115 CPE[3]
00  //  4 x39y115 CPE[4]
00  //  5 x39y115 CPE[5]
00  //  6 x39y115 CPE[6]
A5  //  7 x39y115 CPE[7]
00  //  8 x39y115 CPE[8]
00  //  9 x39y115 CPE[9]
CC  // 10 x39y116 CPE[0]  _a228  C_MX4b////    
00  // 11 x39y116 CPE[1]  80'h00_0018_00_0040_0AFC_00CC modified with path inversions
FC  // 12 x39y116 CPE[2]  80'h00_0018_00_0040_0AF4_00CC from netlist
0A  // 13 x39y116 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 14 x39y116 CPE[4]
00  // 15 x39y116 CPE[5]
00  // 16 x39y116 CPE[6]
18  // 17 x39y116 CPE[7]
00  // 18 x39y116 CPE[8]
00  // 19 x39y116 CPE[9]
F2  // 20 x40y115 CPE[0]  _a74  C_///AND/D
FF  // 21 x40y115 CPE[1]  80'h00_DE00_80_0000_0C08_FFF2 modified with path inversions
08  // 22 x40y115 CPE[2]  80'h00_EE00_80_0000_0C08_FFF4 from netlist
0C  // 23 x40y115 CPE[3]      00_3000_00_0000_0000_0006 difference
00  // 24 x40y115 CPE[4]
00  // 25 x40y115 CPE[5]
80  // 26 x40y115 CPE[6]
00  // 27 x40y115 CPE[7]
DE  // 28 x40y115 CPE[8]
00  // 29 x40y115 CPE[9]
3F  // 30 x40y116 CPE[0]  net1 = net2: _a21  C_AND////D
F1  // 31 x40y116 CPE[1]  80'h00_D518_00_0000_0888_F13F modified with path inversions
88  // 32 x40y116 CPE[2]  80'h00_EA18_00_0000_0888_F1CF from netlist
08  // 33 x40y116 CPE[3]      00_3F00_00_0000_0000_00F0 difference
00  // 34 x40y116 CPE[4]
00  // 35 x40y116 CPE[5]
00  // 36 x40y116 CPE[6]
18  // 37 x40y116 CPE[7]
D5  // 38 x40y116 CPE[8]
00  // 39 x40y116 CPE[9]
00  // 40 x39y115 INMUX plane 2,1
08  // 41 x39y115 INMUX plane 4,3
30  // 42 x39y115 INMUX plane 6,5
02  // 43 x39y115 INMUX plane 8,7
00  // 44 x39y115 INMUX plane 10,9
09  // 45 x39y115 INMUX plane 12,11
22  // 46 x39y116 INMUX plane 2,1
28  // 47 x39y116 INMUX plane 4,3
1F  // 48 x39y116 INMUX plane 6,5
26  // 49 x39y116 INMUX plane 8,7
00  // 50 x39y116 INMUX plane 10,9
09  // 51 x39y116 INMUX plane 12,11
3D  // 52 x40y115 INMUX plane 2,1
00  // 53 x40y115 INMUX plane 4,3
41  // 54 x40y115 INMUX plane 6,5
41  // 55 x40y115 INMUX plane 8,7
63  // 56 x40y115 INMUX plane 10,9
05  // 57 x40y115 INMUX plane 12,11
11  // 58 x40y116 INMUX plane 2,1
39  // 59 x40y116 INMUX plane 4,3
5C  // 60 x40y116 INMUX plane 6,5
08  // 61 x40y116 INMUX plane 8,7
AB  // 62 x40y116 INMUX plane 10,9
C5  // 63 x40y116 INMUX plane 12,11
08  // 64 x39y115 SB_BIG plane 1
12  // 65 x39y115 SB_BIG plane 1
00  // 66 x39y115 SB_DRIVE plane 2,1
48  // 67 x39y115 SB_BIG plane 2
12  // 68 x39y115 SB_BIG plane 2
92  // 69 x39y115 SB_BIG plane 3
20  // 70 x39y115 SB_BIG plane 3
40  // 71 x39y115 SB_DRIVE plane 4,3
08  // 72 x39y115 SB_BIG plane 4
10  // 73 x39y115 SB_BIG plane 4
66  // 74 x39y115 SB_BIG plane 5
26  // 75 x39y115 SB_BIG plane 5
00  // 76 x39y115 SB_DRIVE plane 6,5
48  // 77 x39y115 SB_BIG plane 6
12  // 78 x39y115 SB_BIG plane 6
50  // 79 x39y115 SB_BIG plane 7
28  // 80 x39y115 SB_BIG plane 7
00  // 81 x39y115 SB_DRIVE plane 8,7
48  // 82 x39y115 SB_BIG plane 8
12  // 83 x39y115 SB_BIG plane 8
48  // 84 x39y115 SB_BIG plane 9
12  // 85 x39y115 SB_BIG plane 9
00  // 86 x39y115 SB_DRIVE plane 10,9
08  // 87 x39y115 SB_BIG plane 10
16  // 88 x39y115 SB_BIG plane 10
90  // 89 x39y115 SB_BIG plane 11
35  // 90 x39y115 SB_BIG plane 11
00  // 91 x39y115 SB_DRIVE plane 12,11
48  // 92 x39y115 SB_BIG plane 12
12  // 93 x39y115 SB_BIG plane 12
A8  // 94 x40y116 SB_SML plane 1
82  // 95 x40y116 SB_SML plane 2,1
6A  // 96 x40y116 SB_SML plane 2
E8  // 97 x40y116 SB_SML plane 3
82  // 98 x40y116 SB_SML plane 4,3
0A  // 99 x40y116 SB_SML plane 4
D2  // 100 x40y116 SB_SML plane 5
85  // 101 x40y116 SB_SML plane 6,5
2E  // 102 x40y116 SB_SML plane 6
94  // 103 x40y116 SB_SML plane 7
14  // 104 x40y116 SB_SML plane 8,7
6A  // 105 x40y116 SB_SML plane 8
A8  // 106 x40y116 SB_SML plane 9
C4  // 107 x40y116 SB_SML plane 10,9
0C  // 108 x40y116 SB_SML plane 10
40  // 109 x40y116 SB_SML plane 11
10  // 110 x40y116 SB_SML plane 12,11
32  // 111 x40y116 SB_SML plane 12
1A // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x41y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D55E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3A // y_sel: 115
2E // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D566
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x41y115 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
53  //  1 x41y115 CPE[1]  80'h00_0078_00_0020_0C66_53F3 modified with path inversions
66  //  2 x41y115 CPE[2]  80'h00_0078_00_0020_0C66_ACFC from netlist
0C  //  3 x41y115 CPE[3]      00_0000_00_0000_0000_FF0F difference
20  //  4 x41y115 CPE[4]
00  //  5 x41y115 CPE[5]
00  //  6 x41y115 CPE[6]
78  //  7 x41y115 CPE[7]
00  //  8 x41y115 CPE[8]
00  //  9 x41y115 CPE[9]
C0  // 10 x41y116 CPE[0]  _a157  C_ADDF////    
00  // 11 x41y116 CPE[1]  80'h00_0018_00_0010_0666_00C0 modified with path inversions
66  // 12 x41y116 CPE[2]  80'h00_0018_00_0010_0666_00C0 from netlist
06  // 13 x41y116 CPE[3]
10  // 14 x41y116 CPE[4]
00  // 15 x41y116 CPE[5]
00  // 16 x41y116 CPE[6]
18  // 17 x41y116 CPE[7]
00  // 18 x41y116 CPE[8]
00  // 19 x41y116 CPE[9]
FF  // 20 x42y115 CPE[0]  _a344  C_////Bridge
FF  // 21 x42y115 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x42y115 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x42y115 CPE[3]
00  // 24 x42y115 CPE[4]
00  // 25 x42y115 CPE[5]
00  // 26 x42y115 CPE[6]
A3  // 27 x42y115 CPE[7]
00  // 28 x42y115 CPE[8]
00  // 29 x42y115 CPE[9]
C3  // 30 x42y116 CPE[0]  _a224  C_MX4b////    
00  // 31 x42y116 CPE[1]  80'h00_0018_00_0040_0AFB_00C3 modified with path inversions
FB  // 32 x42y116 CPE[2]  80'h00_0018_00_0040_0AF4_00CC from netlist
0A  // 33 x42y116 CPE[3]      00_0000_00_0000_000F_000F difference
40  // 34 x42y116 CPE[4]
00  // 35 x42y116 CPE[5]
00  // 36 x42y116 CPE[6]
18  // 37 x42y116 CPE[7]
00  // 38 x42y116 CPE[8]
00  // 39 x42y116 CPE[9]
18  // 40 x41y115 INMUX plane 2,1
00  // 41 x41y115 INMUX plane 4,3
19  // 42 x41y115 INMUX plane 6,5
22  // 43 x41y115 INMUX plane 8,7
00  // 44 x41y115 INMUX plane 10,9
21  // 45 x41y115 INMUX plane 12,11
03  // 46 x41y116 INMUX plane 2,1
18  // 47 x41y116 INMUX plane 4,3
00  // 48 x41y116 INMUX plane 6,5
08  // 49 x41y116 INMUX plane 8,7
08  // 50 x41y116 INMUX plane 10,9
0D  // 51 x41y116 INMUX plane 12,11
08  // 52 x42y115 INMUX plane 2,1
00  // 53 x42y115 INMUX plane 4,3
41  // 54 x42y115 INMUX plane 6,5
81  // 55 x42y115 INMUX plane 8,7
40  // 56 x42y115 INMUX plane 10,9
85  // 57 x42y115 INMUX plane 12,11
2B  // 58 x42y116 INMUX plane 2,1
38  // 59 x42y116 INMUX plane 4,3
2E  // 60 x42y116 INMUX plane 6,5
A3  // 61 x42y116 INMUX plane 8,7
48  // 62 x42y116 INMUX plane 10,9
E1  // 63 x42y116 INMUX plane 12,11
58  // 64 x42y116 SB_BIG plane 1
44  // 65 x42y116 SB_BIG plane 1
00  // 66 x42y116 SB_DRIVE plane 2,1
5E  // 67 x42y116 SB_BIG plane 2
34  // 68 x42y116 SB_BIG plane 2
48  // 69 x42y116 SB_BIG plane 3
22  // 70 x42y116 SB_BIG plane 3
02  // 71 x42y116 SB_DRIVE plane 4,3
48  // 72 x42y116 SB_BIG plane 4
12  // 73 x42y116 SB_BIG plane 4
48  // 74 x42y116 SB_BIG plane 5
12  // 75 x42y116 SB_BIG plane 5
02  // 76 x42y116 SB_DRIVE plane 6,5
48  // 77 x42y116 SB_BIG plane 6
12  // 78 x42y116 SB_BIG plane 6
16  // 79 x42y116 SB_BIG plane 7
52  // 80 x42y116 SB_BIG plane 7
04  // 81 x42y116 SB_DRIVE plane 8,7
51  // 82 x42y116 SB_BIG plane 8
12  // 83 x42y116 SB_BIG plane 8
41  // 84 x42y116 SB_BIG plane 9
52  // 85 x42y116 SB_BIG plane 9
00  // 86 x42y116 SB_DRIVE plane 10,9
50  // 87 x42y116 SB_BIG plane 10
24  // 88 x42y116 SB_BIG plane 10
92  // 89 x42y116 SB_BIG plane 11
13  // 90 x42y116 SB_BIG plane 11
00  // 91 x42y116 SB_DRIVE plane 12,11
50  // 92 x42y116 SB_BIG plane 12
20  // 93 x42y116 SB_BIG plane 12
88  // 94 x41y115 SB_SML plane 1
86  // 95 x41y115 SB_SML plane 2,1
31  // 96 x41y115 SB_SML plane 2
A8  // 97 x41y115 SB_SML plane 3
E2  // 98 x41y115 SB_SML plane 4,3
13  // 99 x41y115 SB_SML plane 4
30  // 100 x41y115 SB_SML plane 5
67  // 101 x41y115 SB_SML plane 6,5
73  // 102 x41y115 SB_SML plane 6
63  // 103 x41y115 SB_SML plane 7
87  // 104 x41y115 SB_SML plane 8,7
2A  // 105 x41y115 SB_SML plane 8
A8  // 106 x41y115 SB_SML plane 9
82  // 107 x41y115 SB_SML plane 10,9
2A  // 108 x41y115 SB_SML plane 10
A8  // 109 x41y115 SB_SML plane 11
82  // 110 x41y115 SB_SML plane 12,11
2A  // 111 x41y115 SB_SML plane 12
13 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x43y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D5DC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3A // y_sel: 115
46 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D5E4
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x43y115 CPE[0]  _a312  C_////Bridge
FF  //  1 x43y115 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x43y115 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x43y115 CPE[3]
00  //  4 x43y115 CPE[4]
00  //  5 x43y115 CPE[5]
00  //  6 x43y115 CPE[6]
A1  //  7 x43y115 CPE[7]
00  //  8 x43y115 CPE[8]
00  //  9 x43y115 CPE[9]
00  // 10 x43y116 CPE[0]
00  // 11 x43y116 CPE[1]
00  // 12 x43y116 CPE[2]
00  // 13 x43y116 CPE[3]
00  // 14 x43y116 CPE[4]
00  // 15 x43y116 CPE[5]
00  // 16 x43y116 CPE[6]
00  // 17 x43y116 CPE[7]
00  // 18 x43y116 CPE[8]
00  // 19 x43y116 CPE[9]
00  // 20 x44y115 CPE[0]
00  // 21 x44y115 CPE[1]
00  // 22 x44y115 CPE[2]
00  // 23 x44y115 CPE[3]
00  // 24 x44y115 CPE[4]
00  // 25 x44y115 CPE[5]
00  // 26 x44y115 CPE[6]
00  // 27 x44y115 CPE[7]
00  // 28 x44y115 CPE[8]
00  // 29 x44y115 CPE[9]
00  // 30 x44y116 CPE[0]
00  // 31 x44y116 CPE[1]
00  // 32 x44y116 CPE[2]
00  // 33 x44y116 CPE[3]
00  // 34 x44y116 CPE[4]
00  // 35 x44y116 CPE[5]
00  // 36 x44y116 CPE[6]
00  // 37 x44y116 CPE[7]
00  // 38 x44y116 CPE[8]
00  // 39 x44y116 CPE[9]
28  // 40 x43y115 INMUX plane 2,1
10  // 41 x43y115 INMUX plane 4,3
01  // 42 x43y115 INMUX plane 6,5
2B  // 43 x43y115 INMUX plane 8,7
00  // 44 x43y115 INMUX plane 10,9
00  // 45 x43y115 INMUX plane 12,11
09  // 46 x43y116 INMUX plane 2,1
00  // 47 x43y116 INMUX plane 4,3
00  // 48 x43y116 INMUX plane 6,5
08  // 49 x43y116 INMUX plane 8,7
11  // 50 x43y116 INMUX plane 10,9
08  // 51 x43y116 INMUX plane 12,11
00  // 52 x44y115 INMUX plane 2,1
08  // 53 x44y115 INMUX plane 4,3
40  // 54 x44y115 INMUX plane 6,5
00  // 55 x44y115 INMUX plane 8,7
40  // 56 x44y115 INMUX plane 10,9
00  // 57 x44y115 INMUX plane 12,11
01  // 58 x44y116 INMUX plane 2,1
00  // 59 x44y116 INMUX plane 4,3
40  // 60 x44y116 INMUX plane 6,5
00  // 61 x44y116 INMUX plane 8,7
49  // 62 x44y116 INMUX plane 10,9
09  // 63 x44y116 INMUX plane 12,11
48  // 64 x43y115 SB_BIG plane 1
12  // 65 x43y115 SB_BIG plane 1
00  // 66 x43y115 SB_DRIVE plane 2,1
00  // 67 x43y115 SB_BIG plane 2
00  // 68 x43y115 SB_BIG plane 2
00  // 69 x43y115 SB_BIG plane 3
00  // 70 x43y115 SB_BIG plane 3
00  // 71 x43y115 SB_DRIVE plane 4,3
60  // 72 x43y115 SB_BIG plane 4
00  // 73 x43y115 SB_BIG plane 4
48  // 74 x43y115 SB_BIG plane 5
12  // 75 x43y115 SB_BIG plane 5
00  // 76 x43y115 SB_DRIVE plane 6,5
00  // 77 x43y115 SB_BIG plane 6
00  // 78 x43y115 SB_BIG plane 6
03  // 79 x43y115 SB_BIG plane 7
32  // 80 x43y115 SB_BIG plane 7
00  // 81 x43y115 SB_DRIVE plane 8,7
00  // 82 x43y115 SB_BIG plane 8
00  // 83 x43y115 SB_BIG plane 8
00  // 84 x43y115 SB_BIG plane 9
00  // 85 x43y115 SB_BIG plane 9
00  // 86 x43y115 SB_DRIVE plane 10,9
83  // 87 x43y115 SB_BIG plane 10
32  // 88 x43y115 SB_BIG plane 10
00  // 89 x43y115 SB_BIG plane 11
00  // 90 x43y115 SB_BIG plane 11
00  // 91 x43y115 SB_DRIVE plane 12,11
00  // 92 x43y115 SB_BIG plane 12
00  // 93 x43y115 SB_BIG plane 12
A8  // 94 x44y116 SB_SML plane 1
02  // 95 x44y116 SB_SML plane 2,1
00  // 96 x44y116 SB_SML plane 2
00  // 97 x44y116 SB_SML plane 3
00  // 98 x44y116 SB_SML plane 4,3
00  // 99 x44y116 SB_SML plane 4
28  // 100 x44y116 SB_SML plane 5
02  // 101 x44y116 SB_SML plane 6,5
00  // 102 x44y116 SB_SML plane 6
00  // 103 x44y116 SB_SML plane 7
00  // 104 x44y116 SB_SML plane 8,7
00  // 105 x44y116 SB_SML plane 8
30  // 106 x44y116 SB_SML plane 9
AA // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x45y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D655     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3A // y_sel: 115
9E // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D65D
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x45y115 CPE[0]
00  //  1 x45y115 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x45y115 CPE[2]
00  //  3 x45y115 CPE[3]
00  //  4 x45y115 CPE[4]
60  //  5 x45y115 CPE[5]
3F  //  6 x45y115 CPE[6]
00  //  7 x45y115 CPE[7]
00  //  8 x45y115 CPE[8]
00  //  9 x45y115 CPE[9]
00  // 10 x45y116 CPE[0]
00  // 11 x45y116 CPE[1]
00  // 12 x45y116 CPE[2]
00  // 13 x45y116 CPE[3]
00  // 14 x45y116 CPE[4]
00  // 15 x45y116 CPE[5]
00  // 16 x45y116 CPE[6]
00  // 17 x45y116 CPE[7]
00  // 18 x45y116 CPE[8]
00  // 19 x45y116 CPE[9]
00  // 20 x46y115 CPE[0]
00  // 21 x46y115 CPE[1]
00  // 22 x46y115 CPE[2]
00  // 23 x46y115 CPE[3]
00  // 24 x46y115 CPE[4]
00  // 25 x46y115 CPE[5]
00  // 26 x46y115 CPE[6]
00  // 27 x46y115 CPE[7]
00  // 28 x46y115 CPE[8]
00  // 29 x46y115 CPE[9]
00  // 30 x46y116 CPE[0]
00  // 31 x46y116 CPE[1]
00  // 32 x46y116 CPE[2]
00  // 33 x46y116 CPE[3]
00  // 34 x46y116 CPE[4]
00  // 35 x46y116 CPE[5]
00  // 36 x46y116 CPE[6]
00  // 37 x46y116 CPE[7]
00  // 38 x46y116 CPE[8]
00  // 39 x46y116 CPE[9]
00  // 40 x45y115 INMUX plane 2,1
08  // 41 x45y115 INMUX plane 4,3
00  // 42 x45y115 INMUX plane 6,5
00  // 43 x45y115 INMUX plane 8,7
00  // 44 x45y115 INMUX plane 10,9
00  // 45 x45y115 INMUX plane 12,11
00  // 46 x45y116 INMUX plane 2,1
00  // 47 x45y116 INMUX plane 4,3
00  // 48 x45y116 INMUX plane 6,5
00  // 49 x45y116 INMUX plane 8,7
01  // 50 x45y116 INMUX plane 10,9
00  // 51 x45y116 INMUX plane 12,11
00  // 52 x46y115 INMUX plane 2,1
00  // 53 x46y115 INMUX plane 4,3
00  // 54 x46y115 INMUX plane 6,5
00  // 55 x46y115 INMUX plane 8,7
00  // 56 x46y115 INMUX plane 10,9
00  // 57 x46y115 INMUX plane 12,11
00  // 58 x46y116 INMUX plane 2,1
00  // 59 x46y116 INMUX plane 4,3
00  // 60 x46y116 INMUX plane 6,5
00  // 61 x46y116 INMUX plane 8,7
01  // 62 x46y116 INMUX plane 10,9
C7 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x29y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D6A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3B // y_sel: 117
46 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D6AA
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y117 CPE[0]
00  //  1 x29y117 CPE[1]
00  //  2 x29y117 CPE[2]
00  //  3 x29y117 CPE[3]
00  //  4 x29y117 CPE[4]
00  //  5 x29y117 CPE[5]
00  //  6 x29y117 CPE[6]
00  //  7 x29y117 CPE[7]
00  //  8 x29y117 CPE[8]
00  //  9 x29y117 CPE[9]
FF  // 10 x29y118 CPE[0]  _a123  C_/C_0_1///    
FF  // 11 x29y118 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x29y118 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x29y118 CPE[3]
00  // 14 x29y118 CPE[4]
08  // 15 x29y118 CPE[5]
12  // 16 x29y118 CPE[6]
00  // 17 x29y118 CPE[7]
CF  // 18 x29y118 CPE[8]
00  // 19 x29y118 CPE[9]
3F  // 20 x30y117 CPE[0]  _a181  C_///AND/D
FF  // 21 x30y117 CPE[1]  80'h00_DD00_80_0000_0C08_FF3F modified with path inversions
08  // 22 x30y117 CPE[2]  80'h00_EE00_80_0000_0C08_FFCF from netlist
0C  // 23 x30y117 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  // 24 x30y117 CPE[4]
00  // 25 x30y117 CPE[5]
80  // 26 x30y117 CPE[6]
00  // 27 x30y117 CPE[7]
DD  // 28 x30y117 CPE[8]
00  // 29 x30y117 CPE[9]
FF  // 30 x30y118 CPE[0]  _a77  C_AND/D///    _a342  C_////Bridge
A5  // 31 x30y118 CPE[1]  80'h00_DEA0_00_0000_0C88_A5FF modified with path inversions
88  // 32 x30y118 CPE[2]  80'h00_EEA0_00_0000_0C88_A5FF from netlist
0C  // 33 x30y118 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x30y118 CPE[4]
00  // 35 x30y118 CPE[5]
00  // 36 x30y118 CPE[6]
A0  // 37 x30y118 CPE[7]
DE  // 38 x30y118 CPE[8]
00  // 39 x30y118 CPE[9]
00  // 40 x29y117 INMUX plane 2,1
00  // 41 x29y117 INMUX plane 4,3
00  // 42 x29y117 INMUX plane 6,5
04  // 43 x29y117 INMUX plane 8,7
00  // 44 x29y117 INMUX plane 10,9
00  // 45 x29y117 INMUX plane 12,11
08  // 46 x29y118 INMUX plane 2,1
00  // 47 x29y118 INMUX plane 4,3
00  // 48 x29y118 INMUX plane 6,5
00  // 49 x29y118 INMUX plane 8,7
00  // 50 x29y118 INMUX plane 10,9
00  // 51 x29y118 INMUX plane 12,11
09  // 52 x30y117 INMUX plane 2,1
38  // 53 x30y117 INMUX plane 4,3
00  // 54 x30y117 INMUX plane 6,5
00  // 55 x30y117 INMUX plane 8,7
03  // 56 x30y117 INMUX plane 10,9
D5  // 57 x30y117 INMUX plane 12,11
0D  // 58 x30y118 INMUX plane 2,1
00  // 59 x30y118 INMUX plane 4,3
05  // 60 x30y118 INMUX plane 6,5
04  // 61 x30y118 INMUX plane 8,7
03  // 62 x30y118 INMUX plane 10,9
05  // 63 x30y118 INMUX plane 12,11
0B  // 64 x29y117 SB_BIG plane 1
30  // 65 x29y117 SB_BIG plane 1
01  // 66 x29y117 SB_DRIVE plane 2,1
8B  // 67 x29y117 SB_BIG plane 2
34  // 68 x29y117 SB_BIG plane 2
11  // 69 x29y117 SB_BIG plane 3
26  // 70 x29y117 SB_BIG plane 3
00  // 71 x29y117 SB_DRIVE plane 4,3
41  // 72 x29y117 SB_BIG plane 4
02  // 73 x29y117 SB_BIG plane 4
00  // 74 x29y117 SB_BIG plane 5
30  // 75 x29y117 SB_BIG plane 5
00  // 76 x29y117 SB_DRIVE plane 6,5
48  // 77 x29y117 SB_BIG plane 6
12  // 78 x29y117 SB_BIG plane 6
48  // 79 x29y117 SB_BIG plane 7
12  // 80 x29y117 SB_BIG plane 7
00  // 81 x29y117 SB_DRIVE plane 8,7
41  // 82 x29y117 SB_BIG plane 8
22  // 83 x29y117 SB_BIG plane 8
00  // 84 x29y117 SB_BIG plane 9
00  // 85 x29y117 SB_BIG plane 9
00  // 86 x29y117 SB_DRIVE plane 10,9
00  // 87 x29y117 SB_BIG plane 10
00  // 88 x29y117 SB_BIG plane 10
00  // 89 x29y117 SB_BIG plane 11
00  // 90 x29y117 SB_BIG plane 11
00  // 91 x29y117 SB_DRIVE plane 12,11
00  // 92 x29y117 SB_BIG plane 12
00  // 93 x29y117 SB_BIG plane 12
00  // 94 x30y118 SB_SML plane 1
81  // 95 x30y118 SB_SML plane 2,1
2A  // 96 x30y118 SB_SML plane 2
4E  // 97 x30y118 SB_SML plane 3
85  // 98 x30y118 SB_SML plane 4,3
2A  // 99 x30y118 SB_SML plane 4
00  // 100 x30y118 SB_SML plane 5
81  // 101 x30y118 SB_SML plane 6,5
2A  // 102 x30y118 SB_SML plane 6
A8  // 103 x30y118 SB_SML plane 7
B2  // 104 x30y118 SB_SML plane 8,7
46  // 105 x30y118 SB_SML plane 8
00  // 106 x30y118 SB_SML plane 9
04  // 107 x30y118 SB_SML plane 10,9
05 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x31y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D71C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3B // y_sel: 117
1F // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D724
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CA  //  0 x31y117 CPE[0]  net1 = net2: _a8  C_AND/D//AND/D
35  //  1 x31y117 CPE[1]  80'h00_DE00_80_0000_0C88_35CA modified with path inversions
88  //  2 x31y117 CPE[2]  80'h00_EE00_80_0000_0C88_3A35 from netlist
0C  //  3 x31y117 CPE[3]      00_3000_00_0000_0000_0FFF difference
00  //  4 x31y117 CPE[4]
00  //  5 x31y117 CPE[5]
80  //  6 x31y117 CPE[6]
00  //  7 x31y117 CPE[7]
DE  //  8 x31y117 CPE[8]
00  //  9 x31y117 CPE[9]
FF  // 10 x31y118 CPE[0]  _a343  C_////Bridge
FF  // 11 x31y118 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x31y118 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x31y118 CPE[3]
00  // 14 x31y118 CPE[4]
00  // 15 x31y118 CPE[5]
00  // 16 x31y118 CPE[6]
A3  // 17 x31y118 CPE[7]
00  // 18 x31y118 CPE[8]
00  // 19 x31y118 CPE[9]
12  // 20 x32y117 CPE[0]  _a92  C_///AND/
FF  // 21 x32y117 CPE[1]  80'h00_0060_00_0000_0C08_FF12 modified with path inversions
08  // 22 x32y117 CPE[2]  80'h00_0060_00_0000_0C08_FF82 from netlist
0C  // 23 x32y117 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 24 x32y117 CPE[4]
00  // 25 x32y117 CPE[5]
00  // 26 x32y117 CPE[6]
60  // 27 x32y117 CPE[7]
00  // 28 x32y117 CPE[8]
00  // 29 x32y117 CPE[9]
00  // 30 x32y118 CPE[0]  _a116  C_/C_0_1///    _a302  C_////Bridge
00  // 31 x32y118 CPE[1]  80'h00_3FA1_12_0800_0000_0000 modified with path inversions
00  // 32 x32y118 CPE[2]  80'h00_3FA1_12_0800_0000_0000 from netlist
00  // 33 x32y118 CPE[3]
00  // 34 x32y118 CPE[4]
08  // 35 x32y118 CPE[5]
12  // 36 x32y118 CPE[6]
A1  // 37 x32y118 CPE[7]
3F  // 38 x32y118 CPE[8]
00  // 39 x32y118 CPE[9]
05  // 40 x31y117 INMUX plane 2,1
30  // 41 x31y117 INMUX plane 4,3
04  // 42 x31y117 INMUX plane 6,5
28  // 43 x31y117 INMUX plane 8,7
03  // 44 x31y117 INMUX plane 10,9
01  // 45 x31y117 INMUX plane 12,11
00  // 46 x31y118 INMUX plane 2,1
12  // 47 x31y118 INMUX plane 4,3
00  // 48 x31y118 INMUX plane 6,5
20  // 49 x31y118 INMUX plane 8,7
00  // 50 x31y118 INMUX plane 10,9
01  // 51 x31y118 INMUX plane 12,11
34  // 52 x32y117 INMUX plane 2,1
23  // 53 x32y117 INMUX plane 4,3
20  // 54 x32y117 INMUX plane 6,5
40  // 55 x32y117 INMUX plane 8,7
00  // 56 x32y117 INMUX plane 10,9
C0  // 57 x32y117 INMUX plane 12,11
25  // 58 x32y118 INMUX plane 2,1
11  // 59 x32y118 INMUX plane 4,3
00  // 60 x32y118 INMUX plane 6,5
40  // 61 x32y118 INMUX plane 8,7
00  // 62 x32y118 INMUX plane 10,9
40  // 63 x32y118 INMUX plane 12,11
48  // 64 x32y118 SB_BIG plane 1
10  // 65 x32y118 SB_BIG plane 1
40  // 66 x32y118 SB_DRIVE plane 2,1
41  // 67 x32y118 SB_BIG plane 2
12  // 68 x32y118 SB_BIG plane 2
51  // 69 x32y118 SB_BIG plane 3
32  // 70 x32y118 SB_BIG plane 3
00  // 71 x32y118 SB_DRIVE plane 4,3
48  // 72 x32y118 SB_BIG plane 4
16  // 73 x32y118 SB_BIG plane 4
48  // 74 x32y118 SB_BIG plane 5
10  // 75 x32y118 SB_BIG plane 5
00  // 76 x32y118 SB_DRIVE plane 6,5
48  // 77 x32y118 SB_BIG plane 6
12  // 78 x32y118 SB_BIG plane 6
08  // 79 x32y118 SB_BIG plane 7
12  // 80 x32y118 SB_BIG plane 7
00  // 81 x32y118 SB_DRIVE plane 8,7
8A  // 82 x32y118 SB_BIG plane 8
44  // 83 x32y118 SB_BIG plane 8
48  // 84 x32y118 SB_BIG plane 9
32  // 85 x32y118 SB_BIG plane 9
00  // 86 x32y118 SB_DRIVE plane 10,9
48  // 87 x32y118 SB_BIG plane 10
10  // 88 x32y118 SB_BIG plane 10
48  // 89 x32y118 SB_BIG plane 11
12  // 90 x32y118 SB_BIG plane 11
00  // 91 x32y118 SB_DRIVE plane 12,11
48  // 92 x32y118 SB_BIG plane 12
22  // 93 x32y118 SB_BIG plane 12
A1  // 94 x31y117 SB_SML plane 1
84  // 95 x31y117 SB_SML plane 2,1
2A  // 96 x31y117 SB_SML plane 2
B2  // 97 x31y117 SB_SML plane 3
85  // 98 x31y117 SB_SML plane 4,3
2A  // 99 x31y117 SB_SML plane 4
D2  // 100 x31y117 SB_SML plane 5
83  // 101 x31y117 SB_SML plane 6,5
2A  // 102 x31y117 SB_SML plane 6
A8  // 103 x31y117 SB_SML plane 7
A2  // 104 x31y117 SB_SML plane 8,7
35  // 105 x31y117 SB_SML plane 8
A8  // 106 x31y117 SB_SML plane 9
82  // 107 x31y117 SB_SML plane 10,9
4A  // 108 x31y117 SB_SML plane 10
C8  // 109 x31y117 SB_SML plane 11
82  // 110 x31y117 SB_SML plane 12,11
30  // 111 x31y117 SB_SML plane 12
38 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x33y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D79A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3B // y_sel: 117
C7 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D7A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
43  //  0 x33y117 CPE[0]  _a57  C_ORAND////    _a262  C_///AND/
E5  //  1 x33y117 CPE[1]  80'h00_0078_00_0000_0C88_E543 modified with path inversions
88  //  2 x33y117 CPE[2]  80'h00_0078_00_0000_0C88_D543 from netlist
0C  //  3 x33y117 CPE[3]      00_0000_00_0000_0000_3000 difference
00  //  4 x33y117 CPE[4]
00  //  5 x33y117 CPE[5]
00  //  6 x33y117 CPE[6]
78  //  7 x33y117 CPE[7]
00  //  8 x33y117 CPE[8]
00  //  9 x33y117 CPE[9]
FF  // 10 x33y118 CPE[0]  _a179  C_AND/D///    _a301  C_////Bridge
AF  // 11 x33y118 CPE[1]  80'h00_EDA3_00_0000_0C88_AFFF modified with path inversions
88  // 12 x33y118 CPE[2]  80'h00_EEA3_00_0000_0C88_AFFF from netlist
0C  // 13 x33y118 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x33y118 CPE[4]
00  // 15 x33y118 CPE[5]
00  // 16 x33y118 CPE[6]
A3  // 17 x33y118 CPE[7]
ED  // 18 x33y118 CPE[8]
00  // 19 x33y118 CPE[9]
0C  // 20 x34y117 CPE[0]  net1 = net2: _a129  C_ADDF2/D//ADDF2/
A0  // 21 x34y117 CPE[1]  80'h00_ED60_00_0020_0C66_A00C modified with path inversions
66  // 22 x34y117 CPE[2]  80'h00_EE60_00_0020_0C66_A00C from netlist
0C  // 23 x34y117 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 24 x34y117 CPE[4]
00  // 25 x34y117 CPE[5]
00  // 26 x34y117 CPE[6]
60  // 27 x34y117 CPE[7]
ED  // 28 x34y117 CPE[8]
00  // 29 x34y117 CPE[9]
50  // 30 x34y118 CPE[0]  net1 = net2: _a131  C_ADDF2/D//ADDF2/
30  // 31 x34y118 CPE[1]  80'h00_EE60_00_0020_0C66_3050 modified with path inversions
66  // 32 x34y118 CPE[2]  80'h00_EE60_00_0020_0C66_C0A0 from netlist
0C  // 33 x34y118 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 34 x34y118 CPE[4]
00  // 35 x34y118 CPE[5]
00  // 36 x34y118 CPE[6]
60  // 37 x34y118 CPE[7]
EE  // 38 x34y118 CPE[8]
00  // 39 x34y118 CPE[9]
29  // 40 x33y117 INMUX plane 2,1
2F  // 41 x33y117 INMUX plane 4,3
07  // 42 x33y117 INMUX plane 6,5
3A  // 43 x33y117 INMUX plane 8,7
01  // 44 x33y117 INMUX plane 10,9
2B  // 45 x33y117 INMUX plane 12,11
0A  // 46 x33y118 INMUX plane 2,1
21  // 47 x33y118 INMUX plane 4,3
03  // 48 x33y118 INMUX plane 6,5
1A  // 49 x33y118 INMUX plane 8,7
0B  // 50 x33y118 INMUX plane 10,9
05  // 51 x33y118 INMUX plane 12,11
01  // 52 x34y117 INMUX plane 2,1
08  // 53 x34y117 INMUX plane 4,3
00  // 54 x34y117 INMUX plane 6,5
00  // 55 x34y117 INMUX plane 8,7
10  // 56 x34y117 INMUX plane 10,9
C5  // 57 x34y117 INMUX plane 12,11
00  // 58 x34y118 INMUX plane 2,1
18  // 59 x34y118 INMUX plane 4,3
00  // 60 x34y118 INMUX plane 6,5
40  // 61 x34y118 INMUX plane 8,7
03  // 62 x34y118 INMUX plane 10,9
2D  // 63 x34y118 INMUX plane 12,11
50  // 64 x33y117 SB_BIG plane 1
36  // 65 x33y117 SB_BIG plane 1
00  // 66 x33y117 SB_DRIVE plane 2,1
41  // 67 x33y117 SB_BIG plane 2
12  // 68 x33y117 SB_BIG plane 2
48  // 69 x33y117 SB_BIG plane 3
22  // 70 x33y117 SB_BIG plane 3
00  // 71 x33y117 SB_DRIVE plane 4,3
9B  // 72 x33y117 SB_BIG plane 4
24  // 73 x33y117 SB_BIG plane 4
08  // 74 x33y117 SB_BIG plane 5
02  // 75 x33y117 SB_BIG plane 5
00  // 76 x33y117 SB_DRIVE plane 6,5
08  // 77 x33y117 SB_BIG plane 6
12  // 78 x33y117 SB_BIG plane 6
41  // 79 x33y117 SB_BIG plane 7
12  // 80 x33y117 SB_BIG plane 7
00  // 81 x33y117 SB_DRIVE plane 8,7
52  // 82 x33y117 SB_BIG plane 8
16  // 83 x33y117 SB_BIG plane 8
0B  // 84 x33y117 SB_BIG plane 9
54  // 85 x33y117 SB_BIG plane 9
00  // 86 x33y117 SB_DRIVE plane 10,9
88  // 87 x33y117 SB_BIG plane 10
12  // 88 x33y117 SB_BIG plane 10
48  // 89 x33y117 SB_BIG plane 11
12  // 90 x33y117 SB_BIG plane 11
00  // 91 x33y117 SB_DRIVE plane 12,11
48  // 92 x33y117 SB_BIG plane 12
10  // 93 x33y117 SB_BIG plane 12
28  // 94 x34y118 SB_SML plane 1
C3  // 95 x34y118 SB_SML plane 2,1
04  // 96 x34y118 SB_SML plane 2
A8  // 97 x34y118 SB_SML plane 3
62  // 98 x34y118 SB_SML plane 4,3
0D  // 99 x34y118 SB_SML plane 4
A8  // 100 x34y118 SB_SML plane 5
82  // 101 x34y118 SB_SML plane 6,5
2A  // 102 x34y118 SB_SML plane 6
28  // 103 x34y118 SB_SML plane 7
96  // 104 x34y118 SB_SML plane 8,7
44  // 105 x34y118 SB_SML plane 8
2E  // 106 x34y118 SB_SML plane 9
13  // 107 x34y118 SB_SML plane 10,9
0A  // 108 x34y118 SB_SML plane 10
A8  // 109 x34y118 SB_SML plane 11
B2  // 110 x34y118 SB_SML plane 12,11
74  // 111 x34y118 SB_SML plane 12
BE // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x35y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D818     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3B // y_sel: 117
AF // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D820
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x35y117 CPE[0]  _a183  C_AND/D///    _a331  C_////Bridge
AF  //  1 x35y117 CPE[1]  80'h00_EDA3_00_0000_0C88_AFFF modified with path inversions
88  //  2 x35y117 CPE[2]  80'h00_EEA3_00_0000_0C88_AFFF from netlist
0C  //  3 x35y117 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x35y117 CPE[4]
00  //  5 x35y117 CPE[5]
00  //  6 x35y117 CPE[6]
A3  //  7 x35y117 CPE[7]
ED  //  8 x35y117 CPE[8]
00  //  9 x35y117 CPE[9]
CC  // 10 x35y118 CPE[0]  _a104  C_ANDXOR////    _a37  C_///AND/
CD  // 11 x35y118 CPE[1]  80'h00_0078_00_0000_0C68_CDCC modified with path inversions
68  // 12 x35y118 CPE[2]  80'h00_0078_00_0000_0C68_CBC3 from netlist
0C  // 13 x35y118 CPE[3]      00_0000_00_0000_0000_060F difference
00  // 14 x35y118 CPE[4]
00  // 15 x35y118 CPE[5]
00  // 16 x35y118 CPE[6]
78  // 17 x35y118 CPE[7]
00  // 18 x35y118 CPE[8]
00  // 19 x35y118 CPE[9]
EA  // 20 x36y117 CPE[0]  _a79  C_///ORAND/
FF  // 21 x36y117 CPE[1]  80'h00_0060_00_0000_0C08_FFEA modified with path inversions
08  // 22 x36y117 CPE[2]  80'h00_0060_00_0000_0C08_FFBA from netlist
0C  // 23 x36y117 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x36y117 CPE[4]
00  // 25 x36y117 CPE[5]
00  // 26 x36y117 CPE[6]
60  // 27 x36y117 CPE[7]
00  // 28 x36y117 CPE[8]
00  // 29 x36y117 CPE[9]
BD  // 30 x36y118 CPE[0]  _a256  C_AND////    _a33  C_///ORAND/D
55  // 31 x36y118 CPE[1]  80'h00_D518_80_0000_0C87_55BD modified with path inversions
87  // 32 x36y118 CPE[2]  80'h00_EA18_80_0000_0C87_55D7 from netlist
0C  // 33 x36y118 CPE[3]      00_3F00_00_0000_0000_006A difference
00  // 34 x36y118 CPE[4]
00  // 35 x36y118 CPE[5]
80  // 36 x36y118 CPE[6]
18  // 37 x36y118 CPE[7]
D5  // 38 x36y118 CPE[8]
00  // 39 x36y118 CPE[9]
09  // 40 x35y117 INMUX plane 2,1
04  // 41 x35y117 INMUX plane 4,3
02  // 42 x35y117 INMUX plane 6,5
2E  // 43 x35y117 INMUX plane 8,7
00  // 44 x35y117 INMUX plane 10,9
0D  // 45 x35y117 INMUX plane 12,11
13  // 46 x35y118 INMUX plane 2,1
18  // 47 x35y118 INMUX plane 4,3
3E  // 48 x35y118 INMUX plane 6,5
38  // 49 x35y118 INMUX plane 8,7
29  // 50 x35y118 INMUX plane 10,9
29  // 51 x35y118 INMUX plane 12,11
06  // 52 x36y117 INMUX plane 2,1
1F  // 53 x36y117 INMUX plane 4,3
05  // 54 x36y117 INMUX plane 6,5
69  // 55 x36y117 INMUX plane 8,7
00  // 56 x36y117 INMUX plane 10,9
C2  // 57 x36y117 INMUX plane 12,11
35  // 58 x36y118 INMUX plane 2,1
09  // 59 x36y118 INMUX plane 4,3
1D  // 60 x36y118 INMUX plane 6,5
42  // 61 x36y118 INMUX plane 8,7
28  // 62 x36y118 INMUX plane 10,9
85  // 63 x36y118 INMUX plane 12,11
56  // 64 x36y118 SB_BIG plane 1
20  // 65 x36y118 SB_BIG plane 1
00  // 66 x36y118 SB_DRIVE plane 2,1
51  // 67 x36y118 SB_BIG plane 2
18  // 68 x36y118 SB_BIG plane 2
C9  // 69 x36y118 SB_BIG plane 3
44  // 70 x36y118 SB_BIG plane 3
00  // 71 x36y118 SB_DRIVE plane 4,3
C4  // 72 x36y118 SB_BIG plane 4
22  // 73 x36y118 SB_BIG plane 4
08  // 74 x36y118 SB_BIG plane 5
10  // 75 x36y118 SB_BIG plane 5
04  // 76 x36y118 SB_DRIVE plane 6,5
08  // 77 x36y118 SB_BIG plane 6
22  // 78 x36y118 SB_BIG plane 6
48  // 79 x36y118 SB_BIG plane 7
12  // 80 x36y118 SB_BIG plane 7
00  // 81 x36y118 SB_DRIVE plane 8,7
48  // 82 x36y118 SB_BIG plane 8
12  // 83 x36y118 SB_BIG plane 8
48  // 84 x36y118 SB_BIG plane 9
12  // 85 x36y118 SB_BIG plane 9
00  // 86 x36y118 SB_DRIVE plane 10,9
10  // 87 x36y118 SB_BIG plane 10
24  // 88 x36y118 SB_BIG plane 10
48  // 89 x36y118 SB_BIG plane 11
12  // 90 x36y118 SB_BIG plane 11
00  // 91 x36y118 SB_DRIVE plane 12,11
48  // 92 x36y118 SB_BIG plane 12
12  // 93 x36y118 SB_BIG plane 12
E2  // 94 x35y117 SB_SML plane 1
81  // 95 x35y117 SB_SML plane 2,1
2A  // 96 x35y117 SB_SML plane 2
A1  // 97 x35y117 SB_SML plane 3
83  // 98 x35y117 SB_SML plane 4,3
0A  // 99 x35y117 SB_SML plane 4
A8  // 100 x35y117 SB_SML plane 5
85  // 101 x35y117 SB_SML plane 6,5
2A  // 102 x35y117 SB_SML plane 6
69  // 103 x35y117 SB_SML plane 7
25  // 104 x35y117 SB_SML plane 8,7
3D  // 105 x35y117 SB_SML plane 8
A8  // 106 x35y117 SB_SML plane 9
84  // 107 x35y117 SB_SML plane 10,9
1A  // 108 x35y117 SB_SML plane 10
C8  // 109 x35y117 SB_SML plane 11
B2  // 110 x35y117 SB_SML plane 12,11
70  // 111 x35y117 SB_SML plane 12
1F // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x37y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D896     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3B // y_sel: 117
77 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D89E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
D3  //  0 x37y117 CPE[0]  _a28  C_AND/D///    _a93  C_///ORAND/
F8  //  1 x37y117 CPE[1]  80'h00_D560_00_0000_0C88_F8D3 modified with path inversions
88  //  2 x37y117 CPE[2]  80'h00_EA60_00_0000_0C88_F1E3 from netlist
0C  //  3 x37y117 CPE[3]      00_3F00_00_0000_0000_0930 difference
00  //  4 x37y117 CPE[4]
00  //  5 x37y117 CPE[5]
00  //  6 x37y117 CPE[6]
60  //  7 x37y117 CPE[7]
D5  //  8 x37y117 CPE[8]
00  //  9 x37y117 CPE[9]
52  // 10 x37y118 CPE[0]  net1 = net2: _a32  C_AND/D//AND/D
25  // 11 x37y118 CPE[1]  80'h00_E900_80_0000_0C88_2552 modified with path inversions
88  // 12 x37y118 CPE[2]  80'h00_EA00_80_0000_0C88_85A1 from netlist
0C  // 13 x37y118 CPE[3]      00_0300_00_0000_0000_A0F3 difference
00  // 14 x37y118 CPE[4]
00  // 15 x37y118 CPE[5]
80  // 16 x37y118 CPE[6]
00  // 17 x37y118 CPE[7]
E9  // 18 x37y118 CPE[8]
00  // 19 x37y118 CPE[9]
DA  // 20 x38y117 CPE[0]  _a49  C_ORAND////    
AF  // 21 x38y117 CPE[1]  80'h00_0018_00_0000_0888_AFDA modified with path inversions
88  // 22 x38y117 CPE[2]  80'h00_0018_00_0000_0888_5FD5 from netlist
08  // 23 x38y117 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 24 x38y117 CPE[4]
00  // 25 x38y117 CPE[5]
00  // 26 x38y117 CPE[6]
18  // 27 x38y117 CPE[7]
00  // 28 x38y117 CPE[8]
00  // 29 x38y117 CPE[9]
53  // 30 x38y118 CPE[0]  _a29  C_///OR/D
FF  // 31 x38y118 CPE[1]  80'h00_EA00_80_0000_0C0E_FF53 modified with path inversions
0E  // 32 x38y118 CPE[2]  80'h00_EA00_80_0000_0C0E_FFAC from netlist
0C  // 33 x38y118 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x38y118 CPE[4]
00  // 35 x38y118 CPE[5]
80  // 36 x38y118 CPE[6]
00  // 37 x38y118 CPE[7]
EA  // 38 x38y118 CPE[8]
00  // 39 x38y118 CPE[9]
15  // 40 x37y117 INMUX plane 2,1
0C  // 41 x37y117 INMUX plane 4,3
2E  // 42 x37y117 INMUX plane 6,5
01  // 43 x37y117 INMUX plane 8,7
23  // 44 x37y117 INMUX plane 10,9
0D  // 45 x37y117 INMUX plane 12,11
16  // 46 x37y118 INMUX plane 2,1
10  // 47 x37y118 INMUX plane 4,3
1D  // 48 x37y118 INMUX plane 6,5
0E  // 49 x37y118 INMUX plane 8,7
0B  // 50 x37y118 INMUX plane 10,9
25  // 51 x37y118 INMUX plane 12,11
0E  // 52 x38y117 INMUX plane 2,1
27  // 53 x38y117 INMUX plane 4,3
8B  // 54 x38y117 INMUX plane 6,5
CB  // 55 x38y117 INMUX plane 8,7
88  // 56 x38y117 INMUX plane 10,9
DC  // 57 x38y117 INMUX plane 12,11
2D  // 58 x38y118 INMUX plane 2,1
0A  // 59 x38y118 INMUX plane 4,3
98  // 60 x38y118 INMUX plane 6,5
00  // 61 x38y118 INMUX plane 8,7
A3  // 62 x38y118 INMUX plane 10,9
C5  // 63 x38y118 INMUX plane 12,11
A2  // 64 x37y117 SB_BIG plane 1
12  // 65 x37y117 SB_BIG plane 1
00  // 66 x37y117 SB_DRIVE plane 2,1
41  // 67 x37y117 SB_BIG plane 2
02  // 68 x37y117 SB_BIG plane 2
8E  // 69 x37y117 SB_BIG plane 3
28  // 70 x37y117 SB_BIG plane 3
00  // 71 x37y117 SB_DRIVE plane 4,3
53  // 72 x37y117 SB_BIG plane 4
24  // 73 x37y117 SB_BIG plane 4
41  // 74 x37y117 SB_BIG plane 5
00  // 75 x37y117 SB_BIG plane 5
00  // 76 x37y117 SB_DRIVE plane 6,5
80  // 77 x37y117 SB_BIG plane 6
48  // 78 x37y117 SB_BIG plane 6
83  // 79 x37y117 SB_BIG plane 7
42  // 80 x37y117 SB_BIG plane 7
00  // 81 x37y117 SB_DRIVE plane 8,7
C0  // 82 x37y117 SB_BIG plane 8
00  // 83 x37y117 SB_BIG plane 8
48  // 84 x37y117 SB_BIG plane 9
12  // 85 x37y117 SB_BIG plane 9
00  // 86 x37y117 SB_DRIVE plane 10,9
C9  // 87 x37y117 SB_BIG plane 10
46  // 88 x37y117 SB_BIG plane 10
48  // 89 x37y117 SB_BIG plane 11
24  // 90 x37y117 SB_BIG plane 11
80  // 91 x37y117 SB_DRIVE plane 12,11
48  // 92 x37y117 SB_BIG plane 12
02  // 93 x37y117 SB_BIG plane 12
00  // 94 x38y118 SB_SML plane 1
01  // 95 x38y118 SB_SML plane 2,1
00  // 96 x38y118 SB_SML plane 2
92  // 97 x38y118 SB_SML plane 3
10  // 98 x38y118 SB_SML plane 4,3
4B  // 99 x38y118 SB_SML plane 4
A8  // 100 x38y118 SB_SML plane 5
64  // 101 x38y118 SB_SML plane 6,5
34  // 102 x38y118 SB_SML plane 6
D4  // 103 x38y118 SB_SML plane 7
86  // 104 x38y118 SB_SML plane 8,7
2A  // 105 x38y118 SB_SML plane 8
A8  // 106 x38y118 SB_SML plane 9
12  // 107 x38y118 SB_SML plane 10,9
6A  // 108 x38y118 SB_SML plane 10
A8  // 109 x38y118 SB_SML plane 11
82  // 110 x38y118 SB_SML plane 12,11
4A  // 111 x38y118 SB_SML plane 12
54 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x39y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D914     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3B // y_sel: 117
7F // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D91C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x39y117 CPE[0]  _a286  C_AND////    _a305  C_////Bridge
8F  //  1 x39y117 CPE[1]  80'h00_00BA_00_0000_0C88_8FFF modified with path inversions
88  //  2 x39y117 CPE[2]  80'h00_00BA_00_0000_0C88_4FFF from netlist
0C  //  3 x39y117 CPE[3]      00_0000_00_0000_0000_C000 difference
00  //  4 x39y117 CPE[4]
00  //  5 x39y117 CPE[5]
00  //  6 x39y117 CPE[6]
BA  //  7 x39y117 CPE[7]
00  //  8 x39y117 CPE[8]
00  //  9 x39y117 CPE[9]
C5  // 10 x39y118 CPE[0]  _a58  C_ORAND////    _a46  C_///AND/
EA  // 11 x39y118 CPE[1]  80'h00_0078_00_0000_0C88_EAC5 modified with path inversions
88  // 12 x39y118 CPE[2]  80'h00_0078_00_0000_0C88_D535 from netlist
0C  // 13 x39y118 CPE[3]      00_0000_00_0000_0000_3FF0 difference
00  // 14 x39y118 CPE[4]
00  // 15 x39y118 CPE[5]
00  // 16 x39y118 CPE[6]
78  // 17 x39y118 CPE[7]
00  // 18 x39y118 CPE[8]
00  // 19 x39y118 CPE[9]
00  // 20 x40y117 CPE[0]  _a107  C_MX4a////    _a328  C_////Bridge
C5  // 21 x40y117 CPE[1]  80'h00_00B9_00_0040_0CD4_C500 modified with path inversions
D4  // 22 x40y117 CPE[2]  80'h00_00B9_00_0040_0C94_3A00 from netlist
0C  // 23 x40y117 CPE[3]      00_0000_00_0000_0040_FF00 difference
40  // 24 x40y117 CPE[4]
00  // 25 x40y117 CPE[5]
00  // 26 x40y117 CPE[6]
B9  // 27 x40y117 CPE[7]
00  // 28 x40y117 CPE[8]
00  // 29 x40y117 CPE[9]
BA  // 30 x40y118 CPE[0]  _a40  C_///ORAND/
FF  // 31 x40y118 CPE[1]  80'h00_0060_00_0000_0C08_FFBA modified with path inversions
08  // 32 x40y118 CPE[2]  80'h00_0060_00_0000_0C08_FFD5 from netlist
0C  // 33 x40y118 CPE[3]      00_0000_00_0000_0000_006F difference
00  // 34 x40y118 CPE[4]
00  // 35 x40y118 CPE[5]
00  // 36 x40y118 CPE[6]
60  // 37 x40y118 CPE[7]
00  // 38 x40y118 CPE[8]
00  // 39 x40y118 CPE[9]
08  // 40 x39y117 INMUX plane 2,1
20  // 41 x39y117 INMUX plane 4,3
28  // 42 x39y117 INMUX plane 6,5
05  // 43 x39y117 INMUX plane 8,7
10  // 44 x39y117 INMUX plane 10,9
01  // 45 x39y117 INMUX plane 12,11
0F  // 46 x39y118 INMUX plane 2,1
29  // 47 x39y118 INMUX plane 4,3
0C  // 48 x39y118 INMUX plane 6,5
3B  // 49 x39y118 INMUX plane 8,7
15  // 50 x39y118 INMUX plane 10,9
20  // 51 x39y118 INMUX plane 12,11
12  // 52 x40y117 INMUX plane 2,1
29  // 53 x40y117 INMUX plane 4,3
00  // 54 x40y117 INMUX plane 6,5
42  // 55 x40y117 INMUX plane 8,7
00  // 56 x40y117 INMUX plane 10,9
C4  // 57 x40y117 INMUX plane 12,11
0C  // 58 x40y118 INMUX plane 2,1
23  // 59 x40y118 INMUX plane 4,3
08  // 60 x40y118 INMUX plane 6,5
C1  // 61 x40y118 INMUX plane 8,7
88  // 62 x40y118 INMUX plane 10,9
C4  // 63 x40y118 INMUX plane 12,11
48  // 64 x40y118 SB_BIG plane 1
12  // 65 x40y118 SB_BIG plane 1
00  // 66 x40y118 SB_DRIVE plane 2,1
59  // 67 x40y118 SB_BIG plane 2
12  // 68 x40y118 SB_BIG plane 2
D9  // 69 x40y118 SB_BIG plane 3
02  // 70 x40y118 SB_BIG plane 3
00  // 71 x40y118 SB_DRIVE plane 4,3
48  // 72 x40y118 SB_BIG plane 4
12  // 73 x40y118 SB_BIG plane 4
48  // 74 x40y118 SB_BIG plane 5
02  // 75 x40y118 SB_BIG plane 5
00  // 76 x40y118 SB_DRIVE plane 6,5
12  // 77 x40y118 SB_BIG plane 6
22  // 78 x40y118 SB_BIG plane 6
48  // 79 x40y118 SB_BIG plane 7
12  // 80 x40y118 SB_BIG plane 7
00  // 81 x40y118 SB_DRIVE plane 8,7
48  // 82 x40y118 SB_BIG plane 8
12  // 83 x40y118 SB_BIG plane 8
8B  // 84 x40y118 SB_BIG plane 9
54  // 85 x40y118 SB_BIG plane 9
00  // 86 x40y118 SB_DRIVE plane 10,9
90  // 87 x40y118 SB_BIG plane 10
44  // 88 x40y118 SB_BIG plane 10
11  // 89 x40y118 SB_BIG plane 11
24  // 90 x40y118 SB_BIG plane 11
00  // 91 x40y118 SB_DRIVE plane 12,11
48  // 92 x40y118 SB_BIG plane 12
12  // 93 x40y118 SB_BIG plane 12
48  // 94 x39y117 SB_SML plane 1
B2  // 95 x39y117 SB_SML plane 2,1
6D  // 96 x39y117 SB_SML plane 2
39  // 97 x39y117 SB_SML plane 3
82  // 98 x39y117 SB_SML plane 4,3
2A  // 99 x39y117 SB_SML plane 4
31  // 100 x39y117 SB_SML plane 5
B2  // 101 x39y117 SB_SML plane 6,5
1D  // 102 x39y117 SB_SML plane 6
FA  // 103 x39y117 SB_SML plane 7
32  // 104 x39y117 SB_SML plane 8,7
21  // 105 x39y117 SB_SML plane 8
A8  // 106 x39y117 SB_SML plane 9
82  // 107 x39y117 SB_SML plane 10,9
24  // 108 x39y117 SB_SML plane 10
D3  // 109 x39y117 SB_SML plane 11
86  // 110 x39y117 SB_SML plane 12,11
2A  // 111 x39y117 SB_SML plane 12
87 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x41y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D992     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3B // y_sel: 117
A7 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D99A
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y117 CPE[0]
00  //  1 x41y117 CPE[1]
00  //  2 x41y117 CPE[2]
00  //  3 x41y117 CPE[3]
00  //  4 x41y117 CPE[4]
00  //  5 x41y117 CPE[5]
00  //  6 x41y117 CPE[6]
00  //  7 x41y117 CPE[7]
00  //  8 x41y117 CPE[8]
00  //  9 x41y117 CPE[9]
A7  // 10 x41y118 CPE[0]  _a67  C_AND////    _a23  C_///ORAND/D
44  // 11 x41y118 CPE[1]  80'h00_E918_80_0000_0C87_44A7 modified with path inversions
87  // 12 x41y118 CPE[2]  80'h00_EA18_80_0000_0C87_11A7 from netlist
0C  // 13 x41y118 CPE[3]      00_0300_00_0000_0000_5500 difference
00  // 14 x41y118 CPE[4]
00  // 15 x41y118 CPE[5]
80  // 16 x41y118 CPE[6]
18  // 17 x41y118 CPE[7]
E9  // 18 x41y118 CPE[8]
00  // 19 x41y118 CPE[9]
03  // 20 x42y117 CPE[0]  _a16  C_MX2b////    _a317  C_////Bridge
00  // 21 x42y117 CPE[1]  80'h00_00BB_00_0040_0A33_0003 modified with path inversions
33  // 22 x42y117 CPE[2]  80'h00_00BB_00_0040_0A33_0003 from netlist
0A  // 23 x42y117 CPE[3]
40  // 24 x42y117 CPE[4]
00  // 25 x42y117 CPE[5]
00  // 26 x42y117 CPE[6]
BB  // 27 x42y117 CPE[7]
00  // 28 x42y117 CPE[8]
00  // 29 x42y117 CPE[9]
1A  // 30 x42y118 CPE[0]  _a108  C_AND////    
CA  // 31 x42y118 CPE[1]  80'h00_0018_00_0000_0888_CA1A modified with path inversions
88  // 32 x42y118 CPE[2]  80'h00_0018_00_0000_0888_3A15 from netlist
08  // 33 x42y118 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 34 x42y118 CPE[4]
00  // 35 x42y118 CPE[5]
00  // 36 x42y118 CPE[6]
18  // 37 x42y118 CPE[7]
00  // 38 x42y118 CPE[8]
00  // 39 x42y118 CPE[9]
00  // 40 x41y117 INMUX plane 2,1
0C  // 41 x41y117 INMUX plane 4,3
09  // 42 x41y117 INMUX plane 6,5
20  // 43 x41y117 INMUX plane 8,7
10  // 44 x41y117 INMUX plane 10,9
05  // 45 x41y117 INMUX plane 12,11
04  // 46 x41y118 INMUX plane 2,1
18  // 47 x41y118 INMUX plane 4,3
01  // 48 x41y118 INMUX plane 6,5
3A  // 49 x41y118 INMUX plane 8,7
28  // 50 x41y118 INMUX plane 10,9
2C  // 51 x41y118 INMUX plane 12,11
29  // 52 x42y117 INMUX plane 2,1
31  // 53 x42y117 INMUX plane 4,3
1E  // 54 x42y117 INMUX plane 6,5
6A  // 55 x42y117 INMUX plane 8,7
00  // 56 x42y117 INMUX plane 10,9
01  // 57 x42y117 INMUX plane 12,11
1F  // 58 x42y118 INMUX plane 2,1
24  // 59 x42y118 INMUX plane 4,3
24  // 60 x42y118 INMUX plane 6,5
E4  // 61 x42y118 INMUX plane 8,7
0D  // 62 x42y118 INMUX plane 10,9
09  // 63 x42y118 INMUX plane 12,11
00  // 64 x41y117 SB_BIG plane 1
34  // 65 x41y117 SB_BIG plane 1
00  // 66 x41y117 SB_DRIVE plane 2,1
18  // 67 x41y117 SB_BIG plane 2
10  // 68 x41y117 SB_BIG plane 2
50  // 69 x41y117 SB_BIG plane 3
04  // 70 x41y117 SB_BIG plane 3
80  // 71 x41y117 SB_DRIVE plane 4,3
14  // 72 x41y117 SB_BIG plane 4
15  // 73 x41y117 SB_BIG plane 4
46  // 74 x41y117 SB_BIG plane 5
00  // 75 x41y117 SB_BIG plane 5
00  // 76 x41y117 SB_DRIVE plane 6,5
18  // 77 x41y117 SB_BIG plane 6
14  // 78 x41y117 SB_BIG plane 6
98  // 79 x41y117 SB_BIG plane 7
44  // 80 x41y117 SB_BIG plane 7
08  // 81 x41y117 SB_DRIVE plane 8,7
98  // 82 x41y117 SB_BIG plane 8
24  // 83 x41y117 SB_BIG plane 8
00  // 84 x41y117 SB_BIG plane 9
00  // 85 x41y117 SB_BIG plane 9
00  // 86 x41y117 SB_DRIVE plane 10,9
1B  // 87 x41y117 SB_BIG plane 10
00  // 88 x41y117 SB_BIG plane 10
46  // 89 x41y117 SB_BIG plane 11
00  // 90 x41y117 SB_BIG plane 11
00  // 91 x41y117 SB_DRIVE plane 12,11
00  // 92 x41y117 SB_BIG plane 12
00  // 93 x41y117 SB_BIG plane 12
00  // 94 x42y118 SB_SML plane 1
C4  // 95 x42y118 SB_SML plane 2,1
3F  // 96 x42y118 SB_SML plane 2
B9  // 97 x42y118 SB_SML plane 3
80  // 98 x42y118 SB_SML plane 4,3
75  // 99 x42y118 SB_SML plane 4
0B  // 100 x42y118 SB_SML plane 5
84  // 101 x42y118 SB_SML plane 6,5
4A  // 102 x42y118 SB_SML plane 6
D4  // 103 x42y118 SB_SML plane 7
66  // 104 x42y118 SB_SML plane 8,7
53  // 105 x42y118 SB_SML plane 8
60  // 106 x42y118 SB_SML plane 9
32 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x43y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA0B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3B // y_sel: 117
CF // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA13
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
FF  //  0 x43y117 CPE[0]  _a310  C_////Bridge
FF  //  1 x43y117 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x43y117 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x43y117 CPE[3]
00  //  4 x43y117 CPE[4]
00  //  5 x43y117 CPE[5]
00  //  6 x43y117 CPE[6]
A3  //  7 x43y117 CPE[7]
00  //  8 x43y117 CPE[8]
00  //  9 x43y117 CPE[9]
00  // 10 x43y118 CPE[0]
00  // 11 x43y118 CPE[1]
00  // 12 x43y118 CPE[2]
00  // 13 x43y118 CPE[3]
00  // 14 x43y118 CPE[4]
00  // 15 x43y118 CPE[5]
00  // 16 x43y118 CPE[6]
00  // 17 x43y118 CPE[7]
00  // 18 x43y118 CPE[8]
00  // 19 x43y118 CPE[9]
00  // 20 x44y117 CPE[0]
00  // 21 x44y117 CPE[1]
00  // 22 x44y117 CPE[2]
00  // 23 x44y117 CPE[3]
00  // 24 x44y117 CPE[4]
00  // 25 x44y117 CPE[5]
00  // 26 x44y117 CPE[6]
00  // 27 x44y117 CPE[7]
00  // 28 x44y117 CPE[8]
00  // 29 x44y117 CPE[9]
00  // 30 x44y118 CPE[0]
00  // 31 x44y118 CPE[1]
00  // 32 x44y118 CPE[2]
00  // 33 x44y118 CPE[3]
00  // 34 x44y118 CPE[4]
00  // 35 x44y118 CPE[5]
00  // 36 x44y118 CPE[6]
00  // 37 x44y118 CPE[7]
00  // 38 x44y118 CPE[8]
00  // 39 x44y118 CPE[9]
28  // 40 x43y117 INMUX plane 2,1
31  // 41 x43y117 INMUX plane 4,3
28  // 42 x43y117 INMUX plane 6,5
01  // 43 x43y117 INMUX plane 8,7
10  // 44 x43y117 INMUX plane 10,9
00  // 45 x43y117 INMUX plane 12,11
28  // 46 x43y118 INMUX plane 2,1
08  // 47 x43y118 INMUX plane 4,3
00  // 48 x43y118 INMUX plane 6,5
18  // 49 x43y118 INMUX plane 8,7
20  // 50 x43y118 INMUX plane 10,9
04  // 51 x43y118 INMUX plane 12,11
00  // 52 x44y117 INMUX plane 2,1
00  // 53 x44y117 INMUX plane 4,3
40  // 54 x44y117 INMUX plane 6,5
00  // 55 x44y117 INMUX plane 8,7
40  // 56 x44y117 INMUX plane 10,9
00  // 57 x44y117 INMUX plane 12,11
03  // 58 x44y118 INMUX plane 2,1
09  // 59 x44y118 INMUX plane 4,3
59  // 60 x44y118 INMUX plane 6,5
00  // 61 x44y118 INMUX plane 8,7
40  // 62 x44y118 INMUX plane 10,9
00  // 63 x44y118 INMUX plane 12,11
48  // 64 x44y118 SB_BIG plane 1
12  // 65 x44y118 SB_BIG plane 1
40  // 66 x44y118 SB_DRIVE plane 2,1
30  // 67 x44y118 SB_BIG plane 2
02  // 68 x44y118 SB_BIG plane 2
00  // 69 x44y118 SB_BIG plane 3
00  // 70 x44y118 SB_BIG plane 3
00  // 71 x44y118 SB_DRIVE plane 4,3
00  // 72 x44y118 SB_BIG plane 4
00  // 73 x44y118 SB_BIG plane 4
48  // 74 x44y118 SB_BIG plane 5
12  // 75 x44y118 SB_BIG plane 5
00  // 76 x44y118 SB_DRIVE plane 6,5
00  // 77 x44y118 SB_BIG plane 6
00  // 78 x44y118 SB_BIG plane 6
00  // 79 x44y118 SB_BIG plane 7
00  // 80 x44y118 SB_BIG plane 7
00  // 81 x44y118 SB_DRIVE plane 8,7
00  // 82 x44y118 SB_BIG plane 8
00  // 83 x44y118 SB_BIG plane 8
00  // 84 x44y118 SB_BIG plane 9
00  // 85 x44y118 SB_BIG plane 9
00  // 86 x44y118 SB_DRIVE plane 10,9
00  // 87 x44y118 SB_BIG plane 10
00  // 88 x44y118 SB_BIG plane 10
00  // 89 x44y118 SB_BIG plane 11
00  // 90 x44y118 SB_BIG plane 11
00  // 91 x44y118 SB_DRIVE plane 12,11
00  // 92 x44y118 SB_BIG plane 12
00  // 93 x44y118 SB_BIG plane 12
28  // 94 x43y117 SB_SML plane 1
02  // 95 x43y117 SB_SML plane 2,1
00  // 96 x43y117 SB_SML plane 2
00  // 97 x43y117 SB_SML plane 3
00  // 98 x43y117 SB_SML plane 4,3
06  // 99 x43y117 SB_SML plane 4
A8  // 100 x43y117 SB_SML plane 5
02  // 101 x43y117 SB_SML plane 6,5
00  // 102 x43y117 SB_SML plane 6
00  // 103 x43y117 SB_SML plane 7
06  // 104 x43y117 SB_SML plane 8,7
00  // 105 x43y117 SB_SML plane 8
60  // 106 x43y117 SB_SML plane 9
30  // 107 x43y117 SB_SML plane 10,9
48  // 108 x43y117 SB_SML plane 10
60 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x27y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA86     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3C // y_sel: 119
21 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA8E
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x27y119 CPE[0]
00  //  1 x27y119 CPE[1]
00  //  2 x27y119 CPE[2]
00  //  3 x27y119 CPE[3]
00  //  4 x27y119 CPE[4]
00  //  5 x27y119 CPE[5]
00  //  6 x27y119 CPE[6]
00  //  7 x27y119 CPE[7]
00  //  8 x27y119 CPE[8]
00  //  9 x27y119 CPE[9]
00  // 10 x27y120 CPE[0]
00  // 11 x27y120 CPE[1]
00  // 12 x27y120 CPE[2]
00  // 13 x27y120 CPE[3]
00  // 14 x27y120 CPE[4]
00  // 15 x27y120 CPE[5]
00  // 16 x27y120 CPE[6]
00  // 17 x27y120 CPE[7]
00  // 18 x27y120 CPE[8]
00  // 19 x27y120 CPE[9]
3C  // 20 x28y119 CPE[0]  _a235  C_MX4b////    
00  // 21 x28y119 CPE[1]  80'h00_0018_00_0040_0ADA_003C modified with path inversions
DA  // 22 x28y119 CPE[2]  80'h00_0018_00_0040_0AD2_00C3 from netlist
0A  // 23 x28y119 CPE[3]      00_0000_00_0000_0008_00FF difference
40  // 24 x28y119 CPE[4]
00  // 25 x28y119 CPE[5]
00  // 26 x28y119 CPE[6]
18  // 27 x28y119 CPE[7]
00  // 28 x28y119 CPE[8]
00  // 29 x28y119 CPE[9]
00  // 30 x28y120 CPE[0]
00  // 31 x28y120 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x28y120 CPE[2]
00  // 33 x28y120 CPE[3]
00  // 34 x28y120 CPE[4]
60  // 35 x28y120 CPE[5]
3F  // 36 x28y120 CPE[6]
00  // 37 x28y120 CPE[7]
00  // 38 x28y120 CPE[8]
00  // 39 x28y120 CPE[9]
00  // 40 x27y119 INMUX plane 2,1
00  // 41 x27y119 INMUX plane 4,3
00  // 42 x27y119 INMUX plane 6,5
00  // 43 x27y119 INMUX plane 8,7
00  // 44 x27y119 INMUX plane 10,9
00  // 45 x27y119 INMUX plane 12,11
00  // 46 x27y120 INMUX plane 2,1
00  // 47 x27y120 INMUX plane 4,3
00  // 48 x27y120 INMUX plane 6,5
00  // 49 x27y120 INMUX plane 8,7
00  // 50 x27y120 INMUX plane 10,9
00  // 51 x27y120 INMUX plane 12,11
18  // 52 x28y119 INMUX plane 2,1
28  // 53 x28y119 INMUX plane 4,3
05  // 54 x28y119 INMUX plane 6,5
2A  // 55 x28y119 INMUX plane 8,7
00  // 56 x28y119 INMUX plane 10,9
00  // 57 x28y119 INMUX plane 12,11
01  // 58 x28y120 INMUX plane 2,1
00  // 59 x28y120 INMUX plane 4,3
00  // 60 x28y120 INMUX plane 6,5
00  // 61 x28y120 INMUX plane 8,7
00  // 62 x28y120 INMUX plane 10,9
00  // 63 x28y120 INMUX plane 12,11
00  // 64 x27y119 SB_BIG plane 1
00  // 65 x27y119 SB_BIG plane 1
00  // 66 x27y119 SB_DRIVE plane 2,1
00  // 67 x27y119 SB_BIG plane 2
00  // 68 x27y119 SB_BIG plane 2
48  // 69 x27y119 SB_BIG plane 3
12  // 70 x27y119 SB_BIG plane 3
00  // 71 x27y119 SB_DRIVE plane 4,3
00  // 72 x27y119 SB_BIG plane 4
00  // 73 x27y119 SB_BIG plane 4
00  // 74 x27y119 SB_BIG plane 5
00  // 75 x27y119 SB_BIG plane 5
00  // 76 x27y119 SB_DRIVE plane 6,5
00  // 77 x27y119 SB_BIG plane 6
00  // 78 x27y119 SB_BIG plane 6
41  // 79 x27y119 SB_BIG plane 7
12  // 80 x27y119 SB_BIG plane 7
00  // 81 x27y119 SB_DRIVE plane 8,7
00  // 82 x27y119 SB_BIG plane 8
00  // 83 x27y119 SB_BIG plane 8
00  // 84 x27y119 SB_BIG plane 9
00  // 85 x27y119 SB_BIG plane 9
00  // 86 x27y119 SB_DRIVE plane 10,9
00  // 87 x27y119 SB_BIG plane 10
00  // 88 x27y119 SB_BIG plane 10
00  // 89 x27y119 SB_BIG plane 11
00  // 90 x27y119 SB_BIG plane 11
00  // 91 x27y119 SB_DRIVE plane 12,11
00  // 92 x27y119 SB_BIG plane 12
00  // 93 x27y119 SB_BIG plane 12
00  // 94 x28y120 SB_SML plane 1
20  // 95 x28y120 SB_SML plane 2,1
30  // 96 x28y120 SB_SML plane 2
A8  // 97 x28y120 SB_SML plane 3
02  // 98 x28y120 SB_SML plane 4,3
00  // 99 x28y120 SB_SML plane 4
00  // 100 x28y120 SB_SML plane 5
00  // 101 x28y120 SB_SML plane 6,5
00  // 102 x28y120 SB_SML plane 6
A8  // 103 x28y120 SB_SML plane 7
02  // 104 x28y120 SB_SML plane 8,7
00  // 105 x28y120 SB_SML plane 8
00  // 106 x28y120 SB_SML plane 9
00  // 107 x28y120 SB_SML plane 10,9
04  // 108 x28y120 SB_SML plane 10
76 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x29y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB01     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3C // y_sel: 119
F9 // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A0  //  0 x29y119 CPE[0]  net1 = net2: _a117  C_ADDF2///ADDF2/
3A  //  1 x29y119 CPE[1]  80'h00_0078_00_0020_0C66_3AA0 modified with path inversions
66  //  2 x29y119 CPE[2]  80'h00_0078_00_0020_0C66_CAA0 from netlist
0C  //  3 x29y119 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x29y119 CPE[4]
00  //  5 x29y119 CPE[5]
00  //  6 x29y119 CPE[6]
78  //  7 x29y119 CPE[7]
00  //  8 x29y119 CPE[8]
00  //  9 x29y119 CPE[9]
03  // 10 x29y120 CPE[0]  net1 = net2: _a119  C_ADDF2///ADDF2/
A0  // 11 x29y120 CPE[1]  80'h00_0078_00_0020_0C66_A003 modified with path inversions
66  // 12 x29y120 CPE[2]  80'h00_0078_00_0020_0C66_A00C from netlist
0C  // 13 x29y120 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 14 x29y120 CPE[4]
00  // 15 x29y120 CPE[5]
00  // 16 x29y120 CPE[6]
78  // 17 x29y120 CPE[7]
00  // 18 x29y120 CPE[8]
00  // 19 x29y120 CPE[9]
FF  // 20 x30y119 CPE[0]  _a185  C_AND/D///    
3F  // 21 x30y119 CPE[1]  80'h00_EE00_00_0000_0C88_3FFF modified with path inversions
88  // 22 x30y119 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 23 x30y119 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x30y119 CPE[4]
00  // 25 x30y119 CPE[5]
00  // 26 x30y119 CPE[6]
00  // 27 x30y119 CPE[7]
EE  // 28 x30y119 CPE[8]
00  // 29 x30y119 CPE[9]
81  // 30 x30y120 CPE[0]  net1 = net2: _a2  C_AND////D
A1  // 31 x30y120 CPE[1]  80'h00_EE18_00_0000_0888_A181 modified with path inversions
88  // 32 x30y120 CPE[2]  80'h00_EE18_00_0000_0888_5248 from netlist
08  // 33 x30y120 CPE[3]      00_0000_00_0000_0000_F3C9 difference
00  // 34 x30y120 CPE[4]
00  // 35 x30y120 CPE[5]
00  // 36 x30y120 CPE[6]
18  // 37 x30y120 CPE[7]
EE  // 38 x30y120 CPE[8]
00  // 39 x30y120 CPE[9]
1C  // 40 x29y119 INMUX plane 2,1
05  // 41 x29y119 INMUX plane 4,3
04  // 42 x29y119 INMUX plane 6,5
39  // 43 x29y119 INMUX plane 8,7
00  // 44 x29y119 INMUX plane 10,9
10  // 45 x29y119 INMUX plane 12,11
28  // 46 x29y120 INMUX plane 2,1
28  // 47 x29y120 INMUX plane 4,3
05  // 48 x29y120 INMUX plane 6,5
2D  // 49 x29y120 INMUX plane 8,7
02  // 50 x29y120 INMUX plane 10,9
00  // 51 x29y120 INMUX plane 12,11
00  // 52 x30y119 INMUX plane 2,1
00  // 53 x30y119 INMUX plane 4,3
80  // 54 x30y119 INMUX plane 6,5
51  // 55 x30y119 INMUX plane 8,7
83  // 56 x30y119 INMUX plane 10,9
CD  // 57 x30y119 INMUX plane 12,11
24  // 58 x30y120 INMUX plane 2,1
3B  // 59 x30y120 INMUX plane 4,3
BC  // 60 x30y120 INMUX plane 6,5
03  // 61 x30y120 INMUX plane 8,7
9B  // 62 x30y120 INMUX plane 10,9
2D  // 63 x30y120 INMUX plane 12,11
48  // 64 x30y120 SB_BIG plane 1
12  // 65 x30y120 SB_BIG plane 1
00  // 66 x30y120 SB_DRIVE plane 2,1
08  // 67 x30y120 SB_BIG plane 2
18  // 68 x30y120 SB_BIG plane 2
41  // 69 x30y120 SB_BIG plane 3
12  // 70 x30y120 SB_BIG plane 3
10  // 71 x30y120 SB_DRIVE plane 4,3
41  // 72 x30y120 SB_BIG plane 4
02  // 73 x30y120 SB_BIG plane 4
08  // 74 x30y120 SB_BIG plane 5
12  // 75 x30y120 SB_BIG plane 5
00  // 76 x30y120 SB_DRIVE plane 6,5
48  // 77 x30y120 SB_BIG plane 6
12  // 78 x30y120 SB_BIG plane 6
48  // 79 x30y120 SB_BIG plane 7
12  // 80 x30y120 SB_BIG plane 7
80  // 81 x30y120 SB_DRIVE plane 8,7
48  // 82 x30y120 SB_BIG plane 8
02  // 83 x30y120 SB_BIG plane 8
48  // 84 x30y120 SB_BIG plane 9
48  // 85 x30y120 SB_BIG plane 9
00  // 86 x30y120 SB_DRIVE plane 10,9
48  // 87 x30y120 SB_BIG plane 10
12  // 88 x30y120 SB_BIG plane 10
48  // 89 x30y120 SB_BIG plane 11
12  // 90 x30y120 SB_BIG plane 11
00  // 91 x30y120 SB_DRIVE plane 12,11
8E  // 92 x30y120 SB_BIG plane 12
26  // 93 x30y120 SB_BIG plane 12
A8  // 94 x29y119 SB_SML plane 1
82  // 95 x29y119 SB_SML plane 2,1
2A  // 96 x29y119 SB_SML plane 2
A8  // 97 x29y119 SB_SML plane 3
B2  // 98 x29y119 SB_SML plane 4,3
70  // 99 x29y119 SB_SML plane 4
88  // 100 x29y119 SB_SML plane 5
82  // 101 x29y119 SB_SML plane 6,5
2A  // 102 x29y119 SB_SML plane 6
F3  // 103 x29y119 SB_SML plane 7
83  // 104 x29y119 SB_SML plane 8,7
0A  // 105 x29y119 SB_SML plane 8
A8  // 106 x29y119 SB_SML plane 9
82  // 107 x29y119 SB_SML plane 10,9
28  // 108 x29y119 SB_SML plane 10
A8  // 109 x29y119 SB_SML plane 11
12  // 110 x29y119 SB_SML plane 12,11
5C  // 111 x29y119 SB_SML plane 12
1C // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x31y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB7F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3C // y_sel: 119
A0 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CA  //  0 x31y119 CPE[0]  _a292  C_///AND/
FF  //  1 x31y119 CPE[1]  80'h00_0060_00_0000_0C08_FFCA modified with path inversions
08  //  2 x31y119 CPE[2]  80'h00_0060_00_0000_0C08_FF35 from netlist
0C  //  3 x31y119 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x31y119 CPE[4]
00  //  5 x31y119 CPE[5]
00  //  6 x31y119 CPE[6]
60  //  7 x31y119 CPE[7]
00  //  8 x31y119 CPE[8]
00  //  9 x31y119 CPE[9]
FA  // 10 x31y120 CPE[0]  _a91  C_MX2b////    _a306  C_////Bridge
00  // 11 x31y120 CPE[1]  80'h00_00BA_00_0040_0AC0_00FA modified with path inversions
C0  // 12 x31y120 CPE[2]  80'h00_00BA_00_0040_0AC8_00FA from netlist
0A  // 13 x31y120 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 14 x31y120 CPE[4]
00  // 15 x31y120 CPE[5]
00  // 16 x31y120 CPE[6]
BA  // 17 x31y120 CPE[7]
00  // 18 x31y120 CPE[8]
00  // 19 x31y120 CPE[9]
3F  // 20 x32y119 CPE[0]  net1 = net2: _a110  C_ADDF2///ADDF2/
CC  // 21 x32y119 CPE[1]  80'h00_0078_00_0020_0C66_CC3F modified with path inversions
66  // 22 x32y119 CPE[2]  80'h00_0078_00_0020_0C66_CCCF from netlist
0C  // 23 x32y119 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x32y119 CPE[4]
00  // 25 x32y119 CPE[5]
00  // 26 x32y119 CPE[6]
78  // 27 x32y119 CPE[7]
00  // 28 x32y119 CPE[8]
00  // 29 x32y119 CPE[9]
CF  // 30 x32y120 CPE[0]  net1 = net2: _a112  C_ADDF2///ADDF2/
F5  // 31 x32y120 CPE[1]  80'h00_0078_00_0020_0C66_F5CF modified with path inversions
66  // 32 x32y120 CPE[2]  80'h00_0078_00_0020_0C66_FACF from netlist
0C  // 33 x32y120 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x32y120 CPE[4]
00  // 35 x32y120 CPE[5]
00  // 36 x32y120 CPE[6]
78  // 37 x32y120 CPE[7]
00  // 38 x32y120 CPE[8]
00  // 39 x32y120 CPE[9]
03  // 40 x31y119 INMUX plane 2,1
10  // 41 x31y119 INMUX plane 4,3
03  // 42 x31y119 INMUX plane 6,5
01  // 43 x31y119 INMUX plane 8,7
00  // 44 x31y119 INMUX plane 10,9
11  // 45 x31y119 INMUX plane 12,11
05  // 46 x31y120 INMUX plane 2,1
22  // 47 x31y120 INMUX plane 4,3
00  // 48 x31y120 INMUX plane 6,5
2D  // 49 x31y120 INMUX plane 8,7
00  // 50 x31y120 INMUX plane 10,9
01  // 51 x31y120 INMUX plane 12,11
00  // 52 x32y119 INMUX plane 2,1
10  // 53 x32y119 INMUX plane 4,3
28  // 54 x32y119 INMUX plane 6,5
60  // 55 x32y119 INMUX plane 8,7
00  // 56 x32y119 INMUX plane 10,9
08  // 57 x32y119 INMUX plane 12,11
05  // 58 x32y120 INMUX plane 2,1
31  // 59 x32y120 INMUX plane 4,3
06  // 60 x32y120 INMUX plane 6,5
10  // 61 x32y120 INMUX plane 8,7
00  // 62 x32y120 INMUX plane 10,9
08  // 63 x32y120 INMUX plane 12,11
C8  // 64 x31y119 SB_BIG plane 1
02  // 65 x31y119 SB_BIG plane 1
00  // 66 x31y119 SB_DRIVE plane 2,1
48  // 67 x31y119 SB_BIG plane 2
12  // 68 x31y119 SB_BIG plane 2
88  // 69 x31y119 SB_BIG plane 3
12  // 70 x31y119 SB_BIG plane 3
00  // 71 x31y119 SB_DRIVE plane 4,3
C8  // 72 x31y119 SB_BIG plane 4
12  // 73 x31y119 SB_BIG plane 4
48  // 74 x31y119 SB_BIG plane 5
12  // 75 x31y119 SB_BIG plane 5
00  // 76 x31y119 SB_DRIVE plane 6,5
08  // 77 x31y119 SB_BIG plane 6
12  // 78 x31y119 SB_BIG plane 6
48  // 79 x31y119 SB_BIG plane 7
12  // 80 x31y119 SB_BIG plane 7
00  // 81 x31y119 SB_DRIVE plane 8,7
48  // 82 x31y119 SB_BIG plane 8
14  // 83 x31y119 SB_BIG plane 8
48  // 84 x31y119 SB_BIG plane 9
42  // 85 x31y119 SB_BIG plane 9
00  // 86 x31y119 SB_DRIVE plane 10,9
48  // 87 x31y119 SB_BIG plane 10
02  // 88 x31y119 SB_BIG plane 10
C8  // 89 x31y119 SB_BIG plane 11
13  // 90 x31y119 SB_BIG plane 11
10  // 91 x31y119 SB_DRIVE plane 12,11
91  // 92 x31y119 SB_BIG plane 12
22  // 93 x31y119 SB_BIG plane 12
A8  // 94 x32y120 SB_SML plane 1
82  // 95 x32y120 SB_SML plane 2,1
2A  // 96 x32y120 SB_SML plane 2
B1  // 97 x32y120 SB_SML plane 3
03  // 98 x32y120 SB_SML plane 4,3
65  // 99 x32y120 SB_SML plane 4
A8  // 100 x32y120 SB_SML plane 5
82  // 101 x32y120 SB_SML plane 6,5
2A  // 102 x32y120 SB_SML plane 6
4C  // 103 x32y120 SB_SML plane 7
84  // 104 x32y120 SB_SML plane 8,7
4A  // 105 x32y120 SB_SML plane 8
A8  // 106 x32y120 SB_SML plane 9
82  // 107 x32y120 SB_SML plane 10,9
2A  // 108 x32y120 SB_SML plane 10
A8  // 109 x32y120 SB_SML plane 11
A2  // 110 x32y120 SB_SML plane 12,11
3D  // 111 x32y120 SB_SML plane 12
E1 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x33y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DBFD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3C // y_sel: 119
78 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC05
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y119 CPE[0]
00  //  1 x33y119 CPE[1]
00  //  2 x33y119 CPE[2]
00  //  3 x33y119 CPE[3]
00  //  4 x33y119 CPE[4]
00  //  5 x33y119 CPE[5]
00  //  6 x33y119 CPE[6]
00  //  7 x33y119 CPE[7]
00  //  8 x33y119 CPE[8]
00  //  9 x33y119 CPE[9]
FF  // 10 x33y120 CPE[0]  _a311  C_////Bridge
FF  // 11 x33y120 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x33y120 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x33y120 CPE[3]
00  // 14 x33y120 CPE[4]
00  // 15 x33y120 CPE[5]
00  // 16 x33y120 CPE[6]
A3  // 17 x33y120 CPE[7]
00  // 18 x33y120 CPE[8]
00  // 19 x33y120 CPE[9]
0A  // 20 x34y119 CPE[0]  net1 = net2: _a133  C_ADDF2/D//ADDF2/
A0  // 21 x34y119 CPE[1]  80'h00_DD60_00_0020_0C66_A00A modified with path inversions
66  // 22 x34y119 CPE[2]  80'h00_EE60_00_0020_0C66_A00A from netlist
0C  // 23 x34y119 CPE[3]      00_3300_00_0000_0000_0000 difference
20  // 24 x34y119 CPE[4]
00  // 25 x34y119 CPE[5]
00  // 26 x34y119 CPE[6]
60  // 27 x34y119 CPE[7]
DD  // 28 x34y119 CPE[8]
00  // 29 x34y119 CPE[9]
50  // 30 x34y120 CPE[0]  net1 = net2: _a136  C_ADDF2/D//ADDF2/
C0  // 31 x34y120 CPE[1]  80'h00_DD60_00_0020_0C66_C050 modified with path inversions
66  // 32 x34y120 CPE[2]  80'h00_EE60_00_0020_0C66_C0A0 from netlist
0C  // 33 x34y120 CPE[3]      00_3300_00_0000_0000_00F0 difference
20  // 34 x34y120 CPE[4]
00  // 35 x34y120 CPE[5]
00  // 36 x34y120 CPE[6]
60  // 37 x34y120 CPE[7]
DD  // 38 x34y120 CPE[8]
00  // 39 x34y120 CPE[9]
01  // 40 x33y119 INMUX plane 2,1
20  // 41 x33y119 INMUX plane 4,3
00  // 42 x33y119 INMUX plane 6,5
00  // 43 x33y119 INMUX plane 8,7
00  // 44 x33y119 INMUX plane 10,9
08  // 45 x33y119 INMUX plane 12,11
00  // 46 x33y120 INMUX plane 2,1
31  // 47 x33y120 INMUX plane 4,3
28  // 48 x33y120 INMUX plane 6,5
0A  // 49 x33y120 INMUX plane 8,7
00  // 50 x33y120 INMUX plane 10,9
00  // 51 x33y120 INMUX plane 12,11
04  // 52 x34y119 INMUX plane 2,1
00  // 53 x34y119 INMUX plane 4,3
04  // 54 x34y119 INMUX plane 6,5
03  // 55 x34y119 INMUX plane 8,7
21  // 56 x34y119 INMUX plane 10,9
05  // 57 x34y119 INMUX plane 12,11
00  // 58 x34y120 INMUX plane 2,1
20  // 59 x34y120 INMUX plane 4,3
00  // 60 x34y120 INMUX plane 6,5
32  // 61 x34y120 INMUX plane 8,7
11  // 62 x34y120 INMUX plane 10,9
05  // 63 x34y120 INMUX plane 12,11
0E  // 64 x34y120 SB_BIG plane 1
00  // 65 x34y120 SB_BIG plane 1
10  // 66 x34y120 SB_DRIVE plane 2,1
0B  // 67 x34y120 SB_BIG plane 2
28  // 68 x34y120 SB_BIG plane 2
48  // 69 x34y120 SB_BIG plane 3
22  // 70 x34y120 SB_BIG plane 3
00  // 71 x34y120 SB_DRIVE plane 4,3
62  // 72 x34y120 SB_BIG plane 4
26  // 73 x34y120 SB_BIG plane 4
00  // 74 x34y120 SB_BIG plane 5
00  // 75 x34y120 SB_BIG plane 5
00  // 76 x34y120 SB_DRIVE plane 6,5
48  // 77 x34y120 SB_BIG plane 6
12  // 78 x34y120 SB_BIG plane 6
90  // 79 x34y120 SB_BIG plane 7
16  // 80 x34y120 SB_BIG plane 7
00  // 81 x34y120 SB_DRIVE plane 8,7
48  // 82 x34y120 SB_BIG plane 8
16  // 83 x34y120 SB_BIG plane 8
0B  // 84 x34y120 SB_BIG plane 9
40  // 85 x34y120 SB_BIG plane 9
01  // 86 x34y120 SB_DRIVE plane 10,9
42  // 87 x34y120 SB_BIG plane 10
06  // 88 x34y120 SB_BIG plane 10
00  // 89 x34y120 SB_BIG plane 11
00  // 90 x34y120 SB_BIG plane 11
00  // 91 x34y120 SB_DRIVE plane 12,11
0C  // 92 x34y120 SB_BIG plane 12
10  // 93 x34y120 SB_BIG plane 12
03  // 94 x33y119 SB_SML plane 1
86  // 95 x33y119 SB_SML plane 2,1
2A  // 96 x33y119 SB_SML plane 2
A8  // 97 x33y119 SB_SML plane 3
40  // 98 x33y119 SB_SML plane 4,3
0D  // 99 x33y119 SB_SML plane 4
00  // 100 x33y119 SB_SML plane 5
86  // 101 x33y119 SB_SML plane 6,5
2C  // 102 x33y119 SB_SML plane 6
9B  // 103 x33y119 SB_SML plane 7
86  // 104 x33y119 SB_SML plane 8,7
24  // 105 x33y119 SB_SML plane 8
49  // 106 x33y119 SB_SML plane 9
04  // 107 x33y119 SB_SML plane 10,9
00  // 108 x33y119 SB_SML plane 10
00  // 109 x33y119 SB_SML plane 11
06  // 110 x33y119 SB_SML plane 12,11
22 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x35y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC7A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3C // y_sel: 119
10 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
E3  //  0 x35y119 CPE[0]  _a48  C_ORAND////    _a38  C_///ORAND/
BC  //  1 x35y119 CPE[1]  80'h00_0078_00_0000_0C88_BCE3 modified with path inversions
88  //  2 x35y119 CPE[2]  80'h00_0078_00_0000_0C88_E3E3 from netlist
0C  //  3 x35y119 CPE[3]      00_0000_00_0000_0000_5F00 difference
00  //  4 x35y119 CPE[4]
00  //  5 x35y119 CPE[5]
00  //  6 x35y119 CPE[6]
78  //  7 x35y119 CPE[7]
00  //  8 x35y119 CPE[8]
00  //  9 x35y119 CPE[9]
CA  // 10 x35y120 CPE[0]  _a24  C_ORAND/D///    _a266  C_///AND/
B5  // 11 x35y120 CPE[1]  80'h00_EA60_00_0000_0388_B5CA modified with path inversions
88  // 12 x35y120 CPE[2]  80'h00_EA60_00_0000_0388_E53A from netlist
03  // 13 x35y120 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  // 14 x35y120 CPE[4]
00  // 15 x35y120 CPE[5]
00  // 16 x35y120 CPE[6]
60  // 17 x35y120 CPE[7]
EA  // 18 x35y120 CPE[8]
00  // 19 x35y120 CPE[9]
A3  // 20 x36y119 CPE[0]  _a43  C_ORAND////    _a346  C_////Bridge
DF  // 21 x36y119 CPE[1]  80'h00_00BB_00_0000_0888_DFA3 modified with path inversions
88  // 22 x36y119 CPE[2]  80'h00_00BB_00_0000_0888_EF53 from netlist
08  // 23 x36y119 CPE[3]      00_0000_00_0000_0000_30F0 difference
00  // 24 x36y119 CPE[4]
00  // 25 x36y119 CPE[5]
00  // 26 x36y119 CPE[6]
BB  // 27 x36y119 CPE[7]
00  // 28 x36y119 CPE[8]
00  // 29 x36y119 CPE[9]
F8  // 30 x36y120 CPE[0]  _a36  C_XOR////    _a53  C_///AND/
09  // 31 x36y120 CPE[1]  80'h00_0078_00_0000_0C68_09F8 modified with path inversions
68  // 32 x36y120 CPE[2]  80'h00_0078_00_0000_0C68_06F4 from netlist
0C  // 33 x36y120 CPE[3]      00_0000_00_0000_0000_0F0C difference
00  // 34 x36y120 CPE[4]
00  // 35 x36y120 CPE[5]
00  // 36 x36y120 CPE[6]
78  // 37 x36y120 CPE[7]
00  // 38 x36y120 CPE[8]
00  // 39 x36y120 CPE[9]
3B  // 40 x35y119 INMUX plane 2,1
15  // 41 x35y119 INMUX plane 4,3
30  // 42 x35y119 INMUX plane 6,5
30  // 43 x35y119 INMUX plane 8,7
11  // 44 x35y119 INMUX plane 10,9
11  // 45 x35y119 INMUX plane 12,11
0B  // 46 x35y120 INMUX plane 2,1
15  // 47 x35y120 INMUX plane 4,3
04  // 48 x35y120 INMUX plane 6,5
3E  // 49 x35y120 INMUX plane 8,7
20  // 50 x35y120 INMUX plane 10,9
29  // 51 x35y120 INMUX plane 12,11
19  // 52 x36y119 INMUX plane 2,1
2F  // 53 x36y119 INMUX plane 4,3
10  // 54 x36y119 INMUX plane 6,5
2B  // 55 x36y119 INMUX plane 8,7
29  // 56 x36y119 INMUX plane 10,9
1D  // 57 x36y119 INMUX plane 12,11
34  // 58 x36y120 INMUX plane 2,1
03  // 59 x36y120 INMUX plane 4,3
1E  // 60 x36y120 INMUX plane 6,5
01  // 61 x36y120 INMUX plane 8,7
81  // 62 x36y120 INMUX plane 10,9
C8  // 63 x36y120 INMUX plane 12,11
48  // 64 x35y119 SB_BIG plane 1
32  // 65 x35y119 SB_BIG plane 1
00  // 66 x35y119 SB_DRIVE plane 2,1
83  // 67 x35y119 SB_BIG plane 2
06  // 68 x35y119 SB_BIG plane 2
48  // 69 x35y119 SB_BIG plane 3
12  // 70 x35y119 SB_BIG plane 3
00  // 71 x35y119 SB_DRIVE plane 4,3
09  // 72 x35y119 SB_BIG plane 4
07  // 73 x35y119 SB_BIG plane 4
48  // 74 x35y119 SB_BIG plane 5
02  // 75 x35y119 SB_BIG plane 5
00  // 76 x35y119 SB_DRIVE plane 6,5
41  // 77 x35y119 SB_BIG plane 6
12  // 78 x35y119 SB_BIG plane 6
41  // 79 x35y119 SB_BIG plane 7
02  // 80 x35y119 SB_BIG plane 7
08  // 81 x35y119 SB_DRIVE plane 8,7
08  // 82 x35y119 SB_BIG plane 8
12  // 83 x35y119 SB_BIG plane 8
51  // 84 x35y119 SB_BIG plane 9
02  // 85 x35y119 SB_BIG plane 9
00  // 86 x35y119 SB_DRIVE plane 10,9
48  // 87 x35y119 SB_BIG plane 10
12  // 88 x35y119 SB_BIG plane 10
C8  // 89 x35y119 SB_BIG plane 11
13  // 90 x35y119 SB_BIG plane 11
00  // 91 x35y119 SB_DRIVE plane 12,11
48  // 92 x35y119 SB_BIG plane 12
12  // 93 x35y119 SB_BIG plane 12
B1  // 94 x36y120 SB_SML plane 1
22  // 95 x36y120 SB_SML plane 2,1
3D  // 96 x36y120 SB_SML plane 2
F1  // 97 x36y120 SB_SML plane 3
80  // 98 x36y120 SB_SML plane 4,3
35  // 99 x36y120 SB_SML plane 4
11  // 100 x36y120 SB_SML plane 5
17  // 101 x36y120 SB_SML plane 6,5
14  // 102 x36y120 SB_SML plane 6
C4  // 103 x36y120 SB_SML plane 7
23  // 104 x36y120 SB_SML plane 8,7
2E  // 105 x36y120 SB_SML plane 8
CC  // 106 x36y120 SB_SML plane 9
81  // 107 x36y120 SB_SML plane 10,9
34  // 108 x36y120 SB_SML plane 10
11  // 109 x36y120 SB_SML plane 11
85  // 110 x36y120 SB_SML plane 12,11
60  // 111 x36y120 SB_SML plane 12
AE // -- CRC low byte
18 // -- CRC high byte


// Config Latches on x37y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DCF8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3C // y_sel: 119
C8 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CF  //  0 x37y119 CPE[0]  _a52  C_MX2b////    _a321  C_////Bridge
00  //  1 x37y119 CPE[1]  80'h00_00BA_00_0040_0AAA_00CF modified with path inversions
AA  //  2 x37y119 CPE[2]  80'h00_00BA_00_0040_0AA2_003F from netlist
0A  //  3 x37y119 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  //  4 x37y119 CPE[4]
00  //  5 x37y119 CPE[5]
00  //  6 x37y119 CPE[6]
BA  //  7 x37y119 CPE[7]
00  //  8 x37y119 CPE[8]
00  //  9 x37y119 CPE[9]
FF  // 10 x37y120 CPE[0]  _a253  C_AND////    _a345  C_////Bridge
54  // 11 x37y120 CPE[1]  80'h00_00BB_00_0000_0C88_54FF modified with path inversions
88  // 12 x37y120 CPE[2]  80'h00_00BB_00_0000_0C88_51FF from netlist
0C  // 13 x37y120 CPE[3]      00_0000_00_0000_0000_0500 difference
00  // 14 x37y120 CPE[4]
00  // 15 x37y120 CPE[5]
00  // 16 x37y120 CPE[6]
BB  // 17 x37y120 CPE[7]
00  // 18 x37y120 CPE[8]
00  // 19 x37y120 CPE[9]
35  // 20 x38y119 CPE[0]  _a236  C_MX4b////    
00  // 21 x38y119 CPE[1]  80'h00_0018_00_0040_0AE9_0035 modified with path inversions
E9  // 22 x38y119 CPE[2]  80'h00_0018_00_0040_0AEB_0035 from netlist
0A  // 23 x38y119 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x38y119 CPE[4]
00  // 25 x38y119 CPE[5]
00  // 26 x38y119 CPE[6]
18  // 27 x38y119 CPE[7]
00  // 28 x38y119 CPE[8]
00  // 29 x38y119 CPE[9]
FC  // 30 x38y120 CPE[0]  net1 = net2: _a218  C_AND/D//AND/D
F5  // 31 x38y120 CPE[1]  80'h00_DA00_80_0000_0C88_F5FC modified with path inversions
88  // 32 x38y120 CPE[2]  80'h00_EA00_80_0000_0C88_FAFC from netlist
0C  // 33 x38y120 CPE[3]      00_3000_00_0000_0000_0F00 difference
00  // 34 x38y120 CPE[4]
00  // 35 x38y120 CPE[5]
80  // 36 x38y120 CPE[6]
00  // 37 x38y120 CPE[7]
DA  // 38 x38y120 CPE[8]
00  // 39 x38y120 CPE[9]
09  // 40 x37y119 INMUX plane 2,1
0D  // 41 x37y119 INMUX plane 4,3
02  // 42 x37y119 INMUX plane 6,5
38  // 43 x37y119 INMUX plane 8,7
09  // 44 x37y119 INMUX plane 10,9
25  // 45 x37y119 INMUX plane 12,11
1C  // 46 x37y120 INMUX plane 2,1
10  // 47 x37y120 INMUX plane 4,3
26  // 48 x37y120 INMUX plane 6,5
2D  // 49 x37y120 INMUX plane 8,7
1C  // 50 x37y120 INMUX plane 10,9
03  // 51 x37y120 INMUX plane 12,11
13  // 52 x38y119 INMUX plane 2,1
19  // 53 x38y119 INMUX plane 4,3
22  // 54 x38y119 INMUX plane 6,5
3B  // 55 x38y119 INMUX plane 8,7
81  // 56 x38y119 INMUX plane 10,9
25  // 57 x38y119 INMUX plane 12,11
00  // 58 x38y120 INMUX plane 2,1
13  // 59 x38y120 INMUX plane 4,3
0E  // 60 x38y120 INMUX plane 6,5
4C  // 61 x38y120 INMUX plane 8,7
A8  // 62 x38y120 INMUX plane 10,9
C5  // 63 x38y120 INMUX plane 12,11
41  // 64 x38y120 SB_BIG plane 1
32  // 65 x38y120 SB_BIG plane 1
00  // 66 x38y120 SB_DRIVE plane 2,1
83  // 67 x38y120 SB_BIG plane 2
10  // 68 x38y120 SB_BIG plane 2
48  // 69 x38y120 SB_BIG plane 3
12  // 70 x38y120 SB_BIG plane 3
20  // 71 x38y120 SB_DRIVE plane 4,3
20  // 72 x38y120 SB_BIG plane 4
00  // 73 x38y120 SB_BIG plane 4
48  // 74 x38y120 SB_BIG plane 5
02  // 75 x38y120 SB_BIG plane 5
00  // 76 x38y120 SB_DRIVE plane 6,5
51  // 77 x38y120 SB_BIG plane 6
02  // 78 x38y120 SB_BIG plane 6
48  // 79 x38y120 SB_BIG plane 7
32  // 80 x38y120 SB_BIG plane 7
00  // 81 x38y120 SB_DRIVE plane 8,7
08  // 82 x38y120 SB_BIG plane 8
10  // 83 x38y120 SB_BIG plane 8
26  // 84 x38y120 SB_BIG plane 9
42  // 85 x38y120 SB_BIG plane 9
00  // 86 x38y120 SB_DRIVE plane 10,9
08  // 87 x38y120 SB_BIG plane 10
10  // 88 x38y120 SB_BIG plane 10
48  // 89 x38y120 SB_BIG plane 11
12  // 90 x38y120 SB_BIG plane 11
C0  // 91 x38y120 SB_DRIVE plane 12,11
13  // 92 x38y120 SB_BIG plane 12
08  // 93 x38y120 SB_BIG plane 12
A8  // 94 x37y119 SB_SML plane 1
92  // 95 x37y119 SB_SML plane 2,1
56  // 96 x37y119 SB_SML plane 2
A8  // 97 x37y119 SB_SML plane 3
32  // 98 x37y119 SB_SML plane 4,3
00  // 99 x37y119 SB_SML plane 4
69  // 100 x37y119 SB_SML plane 5
84  // 101 x37y119 SB_SML plane 6,5
7A  // 102 x37y119 SB_SML plane 6
CB  // 103 x37y119 SB_SML plane 7
85  // 104 x37y119 SB_SML plane 8,7
28  // 105 x37y119 SB_SML plane 8
01  // 106 x37y119 SB_SML plane 9
65  // 107 x37y119 SB_SML plane 10,9
13  // 108 x37y119 SB_SML plane 10
A8  // 109 x37y119 SB_SML plane 11
40  // 110 x37y119 SB_SML plane 12,11
4D  // 111 x37y119 SB_SML plane 12
E2 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x39y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD76     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3C // y_sel: 119
C0 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y119 CPE[0]
00  //  1 x39y119 CPE[1]
00  //  2 x39y119 CPE[2]
00  //  3 x39y119 CPE[3]
00  //  4 x39y119 CPE[4]
00  //  5 x39y119 CPE[5]
00  //  6 x39y119 CPE[6]
00  //  7 x39y119 CPE[7]
00  //  8 x39y119 CPE[8]
00  //  9 x39y119 CPE[9]
FF  // 10 x39y120 CPE[0]  _a318  C_////Bridge
FF  // 11 x39y120 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x39y120 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x39y120 CPE[3]
00  // 14 x39y120 CPE[4]
00  // 15 x39y120 CPE[5]
00  // 16 x39y120 CPE[6]
A7  // 17 x39y120 CPE[7]
00  // 18 x39y120 CPE[8]
00  // 19 x39y120 CPE[9]
FF  // 20 x40y119 CPE[0]  _a307  C_////Bridge
FF  // 21 x40y119 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y119 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x40y119 CPE[3]
00  // 24 x40y119 CPE[4]
00  // 25 x40y119 CPE[5]
00  // 26 x40y119 CPE[6]
A5  // 27 x40y119 CPE[7]
00  // 28 x40y119 CPE[8]
00  // 29 x40y119 CPE[9]
AA  // 30 x40y120 CPE[0]  _a54  C_ORAND////    
EF  // 31 x40y120 CPE[1]  80'h00_0018_00_0000_0888_EFAA modified with path inversions
88  // 32 x40y120 CPE[2]  80'h00_0018_00_0000_0888_EF55 from netlist
08  // 33 x40y120 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x40y120 CPE[4]
00  // 35 x40y120 CPE[5]
00  // 36 x40y120 CPE[6]
18  // 37 x40y120 CPE[7]
00  // 38 x40y120 CPE[8]
00  // 39 x40y120 CPE[9]
01  // 40 x39y119 INMUX plane 2,1
00  // 41 x39y119 INMUX plane 4,3
01  // 42 x39y119 INMUX plane 6,5
02  // 43 x39y119 INMUX plane 8,7
01  // 44 x39y119 INMUX plane 10,9
01  // 45 x39y119 INMUX plane 12,11
09  // 46 x39y120 INMUX plane 2,1
0C  // 47 x39y120 INMUX plane 4,3
08  // 48 x39y120 INMUX plane 6,5
38  // 49 x39y120 INMUX plane 8,7
00  // 50 x39y120 INMUX plane 10,9
11  // 51 x39y120 INMUX plane 12,11
00  // 52 x40y119 INMUX plane 2,1
10  // 53 x40y119 INMUX plane 4,3
28  // 54 x40y119 INMUX plane 6,5
00  // 55 x40y119 INMUX plane 8,7
00  // 56 x40y119 INMUX plane 10,9
08  // 57 x40y119 INMUX plane 12,11
0D  // 58 x40y120 INMUX plane 2,1
25  // 59 x40y120 INMUX plane 4,3
00  // 60 x40y120 INMUX plane 6,5
77  // 61 x40y120 INMUX plane 8,7
80  // 62 x40y120 INMUX plane 10,9
05  // 63 x40y120 INMUX plane 12,11
46  // 64 x39y119 SB_BIG plane 1
00  // 65 x39y119 SB_BIG plane 1
40  // 66 x39y119 SB_DRIVE plane 2,1
48  // 67 x39y119 SB_BIG plane 2
12  // 68 x39y119 SB_BIG plane 2
08  // 69 x39y119 SB_BIG plane 3
12  // 70 x39y119 SB_BIG plane 3
00  // 71 x39y119 SB_DRIVE plane 4,3
DA  // 72 x39y119 SB_BIG plane 4
12  // 73 x39y119 SB_BIG plane 4
00  // 74 x39y119 SB_BIG plane 5
04  // 75 x39y119 SB_BIG plane 5
08  // 76 x39y119 SB_DRIVE plane 6,5
41  // 77 x39y119 SB_BIG plane 6
12  // 78 x39y119 SB_BIG plane 6
E1  // 79 x39y119 SB_BIG plane 7
44  // 80 x39y119 SB_BIG plane 7
00  // 81 x39y119 SB_DRIVE plane 8,7
88  // 82 x39y119 SB_BIG plane 8
12  // 83 x39y119 SB_BIG plane 8
19  // 84 x39y119 SB_BIG plane 9
00  // 85 x39y119 SB_BIG plane 9
00  // 86 x39y119 SB_DRIVE plane 10,9
04  // 87 x39y119 SB_BIG plane 10
02  // 88 x39y119 SB_BIG plane 10
C0  // 89 x39y119 SB_BIG plane 11
01  // 90 x39y119 SB_BIG plane 11
00  // 91 x39y119 SB_DRIVE plane 12,11
21  // 92 x39y119 SB_BIG plane 12
00  // 93 x39y119 SB_BIG plane 12
00  // 94 x40y120 SB_SML plane 1
40  // 95 x40y120 SB_SML plane 2,1
25  // 96 x40y120 SB_SML plane 2
14  // 97 x40y120 SB_SML plane 3
03  // 98 x40y120 SB_SML plane 4,3
55  // 99 x40y120 SB_SML plane 4
00  // 100 x40y120 SB_SML plane 5
80  // 101 x40y120 SB_SML plane 6,5
21  // 102 x40y120 SB_SML plane 6
28  // 103 x40y120 SB_SML plane 7
A3  // 104 x40y120 SB_SML plane 8,7
09  // 105 x40y120 SB_SML plane 8
00  // 106 x40y120 SB_SML plane 9
30  // 107 x40y120 SB_SML plane 10,9
00  // 108 x40y120 SB_SML plane 10
00  // 109 x40y120 SB_SML plane 11
00  // 110 x40y120 SB_SML plane 12,11
10  // 111 x40y120 SB_SML plane 12
D8 // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x41y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DDF4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3C // y_sel: 119
18 // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DDFC
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
BA  //  0 x41y119 CPE[0]  _a78  C_///ORAND/D
FF  //  1 x41y119 CPE[1]  80'h00_EE00_80_0000_0C08_FFBA modified with path inversions
08  //  2 x41y119 CPE[2]  80'h00_EE00_80_0000_0C08_FFE5 from netlist
0C  //  3 x41y119 CPE[3]      00_0000_00_0000_0000_005F difference
00  //  4 x41y119 CPE[4]
00  //  5 x41y119 CPE[5]
80  //  6 x41y119 CPE[6]
00  //  7 x41y119 CPE[7]
EE  //  8 x41y119 CPE[8]
00  //  9 x41y119 CPE[9]
00  // 10 x41y120 CPE[0]
00  // 11 x41y120 CPE[1]
00  // 12 x41y120 CPE[2]
00  // 13 x41y120 CPE[3]
00  // 14 x41y120 CPE[4]
00  // 15 x41y120 CPE[5]
00  // 16 x41y120 CPE[6]
00  // 17 x41y120 CPE[7]
00  // 18 x41y120 CPE[8]
00  // 19 x41y120 CPE[9]
BC  // 20 x42y119 CPE[0]  _a59  C_ORAND////    
5F  // 21 x42y119 CPE[1]  80'h00_0018_00_0000_0888_5FBC modified with path inversions
88  // 22 x42y119 CPE[2]  80'h00_0018_00_0000_0888_5FD3 from netlist
08  // 23 x42y119 CPE[3]      00_0000_00_0000_0000_006F difference
00  // 24 x42y119 CPE[4]
00  // 25 x42y119 CPE[5]
00  // 26 x42y119 CPE[6]
18  // 27 x42y119 CPE[7]
00  // 28 x42y119 CPE[8]
00  // 29 x42y119 CPE[9]
FF  // 30 x42y120 CPE[0]  _a39  C_AND////    _a336  C_////Bridge
13  // 31 x42y120 CPE[1]  80'h00_00BC_00_0000_0C88_13FF modified with path inversions
88  // 32 x42y120 CPE[2]  80'h00_00BC_00_0000_0C88_83FF from netlist
0C  // 33 x42y120 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 34 x42y120 CPE[4]
00  // 35 x42y120 CPE[5]
00  // 36 x42y120 CPE[6]
BC  // 37 x42y120 CPE[7]
00  // 38 x42y120 CPE[8]
00  // 39 x42y120 CPE[9]
03  // 40 x41y119 INMUX plane 2,1
01  // 41 x41y119 INMUX plane 4,3
10  // 42 x41y119 INMUX plane 6,5
00  // 43 x41y119 INMUX plane 8,7
03  // 44 x41y119 INMUX plane 10,9
04  // 45 x41y119 INMUX plane 12,11
10  // 46 x41y120 INMUX plane 2,1
00  // 47 x41y120 INMUX plane 4,3
00  // 48 x41y120 INMUX plane 6,5
08  // 49 x41y120 INMUX plane 8,7
08  // 50 x41y120 INMUX plane 10,9
00  // 51 x41y120 INMUX plane 12,11
30  // 52 x42y119 INMUX plane 2,1
07  // 53 x42y119 INMUX plane 4,3
41  // 54 x42y119 INMUX plane 6,5
08  // 55 x42y119 INMUX plane 8,7
91  // 56 x42y119 INMUX plane 10,9
2D  // 57 x42y119 INMUX plane 12,11
00  // 58 x42y120 INMUX plane 2,1
08  // 59 x42y120 INMUX plane 4,3
77  // 60 x42y120 INMUX plane 6,5
01  // 61 x42y120 INMUX plane 8,7
45  // 62 x42y120 INMUX plane 10,9
E0  // 63 x42y120 INMUX plane 12,11
98  // 64 x42y120 SB_BIG plane 1
14  // 65 x42y120 SB_BIG plane 1
00  // 66 x42y120 SB_DRIVE plane 2,1
CE  // 67 x42y120 SB_BIG plane 2
00  // 68 x42y120 SB_BIG plane 2
48  // 69 x42y120 SB_BIG plane 3
22  // 70 x42y120 SB_BIG plane 3
00  // 71 x42y120 SB_DRIVE plane 4,3
22  // 72 x42y120 SB_BIG plane 4
20  // 73 x42y120 SB_BIG plane 4
13  // 74 x42y120 SB_BIG plane 5
04  // 75 x42y120 SB_BIG plane 5
00  // 76 x42y120 SB_DRIVE plane 6,5
02  // 77 x42y120 SB_BIG plane 6
14  // 78 x42y120 SB_BIG plane 6
D1  // 79 x42y120 SB_BIG plane 7
42  // 80 x42y120 SB_BIG plane 7
00  // 81 x42y120 SB_DRIVE plane 8,7
48  // 82 x42y120 SB_BIG plane 8
12  // 83 x42y120 SB_BIG plane 8
00  // 84 x42y120 SB_BIG plane 9
00  // 85 x42y120 SB_BIG plane 9
00  // 86 x42y120 SB_DRIVE plane 10,9
00  // 87 x42y120 SB_BIG plane 10
00  // 88 x42y120 SB_BIG plane 10
C0  // 89 x42y120 SB_BIG plane 11
01  // 90 x42y120 SB_BIG plane 11
00  // 91 x42y120 SB_DRIVE plane 12,11
21  // 92 x42y120 SB_BIG plane 12
00  // 93 x42y120 SB_BIG plane 12
69  // 94 x41y119 SB_SML plane 1
11  // 95 x41y119 SB_SML plane 2,1
06  // 96 x41y119 SB_SML plane 2
A8  // 97 x41y119 SB_SML plane 3
C2  // 98 x41y119 SB_SML plane 4,3
25  // 99 x41y119 SB_SML plane 4
9C  // 100 x41y119 SB_SML plane 5
14  // 101 x41y119 SB_SML plane 6,5
0D  // 102 x41y119 SB_SML plane 6
B9  // 103 x41y119 SB_SML plane 7
80  // 104 x41y119 SB_SML plane 8,7
2A  // 105 x41y119 SB_SML plane 8
00  // 106 x41y119 SB_SML plane 9
60  // 107 x41y119 SB_SML plane 10,9
02  // 108 x41y119 SB_SML plane 10
0E  // 109 x41y119 SB_SML plane 11
F6 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x43y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DE70     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3C // y_sel: 119
70 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE78
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
BE  //  0 x43y119 CPE[0]  _a63  C_ORAND////    
73  //  1 x43y119 CPE[1]  80'h00_0018_00_0000_0888_73BE modified with path inversions
88  //  2 x43y119 CPE[2]  80'h00_0018_00_0000_0888_DCBE from netlist
08  //  3 x43y119 CPE[3]      00_0000_00_0000_0000_AF00 difference
00  //  4 x43y119 CPE[4]
00  //  5 x43y119 CPE[5]
00  //  6 x43y119 CPE[6]
18  //  7 x43y119 CPE[7]
00  //  8 x43y119 CPE[8]
00  //  9 x43y119 CPE[9]
3C  // 10 x43y120 CPE[0]  net1 = net2: _a249  C_AND///AND/
F8  // 11 x43y120 CPE[1]  80'h00_0078_00_0000_0C88_F83C modified with path inversions
88  // 12 x43y120 CPE[2]  80'h00_0078_00_0000_0C88_F4CC from netlist
0C  // 13 x43y120 CPE[3]      00_0000_00_0000_0000_0CF0 difference
00  // 14 x43y120 CPE[4]
00  // 15 x43y120 CPE[5]
00  // 16 x43y120 CPE[6]
78  // 17 x43y120 CPE[7]
00  // 18 x43y120 CPE[8]
00  // 19 x43y120 CPE[9]
FF  // 20 x44y119 CPE[0]  _a31  C_AND/D///    
15  // 21 x44y119 CPE[1]  80'h00_D500_00_0000_0C88_15FF modified with path inversions
88  // 22 x44y119 CPE[2]  80'h00_EA00_00_0000_0C88_85FF from netlist
0C  // 23 x44y119 CPE[3]      00_3F00_00_0000_0000_9000 difference
00  // 24 x44y119 CPE[4]
00  // 25 x44y119 CPE[5]
00  // 26 x44y119 CPE[6]
00  // 27 x44y119 CPE[7]
D5  // 28 x44y119 CPE[8]
00  // 29 x44y119 CPE[9]
00  // 30 x44y120 CPE[0]
00  // 31 x44y120 CPE[1]
00  // 32 x44y120 CPE[2]
00  // 33 x44y120 CPE[3]
00  // 34 x44y120 CPE[4]
00  // 35 x44y120 CPE[5]
00  // 36 x44y120 CPE[6]
00  // 37 x44y120 CPE[7]
00  // 38 x44y120 CPE[8]
00  // 39 x44y120 CPE[9]
3E  // 40 x43y119 INMUX plane 2,1
3F  // 41 x43y119 INMUX plane 4,3
20  // 42 x43y119 INMUX plane 6,5
14  // 43 x43y119 INMUX plane 8,7
21  // 44 x43y119 INMUX plane 10,9
20  // 45 x43y119 INMUX plane 12,11
0C  // 46 x43y120 INMUX plane 2,1
30  // 47 x43y120 INMUX plane 4,3
3F  // 48 x43y120 INMUX plane 6,5
20  // 49 x43y120 INMUX plane 8,7
0C  // 50 x43y120 INMUX plane 10,9
03  // 51 x43y120 INMUX plane 12,11
18  // 52 x44y119 INMUX plane 2,1
24  // 53 x44y119 INMUX plane 4,3
04  // 54 x44y119 INMUX plane 6,5
36  // 55 x44y119 INMUX plane 8,7
23  // 56 x44y119 INMUX plane 10,9
C4  // 57 x44y119 INMUX plane 12,11
01  // 58 x44y120 INMUX plane 2,1
00  // 59 x44y120 INMUX plane 4,3
00  // 60 x44y120 INMUX plane 6,5
C0  // 61 x44y120 INMUX plane 8,7
00  // 62 x44y120 INMUX plane 10,9
C8  // 63 x44y120 INMUX plane 12,11
48  // 64 x43y119 SB_BIG plane 1
12  // 65 x43y119 SB_BIG plane 1
00  // 66 x43y119 SB_DRIVE plane 2,1
60  // 67 x43y119 SB_BIG plane 2
24  // 68 x43y119 SB_BIG plane 2
48  // 69 x43y119 SB_BIG plane 3
12  // 70 x43y119 SB_BIG plane 3
00  // 71 x43y119 SB_DRIVE plane 4,3
C0  // 72 x43y119 SB_BIG plane 4
00  // 73 x43y119 SB_BIG plane 4
5E  // 74 x43y119 SB_BIG plane 5
24  // 75 x43y119 SB_BIG plane 5
00  // 76 x43y119 SB_DRIVE plane 6,5
48  // 77 x43y119 SB_BIG plane 6
12  // 78 x43y119 SB_BIG plane 6
9B  // 79 x43y119 SB_BIG plane 7
04  // 80 x43y119 SB_BIG plane 7
00  // 81 x43y119 SB_DRIVE plane 8,7
04  // 82 x43y119 SB_BIG plane 8
10  // 83 x43y119 SB_BIG plane 8
00  // 84 x43y119 SB_BIG plane 9
00  // 85 x43y119 SB_BIG plane 9
00  // 86 x43y119 SB_DRIVE plane 10,9
C0  // 87 x43y119 SB_BIG plane 10
00  // 88 x43y119 SB_BIG plane 10
00  // 89 x43y119 SB_BIG plane 11
00  // 90 x43y119 SB_BIG plane 11
00  // 91 x43y119 SB_DRIVE plane 12,11
00  // 92 x43y119 SB_BIG plane 12
00  // 93 x43y119 SB_BIG plane 12
A8  // 94 x44y120 SB_SML plane 1
84  // 95 x44y120 SB_SML plane 2,1
0A  // 96 x44y120 SB_SML plane 2
A8  // 97 x44y120 SB_SML plane 3
02  // 98 x44y120 SB_SML plane 4,3
00  // 99 x44y120 SB_SML plane 4
A8  // 100 x44y120 SB_SML plane 5
42  // 101 x44y120 SB_SML plane 6,5
25  // 102 x44y120 SB_SML plane 6
A8  // 103 x44y120 SB_SML plane 7
82  // 104 x44y120 SB_SML plane 8,7
01  // 105 x44y120 SB_SML plane 8
60  // 106 x44y120 SB_SML plane 9
04  // 107 x44y120 SB_SML plane 10,9
9F // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x45y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DEEA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3C // y_sel: 119
A8 // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DEF2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y119 CPE[0]
00  //  1 x45y119 CPE[1]
00  //  2 x45y119 CPE[2]
00  //  3 x45y119 CPE[3]
00  //  4 x45y119 CPE[4]
00  //  5 x45y119 CPE[5]
00  //  6 x45y119 CPE[6]
00  //  7 x45y119 CPE[7]
00  //  8 x45y119 CPE[8]
00  //  9 x45y119 CPE[9]
00  // 10 x45y120 CPE[0]
00  // 11 x45y120 CPE[1]
00  // 12 x45y120 CPE[2]
00  // 13 x45y120 CPE[3]
00  // 14 x45y120 CPE[4]
00  // 15 x45y120 CPE[5]
00  // 16 x45y120 CPE[6]
00  // 17 x45y120 CPE[7]
00  // 18 x45y120 CPE[8]
00  // 19 x45y120 CPE[9]
00  // 20 x46y119 CPE[0]
00  // 21 x46y119 CPE[1]
00  // 22 x46y119 CPE[2]
00  // 23 x46y119 CPE[3]
00  // 24 x46y119 CPE[4]
00  // 25 x46y119 CPE[5]
00  // 26 x46y119 CPE[6]
00  // 27 x46y119 CPE[7]
00  // 28 x46y119 CPE[8]
00  // 29 x46y119 CPE[9]
FF  // 30 x46y120 CPE[0]  _a327  C_////Bridge
FF  // 31 x46y120 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x46y120 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x46y120 CPE[3]
00  // 34 x46y120 CPE[4]
00  // 35 x46y120 CPE[5]
00  // 36 x46y120 CPE[6]
A0  // 37 x46y120 CPE[7]
00  // 38 x46y120 CPE[8]
00  // 39 x46y120 CPE[9]
0C  // 40 x45y119 INMUX plane 2,1
00  // 41 x45y119 INMUX plane 4,3
00  // 42 x45y119 INMUX plane 6,5
00  // 43 x45y119 INMUX plane 8,7
00  // 44 x45y119 INMUX plane 10,9
00  // 45 x45y119 INMUX plane 12,11
00  // 46 x45y120 INMUX plane 2,1
00  // 47 x45y120 INMUX plane 4,3
00  // 48 x45y120 INMUX plane 6,5
08  // 49 x45y120 INMUX plane 8,7
00  // 50 x45y120 INMUX plane 10,9
00  // 51 x45y120 INMUX plane 12,11
00  // 52 x46y119 INMUX plane 2,1
00  // 53 x46y119 INMUX plane 4,3
00  // 54 x46y119 INMUX plane 6,5
00  // 55 x46y119 INMUX plane 8,7
00  // 56 x46y119 INMUX plane 10,9
00  // 57 x46y119 INMUX plane 12,11
04  // 58 x46y120 INMUX plane 2,1
00  // 59 x46y120 INMUX plane 4,3
00  // 60 x46y120 INMUX plane 6,5
08  // 61 x46y120 INMUX plane 8,7
00  // 62 x46y120 INMUX plane 10,9
00  // 63 x46y120 INMUX plane 12,11
00  // 64 x46y120 SB_BIG plane 1
00  // 65 x46y120 SB_BIG plane 1
00  // 66 x46y120 SB_DRIVE plane 2,1
00  // 67 x46y120 SB_BIG plane 2
00  // 68 x46y120 SB_BIG plane 2
00  // 69 x46y120 SB_BIG plane 3
00  // 70 x46y120 SB_BIG plane 3
00  // 71 x46y120 SB_DRIVE plane 4,3
48  // 72 x46y120 SB_BIG plane 4
12  // 73 x46y120 SB_BIG plane 4
00  // 74 x46y120 SB_BIG plane 5
00  // 75 x46y120 SB_BIG plane 5
00  // 76 x46y120 SB_DRIVE plane 6,5
00  // 77 x46y120 SB_BIG plane 6
00  // 78 x46y120 SB_BIG plane 6
00  // 79 x46y120 SB_BIG plane 7
00  // 80 x46y120 SB_BIG plane 7
00  // 81 x46y120 SB_DRIVE plane 8,7
48  // 82 x46y120 SB_BIG plane 8
12  // 83 x46y120 SB_BIG plane 8
00  // 84 x46y120 SB_BIG plane 9
00  // 85 x46y120 SB_BIG plane 9
00  // 86 x46y120 SB_DRIVE plane 10,9
00  // 87 x46y120 SB_BIG plane 10
00  // 88 x46y120 SB_BIG plane 10
00  // 89 x46y120 SB_BIG plane 11
00  // 90 x46y120 SB_BIG plane 11
00  // 91 x46y120 SB_DRIVE plane 12,11
00  // 92 x46y120 SB_BIG plane 12
00  // 93 x46y120 SB_BIG plane 12
00  // 94 x45y119 SB_SML plane 1
00  // 95 x45y119 SB_SML plane 2,1
00  // 96 x45y119 SB_SML plane 2
00  // 97 x45y119 SB_SML plane 3
80  // 98 x45y119 SB_SML plane 4,3
2A  // 99 x45y119 SB_SML plane 4
00  // 100 x45y119 SB_SML plane 5
00  // 101 x45y119 SB_SML plane 6,5
00  // 102 x45y119 SB_SML plane 6
00  // 103 x45y119 SB_SML plane 7
80  // 104 x45y119 SB_SML plane 8,7
22  // 105 x45y119 SB_SML plane 8
D8 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x29y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DF62     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3D // y_sel: 121
70 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF6A
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
C0  //  0 x29y121 CPE[0]  net1 = net2: _a121  C_ADDF2///ADDF2/
05  //  1 x29y121 CPE[1]  80'h00_0078_00_0020_0C66_05C0 modified with path inversions
66  //  2 x29y121 CPE[2]  80'h00_0078_00_0020_0C66_0AC0 from netlist
0C  //  3 x29y121 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x29y121 CPE[4]
00  //  5 x29y121 CPE[5]
00  //  6 x29y121 CPE[6]
78  //  7 x29y121 CPE[7]
00  //  8 x29y121 CPE[8]
00  //  9 x29y121 CPE[9]
C3  // 10 x29y122 CPE[0]  net1 = net2: _a4  C_AND/D//AND/D
35  // 11 x29y122 CPE[1]  80'h00_DE00_80_0000_0C88_35C3 modified with path inversions
88  // 12 x29y122 CPE[2]  80'h00_EE00_80_0000_0C88_3A3C from netlist
0C  // 13 x29y122 CPE[3]      00_3000_00_0000_0000_0FFF difference
00  // 14 x29y122 CPE[4]
00  // 15 x29y122 CPE[5]
80  // 16 x29y122 CPE[6]
00  // 17 x29y122 CPE[7]
DE  // 18 x29y122 CPE[8]
00  // 19 x29y122 CPE[9]
00  // 20 x30y121 CPE[0]
00  // 21 x30y121 CPE[1]
00  // 22 x30y121 CPE[2]
00  // 23 x30y121 CPE[3]
00  // 24 x30y121 CPE[4]
00  // 25 x30y121 CPE[5]
00  // 26 x30y121 CPE[6]
00  // 27 x30y121 CPE[7]
00  // 28 x30y121 CPE[8]
00  // 29 x30y121 CPE[9]
00  // 30 x30y122 CPE[0]
00  // 31 x30y122 CPE[1]
00  // 32 x30y122 CPE[2]
00  // 33 x30y122 CPE[3]
00  // 34 x30y122 CPE[4]
00  // 35 x30y122 CPE[5]
00  // 36 x30y122 CPE[6]
00  // 37 x30y122 CPE[7]
00  // 38 x30y122 CPE[8]
00  // 39 x30y122 CPE[9]
04  // 40 x29y121 INMUX plane 2,1
28  // 41 x29y121 INMUX plane 4,3
06  // 42 x29y121 INMUX plane 6,5
01  // 43 x29y121 INMUX plane 8,7
00  // 44 x29y121 INMUX plane 10,9
00  // 45 x29y121 INMUX plane 12,11
10  // 46 x29y122 INMUX plane 2,1
08  // 47 x29y122 INMUX plane 4,3
01  // 48 x29y122 INMUX plane 6,5
30  // 49 x29y122 INMUX plane 8,7
0B  // 50 x29y122 INMUX plane 10,9
05  // 51 x29y122 INMUX plane 12,11
19  // 52 x30y121 INMUX plane 2,1
10  // 53 x30y121 INMUX plane 4,3
83  // 54 x30y121 INMUX plane 6,5
93  // 55 x30y121 INMUX plane 8,7
84  // 56 x30y121 INMUX plane 10,9
80  // 57 x30y121 INMUX plane 12,11
00  // 58 x30y122 INMUX plane 2,1
28  // 59 x30y122 INMUX plane 4,3
80  // 60 x30y122 INMUX plane 6,5
44  // 61 x30y122 INMUX plane 8,7
80  // 62 x30y122 INMUX plane 10,9
80  // 63 x30y122 INMUX plane 12,11
80  // 64 x29y121 SB_BIG plane 1
24  // 65 x29y121 SB_BIG plane 1
00  // 66 x29y121 SB_DRIVE plane 2,1
48  // 67 x29y121 SB_BIG plane 2
02  // 68 x29y121 SB_BIG plane 2
00  // 69 x29y121 SB_BIG plane 3
00  // 70 x29y121 SB_BIG plane 3
00  // 71 x29y121 SB_DRIVE plane 4,3
80  // 72 x29y121 SB_BIG plane 4
00  // 73 x29y121 SB_BIG plane 4
88  // 74 x29y121 SB_BIG plane 5
02  // 75 x29y121 SB_BIG plane 5
00  // 76 x29y121 SB_DRIVE plane 6,5
48  // 77 x29y121 SB_BIG plane 6
12  // 78 x29y121 SB_BIG plane 6
00  // 79 x29y121 SB_BIG plane 7
00  // 80 x29y121 SB_BIG plane 7
00  // 81 x29y121 SB_DRIVE plane 8,7
00  // 82 x29y121 SB_BIG plane 8
00  // 83 x29y121 SB_BIG plane 8
00  // 84 x29y121 SB_BIG plane 9
00  // 85 x29y121 SB_BIG plane 9
00  // 86 x29y121 SB_DRIVE plane 10,9
80  // 87 x29y121 SB_BIG plane 10
00  // 88 x29y121 SB_BIG plane 10
00  // 89 x29y121 SB_BIG plane 11
00  // 90 x29y121 SB_BIG plane 11
00  // 91 x29y121 SB_DRIVE plane 12,11
00  // 92 x29y121 SB_BIG plane 12
00  // 93 x29y121 SB_BIG plane 12
36  // 94 x30y122 SB_SML plane 1
14  // 95 x30y122 SB_SML plane 2,1
0D  // 96 x30y122 SB_SML plane 2
00  // 97 x30y122 SB_SML plane 3
04  // 98 x30y122 SB_SML plane 4,3
18  // 99 x30y122 SB_SML plane 4
D2  // 100 x30y122 SB_SML plane 5
83  // 101 x30y122 SB_SML plane 6,5
2A  // 102 x30y122 SB_SML plane 6
00  // 103 x30y122 SB_SML plane 7
04  // 104 x30y122 SB_SML plane 8,7
00  // 105 x30y122 SB_SML plane 8
00  // 106 x30y122 SB_SML plane 9
04  // 107 x30y122 SB_SML plane 10,9
A6 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x31y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DFDC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3D // y_sel: 121
29 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DFE4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
D7  //  0 x31y121 CPE[0]  _a80  C_ORAND////    
5E  //  1 x31y121 CPE[1]  80'h00_0018_00_0000_0888_5ED7 modified with path inversions
88  //  2 x31y121 CPE[2]  80'h00_0018_00_0000_0888_ABBE from netlist
08  //  3 x31y121 CPE[3]      00_0000_00_0000_0000_F569 difference
00  //  4 x31y121 CPE[4]
00  //  5 x31y121 CPE[5]
00  //  6 x31y121 CPE[6]
18  //  7 x31y121 CPE[7]
00  //  8 x31y121 CPE[8]
00  //  9 x31y121 CPE[9]
BA  // 10 x31y122 CPE[0]  _a51  C_///ORAND/
FF  // 11 x31y122 CPE[1]  80'h00_0060_00_0000_0C08_FFBA modified with path inversions
08  // 12 x31y122 CPE[2]  80'h00_0060_00_0000_0C08_FFE5 from netlist
0C  // 13 x31y122 CPE[3]      00_0000_00_0000_0000_005F difference
00  // 14 x31y122 CPE[4]
00  // 15 x31y122 CPE[5]
00  // 16 x31y122 CPE[6]
60  // 17 x31y122 CPE[7]
00  // 18 x31y122 CPE[8]
00  // 19 x31y122 CPE[9]
30  // 20 x32y121 CPE[0]  net1 = net2: _a114  C_ADDF2///ADDF2/
FC  // 21 x32y121 CPE[1]  80'h00_0078_00_0020_0C66_FC30 modified with path inversions
66  // 22 x32y121 CPE[2]  80'h00_0078_00_0020_0C66_FCC0 from netlist
0C  // 23 x32y121 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x32y121 CPE[4]
00  // 25 x32y121 CPE[5]
00  // 26 x32y121 CPE[6]
78  // 27 x32y121 CPE[7]
00  // 28 x32y121 CPE[8]
00  // 29 x32y121 CPE[9]
00  // 30 x32y122 CPE[0]  _a272  C_Route1////    _a335  C_////Bridge
00  // 31 x32y122 CPE[1]  80'h00_00B8_00_0050_0C66_0000 modified with path inversions
66  // 32 x32y122 CPE[2]  80'h00_00B8_00_0050_0C66_0000 from netlist
0C  // 33 x32y122 CPE[3]
50  // 34 x32y122 CPE[4]
00  // 35 x32y122 CPE[5]
00  // 36 x32y122 CPE[6]
B8  // 37 x32y122 CPE[7]
00  // 38 x32y122 CPE[8]
00  // 39 x32y122 CPE[9]
11  // 40 x31y121 INMUX plane 2,1
09  // 41 x31y121 INMUX plane 4,3
0F  // 42 x31y121 INMUX plane 6,5
05  // 43 x31y121 INMUX plane 8,7
05  // 44 x31y121 INMUX plane 10,9
19  // 45 x31y121 INMUX plane 12,11
07  // 46 x31y122 INMUX plane 2,1
2B  // 47 x31y122 INMUX plane 4,3
00  // 48 x31y122 INMUX plane 6,5
00  // 49 x31y122 INMUX plane 8,7
04  // 50 x31y122 INMUX plane 10,9
01  // 51 x31y122 INMUX plane 12,11
02  // 52 x32y121 INMUX plane 2,1
20  // 53 x32y121 INMUX plane 4,3
38  // 54 x32y121 INMUX plane 6,5
59  // 55 x32y121 INMUX plane 8,7
18  // 56 x32y121 INMUX plane 10,9
24  // 57 x32y121 INMUX plane 12,11
02  // 58 x32y122 INMUX plane 2,1
00  // 59 x32y122 INMUX plane 4,3
00  // 60 x32y122 INMUX plane 6,5
45  // 61 x32y122 INMUX plane 8,7
02  // 62 x32y122 INMUX plane 10,9
44  // 63 x32y122 INMUX plane 12,11
92  // 64 x32y122 SB_BIG plane 1
1A  // 65 x32y122 SB_BIG plane 1
08  // 66 x32y122 SB_DRIVE plane 2,1
48  // 67 x32y122 SB_BIG plane 2
12  // 68 x32y122 SB_BIG plane 2
92  // 69 x32y122 SB_BIG plane 3
18  // 70 x32y122 SB_BIG plane 3
00  // 71 x32y122 SB_DRIVE plane 4,3
03  // 72 x32y122 SB_BIG plane 4
06  // 73 x32y122 SB_BIG plane 4
92  // 74 x32y122 SB_BIG plane 5
2A  // 75 x32y122 SB_BIG plane 5
00  // 76 x32y122 SB_DRIVE plane 6,5
48  // 77 x32y122 SB_BIG plane 6
12  // 78 x32y122 SB_BIG plane 6
48  // 79 x32y122 SB_BIG plane 7
12  // 80 x32y122 SB_BIG plane 7
00  // 81 x32y122 SB_DRIVE plane 8,7
08  // 82 x32y122 SB_BIG plane 8
02  // 83 x32y122 SB_BIG plane 8
48  // 84 x32y122 SB_BIG plane 9
22  // 85 x32y122 SB_BIG plane 9
00  // 86 x32y122 SB_DRIVE plane 10,9
94  // 87 x32y122 SB_BIG plane 10
14  // 88 x32y122 SB_BIG plane 10
48  // 89 x32y122 SB_BIG plane 11
12  // 90 x32y122 SB_BIG plane 11
00  // 91 x32y122 SB_DRIVE plane 12,11
48  // 92 x32y122 SB_BIG plane 12
12  // 93 x32y122 SB_BIG plane 12
A8  // 94 x31y121 SB_SML plane 1
84  // 95 x31y121 SB_SML plane 2,1
2A  // 96 x31y121 SB_SML plane 2
A8  // 97 x31y121 SB_SML plane 3
42  // 98 x31y121 SB_SML plane 4,3
4F  // 99 x31y121 SB_SML plane 4
D4  // 100 x31y121 SB_SML plane 5
13  // 101 x31y121 SB_SML plane 6,5
2A  // 102 x31y121 SB_SML plane 6
A8  // 103 x31y121 SB_SML plane 7
82  // 104 x31y121 SB_SML plane 8,7
3A  // 105 x31y121 SB_SML plane 8
A8  // 106 x31y121 SB_SML plane 9
82  // 107 x31y121 SB_SML plane 10,9
2A  // 108 x31y121 SB_SML plane 10
C8  // 109 x31y121 SB_SML plane 11
12  // 110 x31y121 SB_SML plane 12,11
2A  // 111 x31y121 SB_SML plane 12
60 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x33y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E05A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3D // y_sel: 121
F1 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E062
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y121 CPE[0]  _a154  C_/C_0_1///    _a313  C_////Bridge
00  //  1 x33y121 CPE[1]  80'h00_CFA3_12_0800_0000_0000 modified with path inversions
00  //  2 x33y121 CPE[2]  80'h00_CFA3_12_0800_0000_0000 from netlist
00  //  3 x33y121 CPE[3]
00  //  4 x33y121 CPE[4]
08  //  5 x33y121 CPE[5]
12  //  6 x33y121 CPE[6]
A3  //  7 x33y121 CPE[7]
CF  //  8 x33y121 CPE[8]
00  //  9 x33y121 CPE[9]
30  // 10 x33y122 CPE[0]  net1 = net2: _a148  C_ADDF2/D//ADDF2/
3C  // 11 x33y122 CPE[1]  80'h00_D660_00_0020_0C66_3C30 modified with path inversions
66  // 12 x33y122 CPE[2]  80'h00_EA60_00_0020_0C66_CCC0 from netlist
0C  // 13 x33y122 CPE[3]      00_3C00_00_0000_0000_F0F0 difference
20  // 14 x33y122 CPE[4]
00  // 15 x33y122 CPE[5]
00  // 16 x33y122 CPE[6]
60  // 17 x33y122 CPE[7]
D6  // 18 x33y122 CPE[8]
00  // 19 x33y122 CPE[9]
A0  // 20 x34y121 CPE[0]  _a138  C_ADDF/D///    
00  // 21 x34y121 CPE[1]  80'h00_EE00_00_0010_0666_00A0 modified with path inversions
66  // 22 x34y121 CPE[2]  80'h00_EE00_00_0010_0666_00A0 from netlist
06  // 23 x34y121 CPE[3]
10  // 24 x34y121 CPE[4]
00  // 25 x34y121 CPE[5]
00  // 26 x34y121 CPE[6]
00  // 27 x34y121 CPE[7]
EE  // 28 x34y121 CPE[8]
00  // 29 x34y121 CPE[9]
D5  // 30 x34y122 CPE[0]  _a259  C_///OR/
FF  // 31 x34y122 CPE[1]  80'h00_0060_00_0000_0C0E_FFD5 modified with path inversions
0E  // 32 x34y122 CPE[2]  80'h00_0060_00_0000_0C0E_FF75 from netlist
0C  // 33 x34y122 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 34 x34y122 CPE[4]
00  // 35 x34y122 CPE[5]
00  // 36 x34y122 CPE[6]
60  // 37 x34y122 CPE[7]
00  // 38 x34y122 CPE[8]
00  // 39 x34y122 CPE[9]
05  // 40 x33y121 INMUX plane 2,1
30  // 41 x33y121 INMUX plane 4,3
10  // 42 x33y121 INMUX plane 6,5
10  // 43 x33y121 INMUX plane 8,7
00  // 44 x33y121 INMUX plane 10,9
08  // 45 x33y121 INMUX plane 12,11
00  // 46 x33y122 INMUX plane 2,1
28  // 47 x33y122 INMUX plane 4,3
10  // 48 x33y122 INMUX plane 6,5
38  // 49 x33y122 INMUX plane 8,7
2B  // 50 x33y122 INMUX plane 10,9
24  // 51 x33y122 INMUX plane 12,11
08  // 52 x34y121 INMUX plane 2,1
03  // 53 x34y121 INMUX plane 4,3
99  // 54 x34y121 INMUX plane 6,5
42  // 55 x34y121 INMUX plane 8,7
80  // 56 x34y121 INMUX plane 10,9
C5  // 57 x34y121 INMUX plane 12,11
03  // 58 x34y122 INMUX plane 2,1
0E  // 59 x34y122 INMUX plane 4,3
80  // 60 x34y122 INMUX plane 6,5
C5  // 61 x34y122 INMUX plane 8,7
83  // 62 x34y122 INMUX plane 10,9
C0  // 63 x34y122 INMUX plane 12,11
92  // 64 x33y121 SB_BIG plane 1
18  // 65 x33y121 SB_BIG plane 1
00  // 66 x33y121 SB_DRIVE plane 2,1
03  // 67 x33y121 SB_BIG plane 2
18  // 68 x33y121 SB_BIG plane 2
48  // 69 x33y121 SB_BIG plane 3
12  // 70 x33y121 SB_BIG plane 3
80  // 71 x33y121 SB_DRIVE plane 4,3
96  // 72 x33y121 SB_BIG plane 4
14  // 73 x33y121 SB_BIG plane 4
C9  // 74 x33y121 SB_BIG plane 5
34  // 75 x33y121 SB_BIG plane 5
00  // 76 x33y121 SB_DRIVE plane 6,5
51  // 77 x33y121 SB_BIG plane 6
12  // 78 x33y121 SB_BIG plane 6
91  // 79 x33y121 SB_BIG plane 7
3A  // 80 x33y121 SB_BIG plane 7
00  // 81 x33y121 SB_DRIVE plane 8,7
48  // 82 x33y121 SB_BIG plane 8
12  // 83 x33y121 SB_BIG plane 8
0B  // 84 x33y121 SB_BIG plane 9
45  // 85 x33y121 SB_BIG plane 9
00  // 86 x33y121 SB_DRIVE plane 10,9
41  // 87 x33y121 SB_BIG plane 10
12  // 88 x33y121 SB_BIG plane 10
48  // 89 x33y121 SB_BIG plane 11
12  // 90 x33y121 SB_BIG plane 11
00  // 91 x33y121 SB_DRIVE plane 12,11
48  // 92 x33y121 SB_BIG plane 12
12  // 93 x33y121 SB_BIG plane 12
D3  // 94 x34y122 SB_SML plane 1
84  // 95 x34y122 SB_SML plane 2,1
0A  // 96 x34y122 SB_SML plane 2
A8  // 97 x34y122 SB_SML plane 3
80  // 98 x34y122 SB_SML plane 4,3
04  // 99 x34y122 SB_SML plane 4
08  // 100 x34y122 SB_SML plane 5
12  // 101 x34y122 SB_SML plane 6,5
00  // 102 x34y122 SB_SML plane 6
D2  // 103 x34y122 SB_SML plane 7
C3  // 104 x34y122 SB_SML plane 8,7
5C  // 105 x34y122 SB_SML plane 8
28  // 106 x34y122 SB_SML plane 9
83  // 107 x34y122 SB_SML plane 10,9
2C  // 108 x34y122 SB_SML plane 10
A8  // 109 x34y122 SB_SML plane 11
22  // 110 x34y122 SB_SML plane 12,11
53  // 111 x34y122 SB_SML plane 12
D7 // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x35y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E0D8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3D // y_sel: 121
99 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E0E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F1  //  0 x35y121 CPE[0]  _a55  C_AND////    _a45  C_///AND/
83  //  1 x35y121 CPE[1]  80'h00_0078_00_0000_0C88_83F1 modified with path inversions
88  //  2 x35y121 CPE[2]  80'h00_0078_00_0000_0C88_83F2 from netlist
0C  //  3 x35y121 CPE[3]      00_0000_00_0000_0000_0003 difference
00  //  4 x35y121 CPE[4]
00  //  5 x35y121 CPE[5]
00  //  6 x35y121 CPE[6]
78  //  7 x35y121 CPE[7]
00  //  8 x35y121 CPE[8]
00  //  9 x35y121 CPE[9]
5C  // 10 x35y122 CPE[0]  _a75  C_MX4b////    
00  // 11 x35y122 CPE[1]  80'h00_0018_00_0040_0A54_005C modified with path inversions
54  // 12 x35y122 CPE[2]  80'h00_0018_00_0040_0A51_00AC from netlist
0A  // 13 x35y122 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  // 14 x35y122 CPE[4]
00  // 15 x35y122 CPE[5]
00  // 16 x35y122 CPE[6]
18  // 17 x35y122 CPE[7]
00  // 18 x35y122 CPE[8]
00  // 19 x35y122 CPE[9]
CA  // 20 x36y121 CPE[0]  _a234  C_MX4b////    
00  // 21 x36y121 CPE[1]  80'h00_0018_00_0040_0AD2_00CA modified with path inversions
D2  // 22 x36y121 CPE[2]  80'h00_0018_00_0040_0AD2_00C5 from netlist
0A  // 23 x36y121 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x36y121 CPE[4]
00  // 25 x36y121 CPE[5]
00  // 26 x36y121 CPE[6]
18  // 27 x36y121 CPE[7]
00  // 28 x36y121 CPE[8]
00  // 29 x36y121 CPE[9]
FF  // 30 x36y122 CPE[0]  _a35  C_AND////    _a320  C_////Bridge
F2  // 31 x36y122 CPE[1]  80'h00_00BA_00_0000_0C88_F2FF modified with path inversions
88  // 32 x36y122 CPE[2]  80'h00_00BA_00_0000_0C88_F1FF from netlist
0C  // 33 x36y122 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 34 x36y122 CPE[4]
00  // 35 x36y122 CPE[5]
00  // 36 x36y122 CPE[6]
BA  // 37 x36y122 CPE[7]
00  // 38 x36y122 CPE[8]
00  // 39 x36y122 CPE[9]
05  // 40 x35y121 INMUX plane 2,1
00  // 41 x35y121 INMUX plane 4,3
39  // 42 x35y121 INMUX plane 6,5
0C  // 43 x35y121 INMUX plane 8,7
21  // 44 x35y121 INMUX plane 10,9
01  // 45 x35y121 INMUX plane 12,11
22  // 46 x35y122 INMUX plane 2,1
05  // 47 x35y122 INMUX plane 4,3
0E  // 48 x35y122 INMUX plane 6,5
0C  // 49 x35y122 INMUX plane 8,7
20  // 50 x35y122 INMUX plane 10,9
01  // 51 x35y122 INMUX plane 12,11
05  // 52 x36y121 INMUX plane 2,1
25  // 53 x36y121 INMUX plane 4,3
13  // 54 x36y121 INMUX plane 6,5
55  // 55 x36y121 INMUX plane 8,7
58  // 56 x36y121 INMUX plane 10,9
E8  // 57 x36y121 INMUX plane 12,11
05  // 58 x36y122 INMUX plane 2,1
06  // 59 x36y122 INMUX plane 4,3
46  // 60 x36y122 INMUX plane 6,5
0D  // 61 x36y122 INMUX plane 8,7
48  // 62 x36y122 INMUX plane 10,9
C8  // 63 x36y122 INMUX plane 12,11
41  // 64 x36y122 SB_BIG plane 1
14  // 65 x36y122 SB_BIG plane 1
00  // 66 x36y122 SB_DRIVE plane 2,1
48  // 67 x36y122 SB_BIG plane 2
12  // 68 x36y122 SB_BIG plane 2
48  // 69 x36y122 SB_BIG plane 3
22  // 70 x36y122 SB_BIG plane 3
01  // 71 x36y122 SB_DRIVE plane 4,3
59  // 72 x36y122 SB_BIG plane 4
12  // 73 x36y122 SB_BIG plane 4
C9  // 74 x36y122 SB_BIG plane 5
04  // 75 x36y122 SB_BIG plane 5
00  // 76 x36y122 SB_DRIVE plane 6,5
50  // 77 x36y122 SB_BIG plane 6
14  // 78 x36y122 SB_BIG plane 6
48  // 79 x36y122 SB_BIG plane 7
12  // 80 x36y122 SB_BIG plane 7
00  // 81 x36y122 SB_DRIVE plane 8,7
13  // 82 x36y122 SB_BIG plane 8
04  // 83 x36y122 SB_BIG plane 8
48  // 84 x36y122 SB_BIG plane 9
18  // 85 x36y122 SB_BIG plane 9
00  // 86 x36y122 SB_DRIVE plane 10,9
48  // 87 x36y122 SB_BIG plane 10
12  // 88 x36y122 SB_BIG plane 10
48  // 89 x36y122 SB_BIG plane 11
12  // 90 x36y122 SB_BIG plane 11
00  // 91 x36y122 SB_DRIVE plane 12,11
81  // 92 x36y122 SB_BIG plane 12
30  // 93 x36y122 SB_BIG plane 12
A8  // 94 x35y121 SB_SML plane 1
84  // 95 x35y121 SB_SML plane 2,1
2A  // 96 x35y121 SB_SML plane 2
A8  // 97 x35y121 SB_SML plane 3
82  // 98 x35y121 SB_SML plane 4,3
2A  // 99 x35y121 SB_SML plane 4
92  // 100 x35y121 SB_SML plane 5
92  // 101 x35y121 SB_SML plane 6,5
2B  // 102 x35y121 SB_SML plane 6
A1  // 103 x35y121 SB_SML plane 7
43  // 104 x35y121 SB_SML plane 8,7
6F  // 105 x35y121 SB_SML plane 8
88  // 106 x35y121 SB_SML plane 9
12  // 107 x35y121 SB_SML plane 10,9
2A  // 108 x35y121 SB_SML plane 10
C8  // 109 x35y121 SB_SML plane 11
92  // 110 x35y121 SB_SML plane 12,11
17  // 111 x35y121 SB_SML plane 12
C2 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x37y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E156     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3D // y_sel: 121
41 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E15E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y121 CPE[0]
00  //  1 x37y121 CPE[1]
00  //  2 x37y121 CPE[2]
00  //  3 x37y121 CPE[3]
00  //  4 x37y121 CPE[4]
00  //  5 x37y121 CPE[5]
00  //  6 x37y121 CPE[6]
00  //  7 x37y121 CPE[7]
00  //  8 x37y121 CPE[8]
00  //  9 x37y121 CPE[9]
FF  // 10 x37y122 CPE[0]  _a324  C_////Bridge
FF  // 11 x37y122 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y122 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x37y122 CPE[3]
00  // 14 x37y122 CPE[4]
00  // 15 x37y122 CPE[5]
00  // 16 x37y122 CPE[6]
A7  // 17 x37y122 CPE[7]
00  // 18 x37y122 CPE[8]
00  // 19 x37y122 CPE[9]
24  // 20 x38y121 CPE[0]  net1 = net2: _a44  C_AND///AND/
C4  // 21 x38y121 CPE[1]  80'h00_0078_00_0000_0C88_C424 modified with path inversions
88  // 22 x38y121 CPE[2]  80'h00_0078_00_0000_0C88_C841 from netlist
0C  // 23 x38y121 CPE[3]      00_0000_00_0000_0000_0C65 difference
00  // 24 x38y121 CPE[4]
00  // 25 x38y121 CPE[5]
00  // 26 x38y121 CPE[6]
78  // 27 x38y121 CPE[7]
00  // 28 x38y121 CPE[8]
00  // 29 x38y121 CPE[9]
3C  // 30 x38y122 CPE[0]  _a230  C_MX4b////    
00  // 31 x38y122 CPE[1]  80'h00_0018_00_0040_0A74_003C modified with path inversions
74  // 32 x38y122 CPE[2]  80'h00_0018_00_0040_0A77_00C3 from netlist
0A  // 33 x38y122 CPE[3]      00_0000_00_0000_0003_00FF difference
40  // 34 x38y122 CPE[4]
00  // 35 x38y122 CPE[5]
00  // 36 x38y122 CPE[6]
18  // 37 x38y122 CPE[7]
00  // 38 x38y122 CPE[8]
00  // 39 x38y122 CPE[9]
00  // 40 x37y121 INMUX plane 2,1
00  // 41 x37y121 INMUX plane 4,3
08  // 42 x37y121 INMUX plane 6,5
01  // 43 x37y121 INMUX plane 8,7
10  // 44 x37y121 INMUX plane 10,9
08  // 45 x37y121 INMUX plane 12,11
05  // 46 x37y122 INMUX plane 2,1
02  // 47 x37y122 INMUX plane 4,3
11  // 48 x37y122 INMUX plane 6,5
03  // 49 x37y122 INMUX plane 8,7
08  // 50 x37y122 INMUX plane 10,9
08  // 51 x37y122 INMUX plane 12,11
05  // 52 x38y121 INMUX plane 2,1
37  // 53 x38y121 INMUX plane 4,3
3E  // 54 x38y121 INMUX plane 6,5
0D  // 55 x38y121 INMUX plane 8,7
89  // 56 x38y121 INMUX plane 10,9
00  // 57 x38y121 INMUX plane 12,11
09  // 58 x38y122 INMUX plane 2,1
28  // 59 x38y122 INMUX plane 4,3
2C  // 60 x38y122 INMUX plane 6,5
17  // 61 x38y122 INMUX plane 8,7
00  // 62 x38y122 INMUX plane 10,9
15  // 63 x38y122 INMUX plane 12,11
00  // 64 x37y121 SB_BIG plane 1
00  // 65 x37y121 SB_BIG plane 1
00  // 66 x37y121 SB_DRIVE plane 2,1
59  // 67 x37y121 SB_BIG plane 2
12  // 68 x37y121 SB_BIG plane 2
48  // 69 x37y121 SB_BIG plane 3
12  // 70 x37y121 SB_BIG plane 3
00  // 71 x37y121 SB_DRIVE plane 4,3
48  // 72 x37y121 SB_BIG plane 4
12  // 73 x37y121 SB_BIG plane 4
0E  // 74 x37y121 SB_BIG plane 5
00  // 75 x37y121 SB_BIG plane 5
40  // 76 x37y121 SB_DRIVE plane 6,5
0E  // 77 x37y121 SB_BIG plane 6
34  // 78 x37y121 SB_BIG plane 6
90  // 79 x37y121 SB_BIG plane 7
08  // 80 x37y121 SB_BIG plane 7
02  // 81 x37y121 SB_DRIVE plane 8,7
48  // 82 x37y121 SB_BIG plane 8
18  // 83 x37y121 SB_BIG plane 8
03  // 84 x37y121 SB_BIG plane 9
40  // 85 x37y121 SB_BIG plane 9
00  // 86 x37y121 SB_DRIVE plane 10,9
92  // 87 x37y121 SB_BIG plane 10
26  // 88 x37y121 SB_BIG plane 10
0E  // 89 x37y121 SB_BIG plane 11
00  // 90 x37y121 SB_BIG plane 11
00  // 91 x37y121 SB_DRIVE plane 12,11
00  // 92 x37y121 SB_BIG plane 12
01  // 93 x37y121 SB_BIG plane 12
E1  // 94 x38y122 SB_SML plane 1
90  // 95 x38y122 SB_SML plane 2,1
56  // 96 x38y122 SB_SML plane 2
21  // 97 x38y122 SB_SML plane 3
81  // 98 x38y122 SB_SML plane 4,3
2A  // 99 x38y122 SB_SML plane 4
00  // 100 x38y122 SB_SML plane 5
80  // 101 x38y122 SB_SML plane 6,5
2A  // 102 x38y122 SB_SML plane 6
28  // 103 x38y122 SB_SML plane 7
11  // 104 x38y122 SB_SML plane 8,7
2A  // 105 x38y122 SB_SML plane 8
00  // 106 x38y122 SB_SML plane 9
60  // 107 x38y122 SB_SML plane 10,9
20  // 108 x38y122 SB_SML plane 10
00  // 109 x38y122 SB_SML plane 11
00  // 110 x38y122 SB_SML plane 12,11
04  // 111 x38y122 SB_SML plane 12
55 // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x39y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1D4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3D // y_sel: 121
49 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E1DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CC  //  0 x39y121 CPE[0]  _a227  C_MX4b////    
00  //  1 x39y121 CPE[1]  80'h00_0018_00_0040_0AFA_00CC modified with path inversions
FA  //  2 x39y121 CPE[2]  80'h00_0018_00_0040_0AF0_00CC from netlist
0A  //  3 x39y121 CPE[3]      00_0000_00_0000_000A_0000 difference
40  //  4 x39y121 CPE[4]
00  //  5 x39y121 CPE[5]
00  //  6 x39y121 CPE[6]
18  //  7 x39y121 CPE[7]
00  //  8 x39y121 CPE[8]
00  //  9 x39y121 CPE[9]
00  // 10 x39y122 CPE[0]
00  // 11 x39y122 CPE[1]
00  // 12 x39y122 CPE[2]
00  // 13 x39y122 CPE[3]
00  // 14 x39y122 CPE[4]
00  // 15 x39y122 CPE[5]
00  // 16 x39y122 CPE[6]
00  // 17 x39y122 CPE[7]
00  // 18 x39y122 CPE[8]
00  // 19 x39y122 CPE[9]
4F  // 20 x40y121 CPE[0]  _a27  C_AND////    _a61  C_///AND/D
CA  // 21 x40y121 CPE[1]  80'h00_DA18_80_0000_0C88_CA4F modified with path inversions
88  // 22 x40y121 CPE[2]  80'h00_EA18_80_0000_0C88_CA4F from netlist
0C  // 23 x40y121 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 24 x40y121 CPE[4]
00  // 25 x40y121 CPE[5]
80  // 26 x40y121 CPE[6]
18  // 27 x40y121 CPE[7]
DA  // 28 x40y121 CPE[8]
00  // 29 x40y121 CPE[9]
00  // 30 x40y122 CPE[0]
00  // 31 x40y122 CPE[1]
00  // 32 x40y122 CPE[2]
00  // 33 x40y122 CPE[3]
00  // 34 x40y122 CPE[4]
00  // 35 x40y122 CPE[5]
00  // 36 x40y122 CPE[6]
00  // 37 x40y122 CPE[7]
00  // 38 x40y122 CPE[8]
00  // 39 x40y122 CPE[9]
28  // 40 x39y121 INMUX plane 2,1
20  // 41 x39y121 INMUX plane 4,3
00  // 42 x39y121 INMUX plane 6,5
0C  // 43 x39y121 INMUX plane 8,7
18  // 44 x39y121 INMUX plane 10,9
01  // 45 x39y121 INMUX plane 12,11
05  // 46 x39y122 INMUX plane 2,1
01  // 47 x39y122 INMUX plane 4,3
08  // 48 x39y122 INMUX plane 6,5
09  // 49 x39y122 INMUX plane 8,7
04  // 50 x39y122 INMUX plane 10,9
00  // 51 x39y122 INMUX plane 12,11
04  // 52 x40y121 INMUX plane 2,1
24  // 53 x40y121 INMUX plane 4,3
16  // 54 x40y121 INMUX plane 6,5
68  // 55 x40y121 INMUX plane 8,7
B3  // 56 x40y121 INMUX plane 10,9
44  // 57 x40y121 INMUX plane 12,11
00  // 58 x40y122 INMUX plane 2,1
02  // 59 x40y122 INMUX plane 4,3
00  // 60 x40y122 INMUX plane 6,5
50  // 61 x40y122 INMUX plane 8,7
00  // 62 x40y122 INMUX plane 10,9
40  // 63 x40y122 INMUX plane 12,11
59  // 64 x40y122 SB_BIG plane 1
12  // 65 x40y122 SB_BIG plane 1
00  // 66 x40y122 SB_DRIVE plane 2,1
00  // 67 x40y122 SB_BIG plane 2
00  // 68 x40y122 SB_BIG plane 2
51  // 69 x40y122 SB_BIG plane 3
10  // 70 x40y122 SB_BIG plane 3
00  // 71 x40y122 SB_DRIVE plane 4,3
00  // 72 x40y122 SB_BIG plane 4
00  // 73 x40y122 SB_BIG plane 4
59  // 74 x40y122 SB_BIG plane 5
12  // 75 x40y122 SB_BIG plane 5
00  // 76 x40y122 SB_DRIVE plane 6,5
C0  // 77 x40y122 SB_BIG plane 6
00  // 78 x40y122 SB_BIG plane 6
48  // 79 x40y122 SB_BIG plane 7
10  // 80 x40y122 SB_BIG plane 7
00  // 81 x40y122 SB_DRIVE plane 8,7
92  // 82 x40y122 SB_BIG plane 8
00  // 83 x40y122 SB_BIG plane 8
00  // 84 x40y122 SB_BIG plane 9
40  // 85 x40y122 SB_BIG plane 9
80  // 86 x40y122 SB_DRIVE plane 10,9
02  // 87 x40y122 SB_BIG plane 10
16  // 88 x40y122 SB_BIG plane 10
00  // 89 x40y122 SB_BIG plane 11
00  // 90 x40y122 SB_BIG plane 11
00  // 91 x40y122 SB_DRIVE plane 12,11
58  // 92 x40y122 SB_BIG plane 12
00  // 93 x40y122 SB_BIG plane 12
A8  // 94 x39y121 SB_SML plane 1
02  // 95 x39y121 SB_SML plane 2,1
40  // 96 x39y121 SB_SML plane 2
A8  // 97 x39y121 SB_SML plane 3
02  // 98 x39y121 SB_SML plane 4,3
00  // 99 x39y121 SB_SML plane 4
A1  // 100 x39y121 SB_SML plane 5
82  // 101 x39y121 SB_SML plane 6,5
03  // 102 x39y121 SB_SML plane 6
68  // 103 x39y121 SB_SML plane 7
03  // 104 x39y121 SB_SML plane 8,7
00  // 105 x39y121 SB_SML plane 8
00  // 106 x39y121 SB_SML plane 9
90  // 107 x39y121 SB_SML plane 10,9
06  // 108 x39y121 SB_SML plane 10
00  // 109 x39y121 SB_SML plane 11
90  // 110 x39y121 SB_SML plane 12,11
01  // 111 x39y121 SB_SML plane 12
CE // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x41y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E252     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3D // y_sel: 121
91 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E25A
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x41y121 CPE[0]  _a282  C_AND////    
F2  //  1 x41y121 CPE[1]  80'h00_0018_00_0000_0C88_F2FF modified with path inversions
88  //  2 x41y121 CPE[2]  80'h00_0018_00_0000_0C88_F1FF from netlist
0C  //  3 x41y121 CPE[3]      00_0000_00_0000_0000_0300 difference
00  //  4 x41y121 CPE[4]
00  //  5 x41y121 CPE[5]
00  //  6 x41y121 CPE[6]
18  //  7 x41y121 CPE[7]
00  //  8 x41y121 CPE[8]
00  //  9 x41y121 CPE[9]
C0  // 10 x41y122 CPE[0]  _a275  C_MX2b////    
00  // 11 x41y122 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  // 12 x41y122 CPE[2]  80'h00_0018_00_0040_0A50_0030 from netlist
0A  // 13 x41y122 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  // 14 x41y122 CPE[4]
00  // 15 x41y122 CPE[5]
00  // 16 x41y122 CPE[6]
18  // 17 x41y122 CPE[7]
00  // 18 x41y122 CPE[8]
00  // 19 x41y122 CPE[9]
DE  // 20 x42y121 CPE[0]  _a72  C_ORAND/DST///    
FA  // 21 x42y121 CPE[1]  80'h20_7E00_00_0000_0788_FADE modified with path inversions
88  // 22 x42y121 CPE[2]  80'h20_BE00_00_0000_0788_F5DD from netlist
07  // 23 x42y121 CPE[3]      00_C000_00_0000_0000_0F03 difference
00  // 24 x42y121 CPE[4]
00  // 25 x42y121 CPE[5]
00  // 26 x42y121 CPE[6]
00  // 27 x42y121 CPE[7]
7E  // 28 x42y121 CPE[8]
20  // 29 x42y121 CPE[9]
00  // 30 x42y122 CPE[0]
00  // 31 x42y122 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x42y122 CPE[2]
00  // 33 x42y122 CPE[3]
00  // 34 x42y122 CPE[4]
60  // 35 x42y122 CPE[5]
3F  // 36 x42y122 CPE[6]
00  // 37 x42y122 CPE[7]
00  // 38 x42y122 CPE[8]
00  // 39 x42y122 CPE[9]
05  // 40 x41y121 INMUX plane 2,1
05  // 41 x41y121 INMUX plane 4,3
25  // 42 x41y121 INMUX plane 6,5
00  // 43 x41y121 INMUX plane 8,7
10  // 44 x41y121 INMUX plane 10,9
0B  // 45 x41y121 INMUX plane 12,11
01  // 46 x41y122 INMUX plane 2,1
0A  // 47 x41y122 INMUX plane 4,3
00  // 48 x41y122 INMUX plane 6,5
2F  // 49 x41y122 INMUX plane 8,7
00  // 50 x41y122 INMUX plane 10,9
09  // 51 x41y122 INMUX plane 12,11
0D  // 52 x42y121 INMUX plane 2,1
23  // 53 x42y121 INMUX plane 4,3
0D  // 54 x42y121 INMUX plane 6,5
40  // 55 x42y121 INMUX plane 8,7
20  // 56 x42y121 INMUX plane 10,9
C1  // 57 x42y121 INMUX plane 12,11
00  // 58 x42y122 INMUX plane 2,1
00  // 59 x42y122 INMUX plane 4,3
01  // 60 x42y122 INMUX plane 6,5
C8  // 61 x42y122 INMUX plane 8,7
00  // 62 x42y122 INMUX plane 10,9
C8  // 63 x42y122 INMUX plane 12,11
D2  // 64 x41y121 SB_BIG plane 1
14  // 65 x41y121 SB_BIG plane 1
44  // 66 x41y121 SB_DRIVE plane 2,1
D1  // 67 x41y121 SB_BIG plane 2
22  // 68 x41y121 SB_BIG plane 2
91  // 69 x41y121 SB_BIG plane 3
25  // 70 x41y121 SB_BIG plane 3
00  // 71 x41y121 SB_DRIVE plane 4,3
46  // 72 x41y121 SB_BIG plane 4
00  // 73 x41y121 SB_BIG plane 4
48  // 74 x41y121 SB_BIG plane 5
02  // 75 x41y121 SB_BIG plane 5
80  // 76 x41y121 SB_DRIVE plane 6,5
0E  // 77 x41y121 SB_BIG plane 6
15  // 78 x41y121 SB_BIG plane 6
11  // 79 x41y121 SB_BIG plane 7
23  // 80 x41y121 SB_BIG plane 7
10  // 81 x41y121 SB_DRIVE plane 8,7
00  // 82 x41y121 SB_BIG plane 8
00  // 83 x41y121 SB_BIG plane 8
0B  // 84 x41y121 SB_BIG plane 9
40  // 85 x41y121 SB_BIG plane 9
80  // 86 x41y121 SB_DRIVE plane 10,9
18  // 87 x41y121 SB_BIG plane 10
10  // 88 x41y121 SB_BIG plane 10
C0  // 89 x41y121 SB_BIG plane 11
00  // 90 x41y121 SB_BIG plane 11
00  // 91 x41y121 SB_DRIVE plane 12,11
00  // 92 x41y121 SB_BIG plane 12
00  // 93 x41y121 SB_BIG plane 12
A8  // 94 x42y122 SB_SML plane 1
82  // 95 x42y122 SB_SML plane 2,1
2A  // 96 x42y122 SB_SML plane 2
A8  // 97 x42y122 SB_SML plane 3
00  // 98 x42y122 SB_SML plane 4,3
00  // 99 x42y122 SB_SML plane 4
A8  // 100 x42y122 SB_SML plane 5
82  // 101 x42y122 SB_SML plane 6,5
2A  // 102 x42y122 SB_SML plane 6
A8  // 103 x42y122 SB_SML plane 7
04  // 104 x42y122 SB_SML plane 8,7
06  // 105 x42y122 SB_SML plane 8
0E  // 106 x42y122 SB_SML plane 9
75 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x43y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E2CB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3D // y_sel: 121
F9 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2D3
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
33  //  0 x43y121 CPE[0]  net1 = net2: _a66  C_AND///AND/
35  //  1 x43y121 CPE[1]  80'h00_0078_00_0000_0C88_3533 modified with path inversions
88  //  2 x43y121 CPE[2]  80'h00_0078_00_0000_0C88_CAC3 from netlist
0C  //  3 x43y121 CPE[3]      00_0000_00_0000_0000_FFF0 difference
00  //  4 x43y121 CPE[4]
00  //  5 x43y121 CPE[5]
00  //  6 x43y121 CPE[6]
78  //  7 x43y121 CPE[7]
00  //  8 x43y121 CPE[8]
00  //  9 x43y121 CPE[9]
FF  // 10 x43y122 CPE[0]  _a10  C_AND/DST///    
C5  // 11 x43y122 CPE[1]  80'h20_BA00_00_0000_0388_C5FF modified with path inversions
88  // 12 x43y122 CPE[2]  80'h20_BA00_00_0000_0388_C5FF from netlist
03  // 13 x43y122 CPE[3]
00  // 14 x43y122 CPE[4]
00  // 15 x43y122 CPE[5]
00  // 16 x43y122 CPE[6]
00  // 17 x43y122 CPE[7]
BA  // 18 x43y122 CPE[8]
20  // 19 x43y122 CPE[9]
C5  // 20 x44y121 CPE[0]  _a231  C_MX4b////    
00  // 21 x44y121 CPE[1]  80'h00_0018_00_0040_0AFB_00C5 modified with path inversions
FB  // 22 x44y121 CPE[2]  80'h00_0018_00_0040_0AF0_00CA from netlist
0A  // 23 x44y121 CPE[3]      00_0000_00_0000_000B_000F difference
40  // 24 x44y121 CPE[4]
00  // 25 x44y121 CPE[5]
00  // 26 x44y121 CPE[6]
18  // 27 x44y121 CPE[7]
00  // 28 x44y121 CPE[8]
00  // 29 x44y121 CPE[9]
00  // 30 x44y122 CPE[0]
00  // 31 x44y122 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x44y122 CPE[2]
00  // 33 x44y122 CPE[3]
00  // 34 x44y122 CPE[4]
60  // 35 x44y122 CPE[5]
3F  // 36 x44y122 CPE[6]
00  // 37 x44y122 CPE[7]
00  // 38 x44y122 CPE[8]
00  // 39 x44y122 CPE[9]
30  // 40 x43y121 INMUX plane 2,1
08  // 41 x43y121 INMUX plane 4,3
01  // 42 x43y121 INMUX plane 6,5
38  // 43 x43y121 INMUX plane 8,7
15  // 44 x43y121 INMUX plane 10,9
20  // 45 x43y121 INMUX plane 12,11
02  // 46 x43y122 INMUX plane 2,1
00  // 47 x43y122 INMUX plane 4,3
02  // 48 x43y122 INMUX plane 6,5
38  // 49 x43y122 INMUX plane 8,7
20  // 50 x43y122 INMUX plane 10,9
2C  // 51 x43y122 INMUX plane 12,11
0C  // 52 x44y121 INMUX plane 2,1
28  // 53 x44y121 INMUX plane 4,3
78  // 54 x44y121 INMUX plane 6,5
EF  // 55 x44y121 INMUX plane 8,7
40  // 56 x44y121 INMUX plane 10,9
C5  // 57 x44y121 INMUX plane 12,11
00  // 58 x44y122 INMUX plane 2,1
00  // 59 x44y122 INMUX plane 4,3
00  // 60 x44y122 INMUX plane 6,5
00  // 61 x44y122 INMUX plane 8,7
41  // 62 x44y122 INMUX plane 10,9
C0  // 63 x44y122 INMUX plane 12,11
48  // 64 x44y122 SB_BIG plane 1
00  // 65 x44y122 SB_BIG plane 1
0C  // 66 x44y122 SB_DRIVE plane 2,1
48  // 67 x44y122 SB_BIG plane 2
12  // 68 x44y122 SB_BIG plane 2
48  // 69 x44y122 SB_BIG plane 3
12  // 70 x44y122 SB_BIG plane 3
00  // 71 x44y122 SB_DRIVE plane 4,3
00  // 72 x44y122 SB_BIG plane 4
00  // 73 x44y122 SB_BIG plane 4
48  // 74 x44y122 SB_BIG plane 5
10  // 75 x44y122 SB_BIG plane 5
04  // 76 x44y122 SB_DRIVE plane 6,5
48  // 77 x44y122 SB_BIG plane 6
12  // 78 x44y122 SB_BIG plane 6
48  // 79 x44y122 SB_BIG plane 7
12  // 80 x44y122 SB_BIG plane 7
00  // 81 x44y122 SB_DRIVE plane 8,7
19  // 82 x44y122 SB_BIG plane 8
00  // 83 x44y122 SB_BIG plane 8
00  // 84 x44y122 SB_BIG plane 9
40  // 85 x44y122 SB_BIG plane 9
04  // 86 x44y122 SB_DRIVE plane 10,9
00  // 87 x44y122 SB_BIG plane 10
00  // 88 x44y122 SB_BIG plane 10
00  // 89 x44y122 SB_BIG plane 11
00  // 90 x44y122 SB_BIG plane 11
00  // 91 x44y122 SB_DRIVE plane 12,11
00  // 92 x44y122 SB_BIG plane 12
00  // 93 x44y122 SB_BIG plane 12
28  // 94 x43y121 SB_SML plane 1
12  // 95 x43y121 SB_SML plane 2,1
2A  // 96 x43y121 SB_SML plane 2
A8  // 97 x43y121 SB_SML plane 3
02  // 98 x43y121 SB_SML plane 4,3
00  // 99 x43y121 SB_SML plane 4
B9  // 100 x43y121 SB_SML plane 5
82  // 101 x43y121 SB_SML plane 6,5
2A  // 102 x43y121 SB_SML plane 6
A8  // 103 x43y121 SB_SML plane 7
00  // 104 x43y121 SB_SML plane 8,7
00  // 105 x43y121 SB_SML plane 8
00  // 106 x43y121 SB_SML plane 9
90  // 107 x43y121 SB_SML plane 10,9
01  // 108 x43y121 SB_SML plane 10
00  // 109 x43y121 SB_SML plane 11
06  // 110 x43y121 SB_SML plane 12,11
2E // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x45y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E348     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3D // y_sel: 121
21 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E350
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y121 CPE[0]
00  //  1 x45y121 CPE[1]
00  //  2 x45y121 CPE[2]
00  //  3 x45y121 CPE[3]
00  //  4 x45y121 CPE[4]
00  //  5 x45y121 CPE[5]
00  //  6 x45y121 CPE[6]
00  //  7 x45y121 CPE[7]
00  //  8 x45y121 CPE[8]
00  //  9 x45y121 CPE[9]
00  // 10 x45y122 CPE[0]
00  // 11 x45y122 CPE[1]
00  // 12 x45y122 CPE[2]
00  // 13 x45y122 CPE[3]
00  // 14 x45y122 CPE[4]
00  // 15 x45y122 CPE[5]
00  // 16 x45y122 CPE[6]
00  // 17 x45y122 CPE[7]
00  // 18 x45y122 CPE[8]
00  // 19 x45y122 CPE[9]
00  // 20 x46y121 CPE[0]
00  // 21 x46y121 CPE[1]
00  // 22 x46y121 CPE[2]
00  // 23 x46y121 CPE[3]
00  // 24 x46y121 CPE[4]
00  // 25 x46y121 CPE[5]
00  // 26 x46y121 CPE[6]
00  // 27 x46y121 CPE[7]
00  // 28 x46y121 CPE[8]
00  // 29 x46y121 CPE[9]
FF  // 30 x46y122 CPE[0]  _a337  C_////Bridge
FF  // 31 x46y122 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x46y122 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x46y122 CPE[3]
00  // 34 x46y122 CPE[4]
00  // 35 x46y122 CPE[5]
00  // 36 x46y122 CPE[6]
A1  // 37 x46y122 CPE[7]
00  // 38 x46y122 CPE[8]
00  // 39 x46y122 CPE[9]
20  // 40 x45y121 INMUX plane 2,1
00  // 41 x45y121 INMUX plane 4,3
01  // 42 x45y121 INMUX plane 6,5
00  // 43 x45y121 INMUX plane 8,7
08  // 44 x45y121 INMUX plane 10,9
00  // 45 x45y121 INMUX plane 12,11
00  // 46 x45y122 INMUX plane 2,1
10  // 47 x45y122 INMUX plane 4,3
00  // 48 x45y122 INMUX plane 6,5
00  // 49 x45y122 INMUX plane 8,7
00  // 50 x45y122 INMUX plane 10,9
05  // 51 x45y122 INMUX plane 12,11
08  // 52 x46y121 INMUX plane 2,1
00  // 53 x46y121 INMUX plane 4,3
08  // 54 x46y121 INMUX plane 6,5
00  // 55 x46y121 INMUX plane 8,7
00  // 56 x46y121 INMUX plane 10,9
00  // 57 x46y121 INMUX plane 12,11
20  // 58 x46y122 INMUX plane 2,1
00  // 59 x46y122 INMUX plane 4,3
00  // 60 x46y122 INMUX plane 6,5
08  // 61 x46y122 INMUX plane 8,7
00  // 62 x46y122 INMUX plane 10,9
00  // 63 x46y122 INMUX plane 12,11
00  // 64 x45y121 SB_BIG plane 1
00  // 65 x45y121 SB_BIG plane 1
10  // 66 x45y121 SB_DRIVE plane 2,1
11  // 67 x45y121 SB_BIG plane 2
00  // 68 x45y121 SB_BIG plane 2
00  // 69 x45y121 SB_BIG plane 3
00  // 70 x45y121 SB_BIG plane 3
00  // 71 x45y121 SB_DRIVE plane 4,3
48  // 72 x45y121 SB_BIG plane 4
12  // 73 x45y121 SB_BIG plane 4
00  // 74 x45y121 SB_BIG plane 5
00  // 75 x45y121 SB_BIG plane 5
00  // 76 x45y121 SB_DRIVE plane 6,5
28  // 77 x45y121 SB_BIG plane 6
00  // 78 x45y121 SB_BIG plane 6
00  // 79 x45y121 SB_BIG plane 7
00  // 80 x45y121 SB_BIG plane 7
00  // 81 x45y121 SB_DRIVE plane 8,7
96  // 82 x45y121 SB_BIG plane 8
22  // 83 x45y121 SB_BIG plane 8
00  // 84 x45y121 SB_BIG plane 9
00  // 85 x45y121 SB_BIG plane 9
00  // 86 x45y121 SB_DRIVE plane 10,9
00  // 87 x45y121 SB_BIG plane 10
00  // 88 x45y121 SB_BIG plane 10
00  // 89 x45y121 SB_BIG plane 11
00  // 90 x45y121 SB_BIG plane 11
00  // 91 x45y121 SB_DRIVE plane 12,11
00  // 92 x45y121 SB_BIG plane 12
00  // 93 x45y121 SB_BIG plane 12
00  // 94 x46y122 SB_SML plane 1
00  // 95 x46y122 SB_SML plane 2,1
00  // 96 x46y122 SB_SML plane 2
00  // 97 x46y122 SB_SML plane 3
80  // 98 x46y122 SB_SML plane 4,3
22  // 99 x46y122 SB_SML plane 4
00  // 100 x46y122 SB_SML plane 5
00  // 101 x46y122 SB_SML plane 6,5
00  // 102 x46y122 SB_SML plane 6
00  // 103 x46y122 SB_SML plane 7
80  // 104 x46y122 SB_SML plane 8,7
2A  // 105 x46y122 SB_SML plane 8
FF // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x29y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E3C0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3E // y_sel: 123
EB // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E3C8
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
C1  //  0 x29y123 CPE[0]  _a258  C_///AND/
FF  //  1 x29y123 CPE[1]  80'h00_0060_00_0000_0C08_FFC1 modified with path inversions
08  //  2 x29y123 CPE[2]  80'h00_0060_00_0000_0C08_FFC2 from netlist
0C  //  3 x29y123 CPE[3]      00_0000_00_0000_0000_0003 difference
00  //  4 x29y123 CPE[4]
00  //  5 x29y123 CPE[5]
00  //  6 x29y123 CPE[6]
60  //  7 x29y123 CPE[7]
00  //  8 x29y123 CPE[8]
00  //  9 x29y123 CPE[9]
00  // 10 x29y124 CPE[0]
00  // 11 x29y124 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x29y124 CPE[2]
00  // 13 x29y124 CPE[3]
00  // 14 x29y124 CPE[4]
60  // 15 x29y124 CPE[5]
3F  // 16 x29y124 CPE[6]
00  // 17 x29y124 CPE[7]
00  // 18 x29y124 CPE[8]
00  // 19 x29y124 CPE[9]
3C  // 20 x30y123 CPE[0]  net1 = net2: _a5  C_AND/D//AND/D
C5  // 21 x30y123 CPE[1]  80'h00_ED00_80_0000_0C88_C53C modified with path inversions
88  // 22 x30y123 CPE[2]  80'h00_EE00_80_0000_0C88_3A3C from netlist
0C  // 23 x30y123 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  // 24 x30y123 CPE[4]
00  // 25 x30y123 CPE[5]
80  // 26 x30y123 CPE[6]
00  // 27 x30y123 CPE[7]
ED  // 28 x30y123 CPE[8]
00  // 29 x30y123 CPE[9]
FF  // 30 x30y124 CPE[0]  _a220  C_AND/D///    
FC  // 31 x30y124 CPE[1]  80'h00_E900_00_0000_0C88_FCFF modified with path inversions
88  // 32 x30y124 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  // 33 x30y124 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x30y124 CPE[4]
00  // 35 x30y124 CPE[5]
00  // 36 x30y124 CPE[6]
00  // 37 x30y124 CPE[7]
E9  // 38 x30y124 CPE[8]
00  // 39 x30y124 CPE[9]
3F  // 40 x29y123 INMUX plane 2,1
20  // 41 x29y123 INMUX plane 4,3
10  // 42 x29y123 INMUX plane 6,5
00  // 43 x29y123 INMUX plane 8,7
22  // 44 x29y123 INMUX plane 10,9
00  // 45 x29y123 INMUX plane 12,11
00  // 46 x29y124 INMUX plane 2,1
00  // 47 x29y124 INMUX plane 4,3
00  // 48 x29y124 INMUX plane 6,5
00  // 49 x29y124 INMUX plane 8,7
00  // 50 x29y124 INMUX plane 10,9
00  // 51 x29y124 INMUX plane 12,11
38  // 52 x30y123 INMUX plane 2,1
20  // 53 x30y123 INMUX plane 4,3
41  // 54 x30y123 INMUX plane 6,5
30  // 55 x30y123 INMUX plane 8,7
63  // 56 x30y123 INMUX plane 10,9
05  // 57 x30y123 INMUX plane 12,11
01  // 58 x30y124 INMUX plane 2,1
00  // 59 x30y124 INMUX plane 4,3
60  // 60 x30y124 INMUX plane 6,5
00  // 61 x30y124 INMUX plane 8,7
6B  // 62 x30y124 INMUX plane 10,9
C5  // 63 x30y124 INMUX plane 12,11
48  // 64 x30y124 SB_BIG plane 1
12  // 65 x30y124 SB_BIG plane 1
00  // 66 x30y124 SB_DRIVE plane 2,1
00  // 67 x30y124 SB_BIG plane 2
00  // 68 x30y124 SB_BIG plane 2
48  // 69 x30y124 SB_BIG plane 3
02  // 70 x30y124 SB_BIG plane 3
00  // 71 x30y124 SB_DRIVE plane 4,3
48  // 72 x30y124 SB_BIG plane 4
12  // 73 x30y124 SB_BIG plane 4
48  // 74 x30y124 SB_BIG plane 5
12  // 75 x30y124 SB_BIG plane 5
00  // 76 x30y124 SB_DRIVE plane 6,5
00  // 77 x30y124 SB_BIG plane 6
00  // 78 x30y124 SB_BIG plane 6
48  // 79 x30y124 SB_BIG plane 7
02  // 80 x30y124 SB_BIG plane 7
10  // 81 x30y124 SB_DRIVE plane 8,7
09  // 82 x30y124 SB_BIG plane 8
25  // 83 x30y124 SB_BIG plane 8
00  // 84 x30y124 SB_BIG plane 9
30  // 85 x30y124 SB_BIG plane 9
02  // 86 x30y124 SB_DRIVE plane 10,9
00  // 87 x30y124 SB_BIG plane 10
00  // 88 x30y124 SB_BIG plane 10
00  // 89 x30y124 SB_BIG plane 11
00  // 90 x30y124 SB_BIG plane 11
00  // 91 x30y124 SB_DRIVE plane 12,11
01  // 92 x30y124 SB_BIG plane 12
00  // 93 x30y124 SB_BIG plane 12
A8  // 94 x29y123 SB_SML plane 1
00  // 95 x29y123 SB_SML plane 2,1
00  // 96 x29y123 SB_SML plane 2
A8  // 97 x29y123 SB_SML plane 3
82  // 98 x29y123 SB_SML plane 4,3
0A  // 99 x29y123 SB_SML plane 4
A8  // 100 x29y123 SB_SML plane 5
02  // 101 x29y123 SB_SML plane 6,5
00  // 102 x29y123 SB_SML plane 6
A8  // 103 x29y123 SB_SML plane 7
82  // 104 x29y123 SB_SML plane 8,7
2A  // 105 x29y123 SB_SML plane 8
00  // 106 x29y123 SB_SML plane 9
06  // 107 x29y123 SB_SML plane 10,9
AC // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x31y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E43A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3E // y_sel: 123
B2 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E442
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x31y123 CPE[0]  _a89  C_AND////    _a214  C_///AND/D
4C  //  1 x31y123 CPE[1]  80'h00_E518_80_0000_0C88_4CFA modified with path inversions
88  //  2 x31y123 CPE[2]  80'h00_EA18_80_0000_0C88_2CF5 from netlist
0C  //  3 x31y123 CPE[3]      00_0F00_00_0000_0000_600F difference
00  //  4 x31y123 CPE[4]
00  //  5 x31y123 CPE[5]
80  //  6 x31y123 CPE[6]
18  //  7 x31y123 CPE[7]
E5  //  8 x31y123 CPE[8]
00  //  9 x31y123 CPE[9]
00  // 10 x31y124 CPE[0]
00  // 11 x31y124 CPE[1]
00  // 12 x31y124 CPE[2]
00  // 13 x31y124 CPE[3]
00  // 14 x31y124 CPE[4]
00  // 15 x31y124 CPE[5]
00  // 16 x31y124 CPE[6]
00  // 17 x31y124 CPE[7]
00  // 18 x31y124 CPE[8]
00  // 19 x31y124 CPE[9]
EA  // 20 x32y123 CPE[0]  _a56  C_///ORAND/
FF  // 21 x32y123 CPE[1]  80'h00_0060_00_0000_0C08_FFEA modified with path inversions
08  // 22 x32y123 CPE[2]  80'h00_0060_00_0000_0C08_FFD5 from netlist
0C  // 23 x32y123 CPE[3]      00_0000_00_0000_0000_003F difference
00  // 24 x32y123 CPE[4]
00  // 25 x32y123 CPE[5]
00  // 26 x32y123 CPE[6]
60  // 27 x32y123 CPE[7]
00  // 28 x32y123 CPE[8]
00  // 29 x32y123 CPE[9]
00  // 30 x32y124 CPE[0]
00  // 31 x32y124 CPE[1]
00  // 32 x32y124 CPE[2]
00  // 33 x32y124 CPE[3]
00  // 34 x32y124 CPE[4]
00  // 35 x32y124 CPE[5]
00  // 36 x32y124 CPE[6]
00  // 37 x32y124 CPE[7]
00  // 38 x32y124 CPE[8]
00  // 39 x32y124 CPE[9]
05  // 40 x31y123 INMUX plane 2,1
18  // 41 x31y123 INMUX plane 4,3
28  // 42 x31y123 INMUX plane 6,5
2C  // 43 x31y123 INMUX plane 8,7
33  // 44 x31y123 INMUX plane 10,9
29  // 45 x31y123 INMUX plane 12,11
00  // 46 x31y124 INMUX plane 2,1
00  // 47 x31y124 INMUX plane 4,3
00  // 48 x31y124 INMUX plane 6,5
08  // 49 x31y124 INMUX plane 8,7
00  // 50 x31y124 INMUX plane 10,9
09  // 51 x31y124 INMUX plane 12,11
06  // 52 x32y123 INMUX plane 2,1
15  // 53 x32y123 INMUX plane 4,3
05  // 54 x32y123 INMUX plane 6,5
00  // 55 x32y123 INMUX plane 8,7
41  // 56 x32y123 INMUX plane 10,9
0C  // 57 x32y123 INMUX plane 12,11
05  // 58 x32y124 INMUX plane 2,1
00  // 59 x32y124 INMUX plane 4,3
68  // 60 x32y124 INMUX plane 6,5
48  // 61 x32y124 INMUX plane 8,7
40  // 62 x32y124 INMUX plane 10,9
68  // 63 x32y124 INMUX plane 12,11
41  // 64 x31y123 SB_BIG plane 1
02  // 65 x31y123 SB_BIG plane 1
01  // 66 x31y123 SB_DRIVE plane 2,1
00  // 67 x31y123 SB_BIG plane 2
00  // 68 x31y123 SB_BIG plane 2
48  // 69 x31y123 SB_BIG plane 3
22  // 70 x31y123 SB_BIG plane 3
00  // 71 x31y123 SB_DRIVE plane 4,3
00  // 72 x31y123 SB_BIG plane 4
00  // 73 x31y123 SB_BIG plane 4
48  // 74 x31y123 SB_BIG plane 5
12  // 75 x31y123 SB_BIG plane 5
00  // 76 x31y123 SB_DRIVE plane 6,5
00  // 77 x31y123 SB_BIG plane 6
04  // 78 x31y123 SB_BIG plane 6
48  // 79 x31y123 SB_BIG plane 7
12  // 80 x31y123 SB_BIG plane 7
00  // 81 x31y123 SB_DRIVE plane 8,7
00  // 82 x31y123 SB_BIG plane 8
00  // 83 x31y123 SB_BIG plane 8
04  // 84 x31y123 SB_BIG plane 9
02  // 85 x31y123 SB_BIG plane 9
12  // 86 x31y123 SB_DRIVE plane 10,9
02  // 87 x31y123 SB_BIG plane 10
00  // 88 x31y123 SB_BIG plane 10
40  // 89 x31y123 SB_BIG plane 11
01  // 90 x31y123 SB_BIG plane 11
00  // 91 x31y123 SB_DRIVE plane 12,11
01  // 92 x31y123 SB_BIG plane 12
20  // 93 x31y123 SB_BIG plane 12
A8  // 94 x32y124 SB_SML plane 1
02  // 95 x32y124 SB_SML plane 2,1
00  // 96 x32y124 SB_SML plane 2
A8  // 97 x32y124 SB_SML plane 3
12  // 98 x32y124 SB_SML plane 4,3
04  // 99 x32y124 SB_SML plane 4
A8  // 100 x32y124 SB_SML plane 5
02  // 101 x32y124 SB_SML plane 6,5
00  // 102 x32y124 SB_SML plane 6
A1  // 103 x32y124 SB_SML plane 7
02  // 104 x32y124 SB_SML plane 8,7
00  // 105 x32y124 SB_SML plane 8
02  // 106 x32y124 SB_SML plane 9
03  // 107 x32y124 SB_SML plane 10,9
00  // 108 x32y124 SB_SML plane 10
00  // 109 x32y124 SB_SML plane 11
10  // 110 x32y124 SB_SML plane 12,11
01  // 111 x32y124 SB_SML plane 12
77 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x33y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E4B8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3E // y_sel: 123
6A // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E4C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
C0  //  0 x33y123 CPE[0]  net1 = net2: _a150  C_ADDF2/D//ADDF2/
05  //  1 x33y123 CPE[1]  80'h00_D560_00_0020_0C66_05C0 modified with path inversions
66  //  2 x33y123 CPE[2]  80'h00_EA60_00_0020_0C66_0AC0 from netlist
0C  //  3 x33y123 CPE[3]      00_3F00_00_0000_0000_0F00 difference
20  //  4 x33y123 CPE[4]
00  //  5 x33y123 CPE[5]
00  //  6 x33y123 CPE[6]
60  //  7 x33y123 CPE[7]
D5  //  8 x33y123 CPE[8]
00  //  9 x33y123 CPE[9]
30  // 10 x33y124 CPE[0]  net1 = net2: _a152  C_ADDF2/D//ADDF2/
0C  // 11 x33y124 CPE[1]  80'h00_E960_00_0020_0C66_0C30 modified with path inversions
66  // 12 x33y124 CPE[2]  80'h00_EA60_00_0020_0C66_0CC0 from netlist
0C  // 13 x33y124 CPE[3]      00_0300_00_0000_0000_00F0 difference
20  // 14 x33y124 CPE[4]
00  // 15 x33y124 CPE[5]
00  // 16 x33y124 CPE[6]
60  // 17 x33y124 CPE[7]
E9  // 18 x33y124 CPE[8]
00  // 19 x33y124 CPE[9]
FF  // 20 x34y123 CPE[0]  _a42  C_AND////    
F8  // 21 x34y123 CPE[1]  80'h00_0018_00_0000_0C88_F8FF modified with path inversions
88  // 22 x34y123 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  // 23 x34y123 CPE[3]
00  // 24 x34y123 CPE[4]
00  // 25 x34y123 CPE[5]
00  // 26 x34y123 CPE[6]
18  // 27 x34y123 CPE[7]
00  // 28 x34y123 CPE[8]
00  // 29 x34y123 CPE[9]
C3  // 30 x34y124 CPE[0]  _a238  C_MX4b////    
00  // 31 x34y124 CPE[1]  80'h00_0018_00_0040_0AF8_00C3 modified with path inversions
F8  // 32 x34y124 CPE[2]  80'h00_0018_00_0040_0AF8_0033 from netlist
0A  // 33 x34y124 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 34 x34y124 CPE[4]
00  // 35 x34y124 CPE[5]
00  // 36 x34y124 CPE[6]
18  // 37 x34y124 CPE[7]
00  // 38 x34y124 CPE[8]
00  // 39 x34y124 CPE[9]
04  // 40 x33y123 INMUX plane 2,1
10  // 41 x33y123 INMUX plane 4,3
06  // 42 x33y123 INMUX plane 6,5
02  // 43 x33y123 INMUX plane 8,7
03  // 44 x33y123 INMUX plane 10,9
0C  // 45 x33y123 INMUX plane 12,11
00  // 46 x33y124 INMUX plane 2,1
3D  // 47 x33y124 INMUX plane 4,3
12  // 48 x33y124 INMUX plane 6,5
02  // 49 x33y124 INMUX plane 8,7
23  // 50 x33y124 INMUX plane 10,9
04  // 51 x33y124 INMUX plane 12,11
00  // 52 x34y123 INMUX plane 2,1
08  // 53 x34y123 INMUX plane 4,3
8E  // 54 x34y123 INMUX plane 6,5
40  // 55 x34y123 INMUX plane 8,7
80  // 56 x34y123 INMUX plane 10,9
10  // 57 x34y123 INMUX plane 12,11
38  // 58 x34y124 INMUX plane 2,1
28  // 59 x34y124 INMUX plane 4,3
0D  // 60 x34y124 INMUX plane 6,5
2A  // 61 x34y124 INMUX plane 8,7
88  // 62 x34y124 INMUX plane 10,9
D0  // 63 x34y124 INMUX plane 12,11
02  // 64 x34y124 SB_BIG plane 1
02  // 65 x34y124 SB_BIG plane 1
00  // 66 x34y124 SB_DRIVE plane 2,1
48  // 67 x34y124 SB_BIG plane 2
12  // 68 x34y124 SB_BIG plane 2
48  // 69 x34y124 SB_BIG plane 3
12  // 70 x34y124 SB_BIG plane 3
00  // 71 x34y124 SB_DRIVE plane 4,3
48  // 72 x34y124 SB_BIG plane 4
12  // 73 x34y124 SB_BIG plane 4
D4  // 74 x34y124 SB_BIG plane 5
22  // 75 x34y124 SB_BIG plane 5
00  // 76 x34y124 SB_DRIVE plane 6,5
88  // 77 x34y124 SB_BIG plane 6
10  // 78 x34y124 SB_BIG plane 6
56  // 79 x34y124 SB_BIG plane 7
28  // 80 x34y124 SB_BIG plane 7
00  // 81 x34y124 SB_DRIVE plane 8,7
48  // 82 x34y124 SB_BIG plane 8
12  // 83 x34y124 SB_BIG plane 8
96  // 84 x34y124 SB_BIG plane 9
10  // 85 x34y124 SB_BIG plane 9
02  // 86 x34y124 SB_DRIVE plane 10,9
C8  // 87 x34y124 SB_BIG plane 10
12  // 88 x34y124 SB_BIG plane 10
48  // 89 x34y124 SB_BIG plane 11
12  // 90 x34y124 SB_BIG plane 11
00  // 91 x34y124 SB_DRIVE plane 12,11
48  // 92 x34y124 SB_BIG plane 12
02  // 93 x34y124 SB_BIG plane 12
B0  // 94 x33y123 SB_SML plane 1
81  // 95 x33y123 SB_SML plane 2,1
2A  // 96 x33y123 SB_SML plane 2
A8  // 97 x33y123 SB_SML plane 3
82  // 98 x33y123 SB_SML plane 4,3
3A  // 99 x33y123 SB_SML plane 4
76  // 100 x33y123 SB_SML plane 5
83  // 101 x33y123 SB_SML plane 6,5
26  // 102 x33y123 SB_SML plane 6
00  // 103 x33y123 SB_SML plane 7
80  // 104 x33y123 SB_SML plane 8,7
2A  // 105 x33y123 SB_SML plane 8
5A  // 106 x33y123 SB_SML plane 9
27  // 107 x33y123 SB_SML plane 10,9
45  // 108 x33y123 SB_SML plane 10
D2  // 109 x33y123 SB_SML plane 11
03  // 110 x33y123 SB_SML plane 12,11
53  // 111 x33y123 SB_SML plane 12
85 // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x35y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E536     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3E // y_sel: 123
02 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E53E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
3A  //  0 x35y123 CPE[0]  _a290  C_///AND/
FF  //  1 x35y123 CPE[1]  80'h00_0060_00_0000_0C08_FF3A modified with path inversions
08  //  2 x35y123 CPE[2]  80'h00_0060_00_0000_0C08_FF35 from netlist
0C  //  3 x35y123 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x35y123 CPE[4]
00  //  5 x35y123 CPE[5]
00  //  6 x35y123 CPE[6]
60  //  7 x35y123 CPE[7]
00  //  8 x35y123 CPE[8]
00  //  9 x35y123 CPE[9]
00  // 10 x35y124 CPE[0]
00  // 11 x35y124 CPE[1]
00  // 12 x35y124 CPE[2]
00  // 13 x35y124 CPE[3]
00  // 14 x35y124 CPE[4]
00  // 15 x35y124 CPE[5]
00  // 16 x35y124 CPE[6]
00  // 17 x35y124 CPE[7]
00  // 18 x35y124 CPE[8]
00  // 19 x35y124 CPE[9]
C5  // 20 x36y123 CPE[0]  _a233  C_MX4b////    _a334  C_////Bridge
00  // 21 x36y123 CPE[1]  80'h00_00B9_00_0040_0AF4_00C5 modified with path inversions
F4  // 22 x36y123 CPE[2]  80'h00_00B9_00_0040_0AF1_0035 from netlist
0A  // 23 x36y123 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  // 24 x36y123 CPE[4]
00  // 25 x36y123 CPE[5]
00  // 26 x36y123 CPE[6]
B9  // 27 x36y123 CPE[7]
00  // 28 x36y123 CPE[8]
00  // 29 x36y123 CPE[9]
C3  // 30 x36y124 CPE[0]  _a103  C_MX4b////    
00  // 31 x36y124 CPE[1]  80'h00_0018_00_0040_0A9B_00C3 modified with path inversions
9B  // 32 x36y124 CPE[2]  80'h00_0018_00_0040_0A9A_00C3 from netlist
0A  // 33 x36y124 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x36y124 CPE[4]
00  // 35 x36y124 CPE[5]
00  // 36 x36y124 CPE[6]
18  // 37 x36y124 CPE[7]
00  // 38 x36y124 CPE[8]
00  // 39 x36y124 CPE[9]
05  // 40 x35y123 INMUX plane 2,1
20  // 41 x35y123 INMUX plane 4,3
00  // 42 x35y123 INMUX plane 6,5
00  // 43 x35y123 INMUX plane 8,7
0C  // 44 x35y123 INMUX plane 10,9
10  // 45 x35y123 INMUX plane 12,11
00  // 46 x35y124 INMUX plane 2,1
00  // 47 x35y124 INMUX plane 4,3
04  // 48 x35y124 INMUX plane 6,5
04  // 49 x35y124 INMUX plane 8,7
00  // 50 x35y124 INMUX plane 10,9
00  // 51 x35y124 INMUX plane 12,11
3D  // 52 x36y123 INMUX plane 2,1
2A  // 53 x36y123 INMUX plane 4,3
2A  // 54 x36y123 INMUX plane 6,5
08  // 55 x36y123 INMUX plane 8,7
60  // 56 x36y123 INMUX plane 10,9
00  // 57 x36y123 INMUX plane 12,11
30  // 58 x36y124 INMUX plane 2,1
28  // 59 x36y124 INMUX plane 4,3
4F  // 60 x36y124 INMUX plane 6,5
29  // 61 x36y124 INMUX plane 8,7
44  // 62 x36y124 INMUX plane 10,9
C0  // 63 x36y124 INMUX plane 12,11
98  // 64 x35y123 SB_BIG plane 1
14  // 65 x35y123 SB_BIG plane 1
00  // 66 x35y123 SB_DRIVE plane 2,1
00  // 67 x35y123 SB_BIG plane 2
00  // 68 x35y123 SB_BIG plane 2
48  // 69 x35y123 SB_BIG plane 3
12  // 70 x35y123 SB_BIG plane 3
00  // 71 x35y123 SB_DRIVE plane 4,3
48  // 72 x35y123 SB_BIG plane 4
14  // 73 x35y123 SB_BIG plane 4
48  // 74 x35y123 SB_BIG plane 5
12  // 75 x35y123 SB_BIG plane 5
00  // 76 x35y123 SB_DRIVE plane 6,5
0E  // 77 x35y123 SB_BIG plane 6
00  // 78 x35y123 SB_BIG plane 6
11  // 79 x35y123 SB_BIG plane 7
23  // 80 x35y123 SB_BIG plane 7
00  // 81 x35y123 SB_DRIVE plane 8,7
D1  // 82 x35y123 SB_BIG plane 8
26  // 83 x35y123 SB_BIG plane 8
9B  // 84 x35y123 SB_BIG plane 9
00  // 85 x35y123 SB_BIG plane 9
00  // 86 x35y123 SB_DRIVE plane 10,9
00  // 87 x35y123 SB_BIG plane 10
00  // 88 x35y123 SB_BIG plane 10
00  // 89 x35y123 SB_BIG plane 11
00  // 90 x35y123 SB_BIG plane 11
00  // 91 x35y123 SB_DRIVE plane 12,11
00  // 92 x35y123 SB_BIG plane 12
00  // 93 x35y123 SB_BIG plane 12
B1  // 94 x36y124 SB_SML plane 1
02  // 95 x36y124 SB_SML plane 2,1
00  // 96 x36y124 SB_SML plane 2
A8  // 97 x36y124 SB_SML plane 3
80  // 98 x36y124 SB_SML plane 4,3
2A  // 99 x36y124 SB_SML plane 4
A8  // 100 x36y124 SB_SML plane 5
02  // 101 x36y124 SB_SML plane 6,5
00  // 102 x36y124 SB_SML plane 6
39  // 103 x36y124 SB_SML plane 7
82  // 104 x36y124 SB_SML plane 8,7
2A  // 105 x36y124 SB_SML plane 8
00  // 106 x36y124 SB_SML plane 9
00  // 107 x36y124 SB_SML plane 10,9
00  // 108 x36y124 SB_SML plane 10
00  // 109 x36y124 SB_SML plane 11
00  // 110 x36y124 SB_SML plane 12,11
06  // 111 x36y124 SB_SML plane 12
7A // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x37y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E5B4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3E // y_sel: 123
DA // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E5BC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x37y123 CPE[0]  _a315  C_////Bridge
FF  //  1 x37y123 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x37y123 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x37y123 CPE[3]
00  //  4 x37y123 CPE[4]
00  //  5 x37y123 CPE[5]
00  //  6 x37y123 CPE[6]
A3  //  7 x37y123 CPE[7]
00  //  8 x37y123 CPE[8]
00  //  9 x37y123 CPE[9]
C5  // 10 x37y124 CPE[0]  _a102  C_MX4b////    
00  // 11 x37y124 CPE[1]  80'h00_0018_00_0040_0A9B_00C5 modified with path inversions
9B  // 12 x37y124 CPE[2]  80'h00_0018_00_0040_0A9B_00CA from netlist
0A  // 13 x37y124 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x37y124 CPE[4]
00  // 15 x37y124 CPE[5]
00  // 16 x37y124 CPE[6]
18  // 17 x37y124 CPE[7]
00  // 18 x37y124 CPE[8]
00  // 19 x37y124 CPE[9]
CC  // 20 x38y123 CPE[0]  _a47  C_MX4b////    
00  // 21 x38y123 CPE[1]  80'h00_0018_00_0040_0AC0_00CC modified with path inversions
C0  // 22 x38y123 CPE[2]  80'h00_0018_00_0040_0ACC_003C from netlist
0A  // 23 x38y123 CPE[3]      00_0000_00_0000_000C_00F0 difference
40  // 24 x38y123 CPE[4]
00  // 25 x38y123 CPE[5]
00  // 26 x38y123 CPE[6]
18  // 27 x38y123 CPE[7]
00  // 28 x38y123 CPE[8]
00  // 29 x38y123 CPE[9]
CF  // 30 x38y124 CPE[0]  _a106  C_MX2b////    
00  // 31 x38y124 CPE[1]  80'h00_0018_00_0040_0AA0_00CF modified with path inversions
A0  // 32 x38y124 CPE[2]  80'h00_0018_00_0040_0AA2_003F from netlist
0A  // 33 x38y124 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 34 x38y124 CPE[4]
00  // 35 x38y124 CPE[5]
00  // 36 x38y124 CPE[6]
18  // 37 x38y124 CPE[7]
00  // 38 x38y124 CPE[8]
00  // 39 x38y124 CPE[9]
00  // 40 x37y123 INMUX plane 2,1
38  // 41 x37y123 INMUX plane 4,3
10  // 42 x37y123 INMUX plane 6,5
20  // 43 x37y123 INMUX plane 8,7
21  // 44 x37y123 INMUX plane 10,9
20  // 45 x37y123 INMUX plane 12,11
00  // 46 x37y124 INMUX plane 2,1
28  // 47 x37y124 INMUX plane 4,3
0B  // 48 x37y124 INMUX plane 6,5
29  // 49 x37y124 INMUX plane 8,7
04  // 50 x37y124 INMUX plane 10,9
00  // 51 x37y124 INMUX plane 12,11
33  // 52 x38y123 INMUX plane 2,1
20  // 53 x38y123 INMUX plane 4,3
40  // 54 x38y123 INMUX plane 6,5
45  // 55 x38y123 INMUX plane 8,7
A0  // 56 x38y123 INMUX plane 10,9
00  // 57 x38y123 INMUX plane 12,11
02  // 58 x38y124 INMUX plane 2,1
38  // 59 x38y124 INMUX plane 4,3
78  // 60 x38y124 INMUX plane 6,5
21  // 61 x38y124 INMUX plane 8,7
60  // 62 x38y124 INMUX plane 10,9
08  // 63 x38y124 INMUX plane 12,11
D8  // 64 x38y124 SB_BIG plane 1
14  // 65 x38y124 SB_BIG plane 1
00  // 66 x38y124 SB_DRIVE plane 2,1
48  // 67 x38y124 SB_BIG plane 2
12  // 68 x38y124 SB_BIG plane 2
48  // 69 x38y124 SB_BIG plane 3
12  // 70 x38y124 SB_BIG plane 3
00  // 71 x38y124 SB_DRIVE plane 4,3
C9  // 72 x38y124 SB_BIG plane 4
24  // 73 x38y124 SB_BIG plane 4
93  // 74 x38y124 SB_BIG plane 5
04  // 75 x38y124 SB_BIG plane 5
00  // 76 x38y124 SB_DRIVE plane 6,5
48  // 77 x38y124 SB_BIG plane 6
12  // 78 x38y124 SB_BIG plane 6
A6  // 79 x38y124 SB_BIG plane 7
16  // 80 x38y124 SB_BIG plane 7
84  // 81 x38y124 SB_DRIVE plane 8,7
E2  // 82 x38y124 SB_BIG plane 8
02  // 83 x38y124 SB_BIG plane 8
48  // 84 x38y124 SB_BIG plane 9
12  // 85 x38y124 SB_BIG plane 9
02  // 86 x38y124 SB_DRIVE plane 10,9
48  // 87 x38y124 SB_BIG plane 10
12  // 88 x38y124 SB_BIG plane 10
48  // 89 x38y124 SB_BIG plane 11
12  // 90 x38y124 SB_BIG plane 11
00  // 91 x38y124 SB_DRIVE plane 12,11
09  // 92 x38y124 SB_BIG plane 12
25  // 93 x38y124 SB_BIG plane 12
A8  // 94 x37y123 SB_SML plane 1
82  // 95 x37y123 SB_SML plane 2,1
2A  // 96 x37y123 SB_SML plane 2
28  // 97 x37y123 SB_SML plane 3
13  // 98 x37y123 SB_SML plane 4,3
4F  // 99 x37y123 SB_SML plane 4
D4  // 100 x37y123 SB_SML plane 5
66  // 101 x37y123 SB_SML plane 6,5
35  // 102 x37y123 SB_SML plane 6
58  // 103 x37y123 SB_SML plane 7
93  // 104 x37y123 SB_SML plane 8,7
56  // 105 x37y123 SB_SML plane 8
A8  // 106 x37y123 SB_SML plane 9
82  // 107 x37y123 SB_SML plane 10,9
0A  // 108 x37y123 SB_SML plane 10
28  // 109 x37y123 SB_SML plane 11
E2  // 110 x37y123 SB_SML plane 12,11
56  // 111 x37y123 SB_SML plane 12
F8 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x39y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E632     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3E // y_sel: 123
D2 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E63A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y123 CPE[0]
00  //  1 x39y123 CPE[1]
00  //  2 x39y123 CPE[2]
00  //  3 x39y123 CPE[3]
00  //  4 x39y123 CPE[4]
00  //  5 x39y123 CPE[5]
00  //  6 x39y123 CPE[6]
00  //  7 x39y123 CPE[7]
00  //  8 x39y123 CPE[8]
00  //  9 x39y123 CPE[9]
A3  // 10 x39y124 CPE[0]  _a94  C_MX4b////    
00  // 11 x39y124 CPE[1]  80'h00_0018_00_0040_0A9B_00A3 modified with path inversions
9B  // 12 x39y124 CPE[2]  80'h00_0018_00_0040_0A9A_0053 from netlist
0A  // 13 x39y124 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 14 x39y124 CPE[4]
00  // 15 x39y124 CPE[5]
00  // 16 x39y124 CPE[6]
18  // 17 x39y124 CPE[7]
00  // 18 x39y124 CPE[8]
00  // 19 x39y124 CPE[9]
3C  // 20 x40y123 CPE[0]  _a229  C_MX4b////    _a341  C_////Bridge
00  // 21 x40y123 CPE[1]  80'h00_00B8_00_0040_0AFA_003C modified with path inversions
FA  // 22 x40y123 CPE[2]  80'h00_00B8_00_0040_0AF4_00CC from netlist
0A  // 23 x40y123 CPE[3]      00_0000_00_0000_000E_00F0 difference
40  // 24 x40y123 CPE[4]
00  // 25 x40y123 CPE[5]
00  // 26 x40y123 CPE[6]
B8  // 27 x40y123 CPE[7]
00  // 28 x40y123 CPE[8]
00  // 29 x40y123 CPE[9]
00  // 30 x40y124 CPE[0]
00  // 31 x40y124 CPE[1]
00  // 32 x40y124 CPE[2]
00  // 33 x40y124 CPE[3]
00  // 34 x40y124 CPE[4]
00  // 35 x40y124 CPE[5]
00  // 36 x40y124 CPE[6]
00  // 37 x40y124 CPE[7]
00  // 38 x40y124 CPE[8]
00  // 39 x40y124 CPE[9]
00  // 40 x39y123 INMUX plane 2,1
28  // 41 x39y123 INMUX plane 4,3
28  // 42 x39y123 INMUX plane 6,5
08  // 43 x39y123 INMUX plane 8,7
00  // 44 x39y123 INMUX plane 10,9
0A  // 45 x39y123 INMUX plane 12,11
38  // 46 x39y124 INMUX plane 2,1
01  // 47 x39y124 INMUX plane 4,3
21  // 48 x39y124 INMUX plane 6,5
02  // 49 x39y124 INMUX plane 8,7
20  // 50 x39y124 INMUX plane 10,9
20  // 51 x39y124 INMUX plane 12,11
20  // 52 x40y123 INMUX plane 2,1
28  // 53 x40y123 INMUX plane 4,3
27  // 54 x40y123 INMUX plane 6,5
0D  // 55 x40y123 INMUX plane 8,7
8C  // 56 x40y123 INMUX plane 10,9
01  // 57 x40y123 INMUX plane 12,11
01  // 58 x40y124 INMUX plane 2,1
10  // 59 x40y124 INMUX plane 4,3
08  // 60 x40y124 INMUX plane 6,5
14  // 61 x40y124 INMUX plane 8,7
00  // 62 x40y124 INMUX plane 10,9
10  // 63 x40y124 INMUX plane 12,11
60  // 64 x39y123 SB_BIG plane 1
00  // 65 x39y123 SB_BIG plane 1
00  // 66 x39y123 SB_DRIVE plane 2,1
48  // 67 x39y123 SB_BIG plane 2
02  // 68 x39y123 SB_BIG plane 2
D1  // 69 x39y123 SB_BIG plane 3
22  // 70 x39y123 SB_BIG plane 3
00  // 71 x39y123 SB_DRIVE plane 4,3
00  // 72 x39y123 SB_BIG plane 4
00  // 73 x39y123 SB_BIG plane 4
00  // 74 x39y123 SB_BIG plane 5
01  // 75 x39y123 SB_BIG plane 5
00  // 76 x39y123 SB_DRIVE plane 6,5
48  // 77 x39y123 SB_BIG plane 6
12  // 78 x39y123 SB_BIG plane 6
48  // 79 x39y123 SB_BIG plane 7
12  // 80 x39y123 SB_BIG plane 7
02  // 81 x39y123 SB_DRIVE plane 8,7
00  // 82 x39y123 SB_BIG plane 8
00  // 83 x39y123 SB_BIG plane 8
00  // 84 x39y123 SB_BIG plane 9
00  // 85 x39y123 SB_BIG plane 9
00  // 86 x39y123 SB_DRIVE plane 10,9
20  // 87 x39y123 SB_BIG plane 10
10  // 88 x39y123 SB_BIG plane 10
01  // 89 x39y123 SB_BIG plane 11
00  // 90 x39y123 SB_BIG plane 11
00  // 91 x39y123 SB_DRIVE plane 12,11
00  // 92 x39y123 SB_BIG plane 12
00  // 93 x39y123 SB_BIG plane 12
00  // 94 x40y124 SB_SML plane 1
80  // 95 x40y124 SB_SML plane 2,1
2A  // 96 x40y124 SB_SML plane 2
A8  // 97 x40y124 SB_SML plane 3
02  // 98 x40y124 SB_SML plane 4,3
00  // 99 x40y124 SB_SML plane 4
00  // 100 x40y124 SB_SML plane 5
80  // 101 x40y124 SB_SML plane 6,5
2A  // 102 x40y124 SB_SML plane 6
39  // 103 x40y124 SB_SML plane 7
02  // 104 x40y124 SB_SML plane 8,7
00  // 105 x40y124 SB_SML plane 8
00  // 106 x40y124 SB_SML plane 9
00  // 107 x40y124 SB_SML plane 10,9
00  // 108 x40y124 SB_SML plane 10
00  // 109 x40y124 SB_SML plane 11
10  // 110 x40y124 SB_SML plane 12,11
01  // 111 x40y124 SB_SML plane 12
BB // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x43y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E6B0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3E // y_sel: 123
62 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E6B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y123 CPE[0]
00  //  1 x43y123 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x43y123 CPE[2]
00  //  3 x43y123 CPE[3]
00  //  4 x43y123 CPE[4]
60  //  5 x43y123 CPE[5]
3F  //  6 x43y123 CPE[6]
00  //  7 x43y123 CPE[7]
00  //  8 x43y123 CPE[8]
00  //  9 x43y123 CPE[9]
00  // 10 x43y124 CPE[0]
00  // 11 x43y124 CPE[1]
00  // 12 x43y124 CPE[2]
00  // 13 x43y124 CPE[3]
00  // 14 x43y124 CPE[4]
00  // 15 x43y124 CPE[5]
00  // 16 x43y124 CPE[6]
00  // 17 x43y124 CPE[7]
00  // 18 x43y124 CPE[8]
00  // 19 x43y124 CPE[9]
00  // 20 x44y123 CPE[0]
00  // 21 x44y123 CPE[1]
00  // 22 x44y123 CPE[2]
00  // 23 x44y123 CPE[3]
00  // 24 x44y123 CPE[4]
00  // 25 x44y123 CPE[5]
00  // 26 x44y123 CPE[6]
00  // 27 x44y123 CPE[7]
00  // 28 x44y123 CPE[8]
00  // 29 x44y123 CPE[9]
00  // 30 x44y124 CPE[0]
00  // 31 x44y124 CPE[1]
00  // 32 x44y124 CPE[2]
00  // 33 x44y124 CPE[3]
00  // 34 x44y124 CPE[4]
00  // 35 x44y124 CPE[5]
00  // 36 x44y124 CPE[6]
00  // 37 x44y124 CPE[7]
00  // 38 x44y124 CPE[8]
00  // 39 x44y124 CPE[9]
00  // 40 x43y123 INMUX plane 2,1
00  // 41 x43y123 INMUX plane 4,3
00  // 42 x43y123 INMUX plane 6,5
00  // 43 x43y123 INMUX plane 8,7
00  // 44 x43y123 INMUX plane 10,9
01  // 45 x43y123 INMUX plane 12,11
00  // 46 x43y124 INMUX plane 2,1
00  // 47 x43y124 INMUX plane 4,3
00  // 48 x43y124 INMUX plane 6,5
01  // 49 x43y124 INMUX plane 8,7
00  // 50 x43y124 INMUX plane 10,9
00  // 51 x43y124 INMUX plane 12,11
00  // 52 x44y123 INMUX plane 2,1
00  // 53 x44y123 INMUX plane 4,3
00  // 54 x44y123 INMUX plane 6,5
00  // 55 x44y123 INMUX plane 8,7
00  // 56 x44y123 INMUX plane 10,9
28  // 57 x44y123 INMUX plane 12,11
00  // 58 x44y124 INMUX plane 2,1
00  // 59 x44y124 INMUX plane 4,3
00  // 60 x44y124 INMUX plane 6,5
01  // 61 x44y124 INMUX plane 8,7
00  // 62 x44y124 INMUX plane 10,9
00  // 63 x44y124 INMUX plane 12,11
00  // 64 x43y123 SB_BIG plane 1
00  // 65 x43y123 SB_BIG plane 1
00  // 66 x43y123 SB_DRIVE plane 2,1
00  // 67 x43y123 SB_BIG plane 2
00  // 68 x43y123 SB_BIG plane 2
00  // 69 x43y123 SB_BIG plane 3
00  // 70 x43y123 SB_BIG plane 3
00  // 71 x43y123 SB_DRIVE plane 4,3
00  // 72 x43y123 SB_BIG plane 4
00  // 73 x43y123 SB_BIG plane 4
00  // 74 x43y123 SB_BIG plane 5
00  // 75 x43y123 SB_BIG plane 5
00  // 76 x43y123 SB_DRIVE plane 6,5
00  // 77 x43y123 SB_BIG plane 6
00  // 78 x43y123 SB_BIG plane 6
00  // 79 x43y123 SB_BIG plane 7
00  // 80 x43y123 SB_BIG plane 7
00  // 81 x43y123 SB_DRIVE plane 8,7
00  // 82 x43y123 SB_BIG plane 8
00  // 83 x43y123 SB_BIG plane 8
00  // 84 x43y123 SB_BIG plane 9
00  // 85 x43y123 SB_BIG plane 9
00  // 86 x43y123 SB_DRIVE plane 10,9
00  // 87 x43y123 SB_BIG plane 10
00  // 88 x43y123 SB_BIG plane 10
00  // 89 x43y123 SB_BIG plane 11
00  // 90 x43y123 SB_BIG plane 11
00  // 91 x43y123 SB_DRIVE plane 12,11
00  // 92 x43y123 SB_BIG plane 12
00  // 93 x43y123 SB_BIG plane 12
00  // 94 x44y124 SB_SML plane 1
00  // 95 x44y124 SB_SML plane 2,1
00  // 96 x44y124 SB_SML plane 2
00  // 97 x44y124 SB_SML plane 3
00  // 98 x44y124 SB_SML plane 4,3
00  // 99 x44y124 SB_SML plane 4
00  // 100 x44y124 SB_SML plane 5
00  // 101 x44y124 SB_SML plane 6,5
00  // 102 x44y124 SB_SML plane 6
00  // 103 x44y124 SB_SML plane 7
00  // 104 x44y124 SB_SML plane 8,7
00  // 105 x44y124 SB_SML plane 8
00  // 106 x44y124 SB_SML plane 9
00  // 107 x44y124 SB_SML plane 10,9
00  // 108 x44y124 SB_SML plane 10
00  // 109 x44y124 SB_SML plane 11
90  // 110 x44y124 SB_SML plane 12,11
01  // 111 x44y124 SB_SML plane 12
2C // -- CRC low byte
29 // -- CRC high byte


// Config Latches on x45y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E72E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3E // y_sel: 123
BA // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E736
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x45y123 CPE[0]
00  //  1 x45y123 CPE[1]
00  //  2 x45y123 CPE[2]
00  //  3 x45y123 CPE[3]
00  //  4 x45y123 CPE[4]
00  //  5 x45y123 CPE[5]
00  //  6 x45y123 CPE[6]
00  //  7 x45y123 CPE[7]
00  //  8 x45y123 CPE[8]
00  //  9 x45y123 CPE[9]
00  // 10 x45y124 CPE[0]
00  // 11 x45y124 CPE[1]
00  // 12 x45y124 CPE[2]
00  // 13 x45y124 CPE[3]
00  // 14 x45y124 CPE[4]
00  // 15 x45y124 CPE[5]
00  // 16 x45y124 CPE[6]
00  // 17 x45y124 CPE[7]
00  // 18 x45y124 CPE[8]
00  // 19 x45y124 CPE[9]
00  // 20 x46y123 CPE[0]
00  // 21 x46y123 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x46y123 CPE[2]
00  // 23 x46y123 CPE[3]
00  // 24 x46y123 CPE[4]
60  // 25 x46y123 CPE[5]
3F  // 26 x46y123 CPE[6]
00  // 27 x46y123 CPE[7]
00  // 28 x46y123 CPE[8]
00  // 29 x46y123 CPE[9]
00  // 30 x46y124 CPE[0]
00  // 31 x46y124 CPE[1]
00  // 32 x46y124 CPE[2]
00  // 33 x46y124 CPE[3]
00  // 34 x46y124 CPE[4]
00  // 35 x46y124 CPE[5]
00  // 36 x46y124 CPE[6]
00  // 37 x46y124 CPE[7]
00  // 38 x46y124 CPE[8]
00  // 39 x46y124 CPE[9]
00  // 40 x45y123 INMUX plane 2,1
00  // 41 x45y123 INMUX plane 4,3
00  // 42 x45y123 INMUX plane 6,5
00  // 43 x45y123 INMUX plane 8,7
00  // 44 x45y123 INMUX plane 10,9
00  // 45 x45y123 INMUX plane 12,11
00  // 46 x45y124 INMUX plane 2,1
00  // 47 x45y124 INMUX plane 4,3
00  // 48 x45y124 INMUX plane 6,5
00  // 49 x45y124 INMUX plane 8,7
00  // 50 x45y124 INMUX plane 10,9
00  // 51 x45y124 INMUX plane 12,11
00  // 52 x46y123 INMUX plane 2,1
00  // 53 x46y123 INMUX plane 4,3
00  // 54 x46y123 INMUX plane 6,5
00  // 55 x46y123 INMUX plane 8,7
00  // 56 x46y123 INMUX plane 10,9
00  // 57 x46y123 INMUX plane 12,11
00  // 58 x46y124 INMUX plane 2,1
00  // 59 x46y124 INMUX plane 4,3
00  // 60 x46y124 INMUX plane 6,5
00  // 61 x46y124 INMUX plane 8,7
00  // 62 x46y124 INMUX plane 10,9
08  // 63 x46y124 INMUX plane 12,11
00  // 64 x46y124 SB_BIG plane 1
00  // 65 x46y124 SB_BIG plane 1
00  // 66 x46y124 SB_DRIVE plane 2,1
00  // 67 x46y124 SB_BIG plane 2
00  // 68 x46y124 SB_BIG plane 2
00  // 69 x46y124 SB_BIG plane 3
00  // 70 x46y124 SB_BIG plane 3
00  // 71 x46y124 SB_DRIVE plane 4,3
00  // 72 x46y124 SB_BIG plane 4
00  // 73 x46y124 SB_BIG plane 4
00  // 74 x46y124 SB_BIG plane 5
00  // 75 x46y124 SB_BIG plane 5
00  // 76 x46y124 SB_DRIVE plane 6,5
00  // 77 x46y124 SB_BIG plane 6
00  // 78 x46y124 SB_BIG plane 6
00  // 79 x46y124 SB_BIG plane 7
00  // 80 x46y124 SB_BIG plane 7
00  // 81 x46y124 SB_DRIVE plane 8,7
00  // 82 x46y124 SB_BIG plane 8
00  // 83 x46y124 SB_BIG plane 8
00  // 84 x46y124 SB_BIG plane 9
00  // 85 x46y124 SB_BIG plane 9
00  // 86 x46y124 SB_DRIVE plane 10,9
00  // 87 x46y124 SB_BIG plane 10
00  // 88 x46y124 SB_BIG plane 10
00  // 89 x46y124 SB_BIG plane 11
00  // 90 x46y124 SB_BIG plane 11
00  // 91 x46y124 SB_DRIVE plane 12,11
00  // 92 x46y124 SB_BIG plane 12
00  // 93 x46y124 SB_BIG plane 12
00  // 94 x45y123 SB_SML plane 1
00  // 95 x45y123 SB_SML plane 2,1
00  // 96 x45y123 SB_SML plane 2
00  // 97 x45y123 SB_SML plane 3
00  // 98 x45y123 SB_SML plane 4,3
00  // 99 x45y123 SB_SML plane 4
00  // 100 x45y123 SB_SML plane 5
00  // 101 x45y123 SB_SML plane 6,5
00  // 102 x45y123 SB_SML plane 6
00  // 103 x45y123 SB_SML plane 7
00  // 104 x45y123 SB_SML plane 8,7
00  // 105 x45y123 SB_SML plane 8
00  // 106 x45y123 SB_SML plane 9
00  // 107 x45y123 SB_SML plane 10,9
00  // 108 x45y123 SB_SML plane 10
19  // 109 x45y123 SB_SML plane 11
B4 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x29y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E7AA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3F // y_sel: 125
62 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E7B2
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x29y125 CPE[0]
00  //  1 x29y125 CPE[1]
00  //  2 x29y125 CPE[2]
00  //  3 x29y125 CPE[3]
00  //  4 x29y125 CPE[4]
00  //  5 x29y125 CPE[5]
00  //  6 x29y125 CPE[6]
00  //  7 x29y125 CPE[7]
00  //  8 x29y125 CPE[8]
00  //  9 x29y125 CPE[9]
00  // 10 x29y126 CPE[0]
00  // 11 x29y126 CPE[1]
00  // 12 x29y126 CPE[2]
00  // 13 x29y126 CPE[3]
00  // 14 x29y126 CPE[4]
00  // 15 x29y126 CPE[5]
00  // 16 x29y126 CPE[6]
00  // 17 x29y126 CPE[7]
00  // 18 x29y126 CPE[8]
00  // 19 x29y126 CPE[9]
00  // 20 x30y125 CPE[0]
00  // 21 x30y125 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x30y125 CPE[2]
00  // 23 x30y125 CPE[3]
00  // 24 x30y125 CPE[4]
60  // 25 x30y125 CPE[5]
3F  // 26 x30y125 CPE[6]
00  // 27 x30y125 CPE[7]
00  // 28 x30y125 CPE[8]
00  // 29 x30y125 CPE[9]
00  // 30 x30y126 CPE[0]
00  // 31 x30y126 CPE[1]
00  // 32 x30y126 CPE[2]
00  // 33 x30y126 CPE[3]
00  // 34 x30y126 CPE[4]
00  // 35 x30y126 CPE[5]
00  // 36 x30y126 CPE[6]
00  // 37 x30y126 CPE[7]
00  // 38 x30y126 CPE[8]
00  // 39 x30y126 CPE[9]
00  // 40 x29y125 INMUX plane 2,1
00  // 41 x29y125 INMUX plane 4,3
00  // 42 x29y125 INMUX plane 6,5
00  // 43 x29y125 INMUX plane 8,7
00  // 44 x29y125 INMUX plane 10,9
00  // 45 x29y125 INMUX plane 12,11
00  // 46 x29y126 INMUX plane 2,1
00  // 47 x29y126 INMUX plane 4,3
00  // 48 x29y126 INMUX plane 6,5
00  // 49 x29y126 INMUX plane 8,7
00  // 50 x29y126 INMUX plane 10,9
00  // 51 x29y126 INMUX plane 12,11
00  // 52 x30y125 INMUX plane 2,1
00  // 53 x30y125 INMUX plane 4,3
00  // 54 x30y125 INMUX plane 6,5
00  // 55 x30y125 INMUX plane 8,7
00  // 56 x30y125 INMUX plane 10,9
00  // 57 x30y125 INMUX plane 12,11
00  // 58 x30y126 INMUX plane 2,1
00  // 59 x30y126 INMUX plane 4,3
00  // 60 x30y126 INMUX plane 6,5
00  // 61 x30y126 INMUX plane 8,7
00  // 62 x30y126 INMUX plane 10,9
00  // 63 x30y126 INMUX plane 12,11
00  // 64 x29y125 SB_BIG plane 1
00  // 65 x29y125 SB_BIG plane 1
00  // 66 x29y125 SB_DRIVE plane 2,1
00  // 67 x29y125 SB_BIG plane 2
00  // 68 x29y125 SB_BIG plane 2
00  // 69 x29y125 SB_BIG plane 3
00  // 70 x29y125 SB_BIG plane 3
00  // 71 x29y125 SB_DRIVE plane 4,3
C1  // 72 x29y125 SB_BIG plane 4
00  // 73 x29y125 SB_BIG plane 4
00  // 74 x29y125 SB_BIG plane 5
00  // 75 x29y125 SB_BIG plane 5
00  // 76 x29y125 SB_DRIVE plane 6,5
00  // 77 x29y125 SB_BIG plane 6
00  // 78 x29y125 SB_BIG plane 6
00  // 79 x29y125 SB_BIG plane 7
00  // 80 x29y125 SB_BIG plane 7
00  // 81 x29y125 SB_DRIVE plane 8,7
00  // 82 x29y125 SB_BIG plane 8
00  // 83 x29y125 SB_BIG plane 8
00  // 84 x29y125 SB_BIG plane 9
00  // 85 x29y125 SB_BIG plane 9
00  // 86 x29y125 SB_DRIVE plane 10,9
00  // 87 x29y125 SB_BIG plane 10
00  // 88 x29y125 SB_BIG plane 10
00  // 89 x29y125 SB_BIG plane 11
00  // 90 x29y125 SB_BIG plane 11
00  // 91 x29y125 SB_DRIVE plane 12,11
00  // 92 x29y125 SB_BIG plane 12
00  // 93 x29y125 SB_BIG plane 12
00  // 94 x30y126 SB_SML plane 1
00  // 95 x30y126 SB_SML plane 2,1
00  // 96 x30y126 SB_SML plane 2
00  // 97 x30y126 SB_SML plane 3
E0  // 98 x30y126 SB_SML plane 4,3
00  // 99 x30y126 SB_SML plane 4
00  // 100 x30y126 SB_SML plane 5
00  // 101 x30y126 SB_SML plane 6,5
00  // 102 x30y126 SB_SML plane 6
00  // 103 x30y126 SB_SML plane 7
00  // 104 x30y126 SB_SML plane 8,7
00  // 105 x30y126 SB_SML plane 8
00  // 106 x30y126 SB_SML plane 9
04  // 107 x30y126 SB_SML plane 10,9
28 // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x31y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E824     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3F // y_sel: 125
3B // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E82C
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
FF  //  0 x31y125 CPE[0]  _a289  C_AND////    
3C  //  1 x31y125 CPE[1]  80'h00_0018_00_0000_0C88_3CFF modified with path inversions
88  //  2 x31y125 CPE[2]  80'h00_0018_00_0000_0C88_3CFF from netlist
0C  //  3 x31y125 CPE[3]
00  //  4 x31y125 CPE[4]
00  //  5 x31y125 CPE[5]
00  //  6 x31y125 CPE[6]
18  //  7 x31y125 CPE[7]
00  //  8 x31y125 CPE[8]
00  //  9 x31y125 CPE[9]
00  // 10 x31y126 CPE[0]
00  // 11 x31y126 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x31y126 CPE[2]
00  // 13 x31y126 CPE[3]
00  // 14 x31y126 CPE[4]
60  // 15 x31y126 CPE[5]
3F  // 16 x31y126 CPE[6]
00  // 17 x31y126 CPE[7]
00  // 18 x31y126 CPE[8]
00  // 19 x31y126 CPE[9]
00  // 20 x32y125 CPE[0]
00  // 21 x32y125 CPE[1]
00  // 22 x32y125 CPE[2]
00  // 23 x32y125 CPE[3]
00  // 24 x32y125 CPE[4]
00  // 25 x32y125 CPE[5]
00  // 26 x32y125 CPE[6]
00  // 27 x32y125 CPE[7]
00  // 28 x32y125 CPE[8]
00  // 29 x32y125 CPE[9]
3A  // 30 x32y126 CPE[0]  _a9  C_///AND/D
FF  // 31 x32y126 CPE[1]  80'h00_ED00_80_0000_0C08_FF3A modified with path inversions
08  // 32 x32y126 CPE[2]  80'h00_EE00_80_0000_0C08_FF3A from netlist
0C  // 33 x32y126 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x32y126 CPE[4]
00  // 35 x32y126 CPE[5]
80  // 36 x32y126 CPE[6]
00  // 37 x32y126 CPE[7]
ED  // 38 x32y126 CPE[8]
00  // 39 x32y126 CPE[9]
2C  // 40 x31y125 INMUX plane 2,1
10  // 41 x31y125 INMUX plane 4,3
30  // 42 x31y125 INMUX plane 6,5
30  // 43 x31y125 INMUX plane 8,7
08  // 44 x31y125 INMUX plane 10,9
01  // 45 x31y125 INMUX plane 12,11
00  // 46 x31y126 INMUX plane 2,1
08  // 47 x31y126 INMUX plane 4,3
00  // 48 x31y126 INMUX plane 6,5
00  // 49 x31y126 INMUX plane 8,7
00  // 50 x31y126 INMUX plane 10,9
00  // 51 x31y126 INMUX plane 12,11
00  // 52 x32y125 INMUX plane 2,1
00  // 53 x32y125 INMUX plane 4,3
01  // 54 x32y125 INMUX plane 6,5
40  // 55 x32y125 INMUX plane 8,7
00  // 56 x32y125 INMUX plane 10,9
C0  // 57 x32y125 INMUX plane 12,11
2C  // 58 x32y126 INMUX plane 2,1
00  // 59 x32y126 INMUX plane 4,3
00  // 60 x32y126 INMUX plane 6,5
40  // 61 x32y126 INMUX plane 8,7
03  // 62 x32y126 INMUX plane 10,9
44  // 63 x32y126 INMUX plane 12,11
48  // 64 x32y126 SB_BIG plane 1
12  // 65 x32y126 SB_BIG plane 1
00  // 66 x32y126 SB_DRIVE plane 2,1
00  // 67 x32y126 SB_BIG plane 2
00  // 68 x32y126 SB_BIG plane 2
02  // 69 x32y126 SB_BIG plane 3
06  // 70 x32y126 SB_BIG plane 3
00  // 71 x32y126 SB_DRIVE plane 4,3
1A  // 72 x32y126 SB_BIG plane 4
21  // 73 x32y126 SB_BIG plane 4
48  // 74 x32y126 SB_BIG plane 5
12  // 75 x32y126 SB_BIG plane 5
00  // 76 x32y126 SB_DRIVE plane 6,5
00  // 77 x32y126 SB_BIG plane 6
00  // 78 x32y126 SB_BIG plane 6
00  // 79 x32y126 SB_BIG plane 7
00  // 80 x32y126 SB_BIG plane 7
00  // 81 x32y126 SB_DRIVE plane 8,7
48  // 82 x32y126 SB_BIG plane 8
12  // 83 x32y126 SB_BIG plane 8
00  // 84 x32y126 SB_BIG plane 9
00  // 85 x32y126 SB_BIG plane 9
00  // 86 x32y126 SB_DRIVE plane 10,9
00  // 87 x32y126 SB_BIG plane 10
00  // 88 x32y126 SB_BIG plane 10
00  // 89 x32y126 SB_BIG plane 11
00  // 90 x32y126 SB_BIG plane 11
00  // 91 x32y126 SB_DRIVE plane 12,11
00  // 92 x32y126 SB_BIG plane 12
00  // 93 x32y126 SB_BIG plane 12
A8  // 94 x31y125 SB_SML plane 1
02  // 95 x31y125 SB_SML plane 2,1
00  // 96 x31y125 SB_SML plane 2
04  // 97 x31y125 SB_SML plane 3
42  // 98 x31y125 SB_SML plane 4,3
3D  // 99 x31y125 SB_SML plane 4
A1  // 100 x31y125 SB_SML plane 5
02  // 101 x31y125 SB_SML plane 6,5
00  // 102 x31y125 SB_SML plane 6
00  // 103 x31y125 SB_SML plane 7
80  // 104 x31y125 SB_SML plane 8,7
2A  // 105 x31y125 SB_SML plane 8
00  // 106 x31y125 SB_SML plane 9
04  // 107 x31y125 SB_SML plane 10,9
1E // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x33y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E89E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3F // y_sel: 125
E3 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E8A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y125 CPE[0]
00  //  1 x33y125 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x33y125 CPE[2]
00  //  3 x33y125 CPE[3]
00  //  4 x33y125 CPE[4]
60  //  5 x33y125 CPE[5]
3F  //  6 x33y125 CPE[6]
00  //  7 x33y125 CPE[7]
00  //  8 x33y125 CPE[8]
00  //  9 x33y125 CPE[9]
00  // 10 x33y126 CPE[0]
00  // 11 x33y126 CPE[1]
00  // 12 x33y126 CPE[2]
00  // 13 x33y126 CPE[3]
00  // 14 x33y126 CPE[4]
00  // 15 x33y126 CPE[5]
00  // 16 x33y126 CPE[6]
00  // 17 x33y126 CPE[7]
00  // 18 x33y126 CPE[8]
00  // 19 x33y126 CPE[9]
33  // 20 x34y125 CPE[0]  _a239  C_MX4b////    
00  // 21 x34y125 CPE[1]  80'h00_0018_00_0040_0AD9_0033 modified with path inversions
D9  // 22 x34y125 CPE[2]  80'h00_0018_00_0040_0AD9_0033 from netlist
0A  // 23 x34y125 CPE[3]
40  // 24 x34y125 CPE[4]
00  // 25 x34y125 CPE[5]
00  // 26 x34y125 CPE[6]
18  // 27 x34y125 CPE[7]
00  // 28 x34y125 CPE[8]
00  // 29 x34y125 CPE[9]
00  // 30 x34y126 CPE[0]
00  // 31 x34y126 CPE[1]
00  // 32 x34y126 CPE[2]
00  // 33 x34y126 CPE[3]
00  // 34 x34y126 CPE[4]
00  // 35 x34y126 CPE[5]
00  // 36 x34y126 CPE[6]
00  // 37 x34y126 CPE[7]
00  // 38 x34y126 CPE[8]
00  // 39 x34y126 CPE[9]
01  // 40 x33y125 INMUX plane 2,1
00  // 41 x33y125 INMUX plane 4,3
09  // 42 x33y125 INMUX plane 6,5
00  // 43 x33y125 INMUX plane 8,7
00  // 44 x33y125 INMUX plane 10,9
08  // 45 x33y125 INMUX plane 12,11
00  // 46 x33y126 INMUX plane 2,1
00  // 47 x33y126 INMUX plane 4,3
00  // 48 x33y126 INMUX plane 6,5
00  // 49 x33y126 INMUX plane 8,7
00  // 50 x33y126 INMUX plane 10,9
00  // 51 x33y126 INMUX plane 12,11
39  // 52 x34y125 INMUX plane 2,1
03  // 53 x34y125 INMUX plane 4,3
0F  // 54 x34y125 INMUX plane 6,5
11  // 55 x34y125 INMUX plane 8,7
8D  // 56 x34y125 INMUX plane 10,9
01  // 57 x34y125 INMUX plane 12,11
00  // 58 x34y126 INMUX plane 2,1
00  // 59 x34y126 INMUX plane 4,3
00  // 60 x34y126 INMUX plane 6,5
00  // 61 x34y126 INMUX plane 8,7
00  // 62 x34y126 INMUX plane 10,9
00  // 63 x34y126 INMUX plane 12,11
00  // 64 x33y125 SB_BIG plane 1
00  // 65 x33y125 SB_BIG plane 1
00  // 66 x33y125 SB_DRIVE plane 2,1
C0  // 67 x33y125 SB_BIG plane 2
00  // 68 x33y125 SB_BIG plane 2
48  // 69 x33y125 SB_BIG plane 3
12  // 70 x33y125 SB_BIG plane 3
00  // 71 x33y125 SB_DRIVE plane 4,3
0E  // 72 x33y125 SB_BIG plane 4
06  // 73 x33y125 SB_BIG plane 4
11  // 74 x33y125 SB_BIG plane 5
00  // 75 x33y125 SB_BIG plane 5
00  // 76 x33y125 SB_DRIVE plane 6,5
00  // 77 x33y125 SB_BIG plane 6
00  // 78 x33y125 SB_BIG plane 6
48  // 79 x33y125 SB_BIG plane 7
12  // 80 x33y125 SB_BIG plane 7
00  // 81 x33y125 SB_DRIVE plane 8,7
00  // 82 x33y125 SB_BIG plane 8
00  // 83 x33y125 SB_BIG plane 8
00  // 84 x33y125 SB_BIG plane 9
30  // 85 x33y125 SB_BIG plane 9
00  // 86 x33y125 SB_DRIVE plane 10,9
00  // 87 x33y125 SB_BIG plane 10
00  // 88 x33y125 SB_BIG plane 10
01  // 89 x33y125 SB_BIG plane 11
00  // 90 x33y125 SB_BIG plane 11
00  // 91 x33y125 SB_DRIVE plane 12,11
00  // 92 x33y125 SB_BIG plane 12
00  // 93 x33y125 SB_BIG plane 12
40  // 94 x34y126 SB_SML plane 1
00  // 95 x34y126 SB_SML plane 2,1
00  // 96 x34y126 SB_SML plane 2
A8  // 97 x34y126 SB_SML plane 3
04  // 98 x34y126 SB_SML plane 4,3
00  // 99 x34y126 SB_SML plane 4
69  // 100 x34y126 SB_SML plane 5
00  // 101 x34y126 SB_SML plane 6,5
00  // 102 x34y126 SB_SML plane 6
C8  // 103 x34y126 SB_SML plane 7
02  // 104 x34y126 SB_SML plane 8,7
00  // 105 x34y126 SB_SML plane 8
00  // 106 x34y126 SB_SML plane 9
00  // 107 x34y126 SB_SML plane 10,9
00  // 108 x34y126 SB_SML plane 10
00  // 109 x34y126 SB_SML plane 11
00  // 110 x34y126 SB_SML plane 12,11
06  // 111 x34y126 SB_SML plane 12
CE // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x35y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E91C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3F // y_sel: 125
8B // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E924
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x35y125 CPE[0]
00  //  1 x35y125 CPE[1]
00  //  2 x35y125 CPE[2]
00  //  3 x35y125 CPE[3]
00  //  4 x35y125 CPE[4]
00  //  5 x35y125 CPE[5]
00  //  6 x35y125 CPE[6]
00  //  7 x35y125 CPE[7]
00  //  8 x35y125 CPE[8]
00  //  9 x35y125 CPE[9]
00  // 10 x35y126 CPE[0]
00  // 11 x35y126 CPE[1]
00  // 12 x35y126 CPE[2]
00  // 13 x35y126 CPE[3]
00  // 14 x35y126 CPE[4]
00  // 15 x35y126 CPE[5]
00  // 16 x35y126 CPE[6]
00  // 17 x35y126 CPE[7]
00  // 18 x35y126 CPE[8]
00  // 19 x35y126 CPE[9]
35  // 20 x36y125 CPE[0]  _a237  C_MX4b////    
00  // 21 x36y125 CPE[1]  80'h00_0018_00_0040_0AF7_0035 modified with path inversions
F7  // 22 x36y125 CPE[2]  80'h00_0018_00_0040_0AFD_00CA from netlist
0A  // 23 x36y125 CPE[3]      00_0000_00_0000_000A_00FF difference
40  // 24 x36y125 CPE[4]
00  // 25 x36y125 CPE[5]
00  // 26 x36y125 CPE[6]
18  // 27 x36y125 CPE[7]
00  // 28 x36y125 CPE[8]
00  // 29 x36y125 CPE[9]
FF  // 30 x36y126 CPE[0]  _a323  C_////Bridge
FF  // 31 x36y126 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x36y126 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x36y126 CPE[3]
00  // 34 x36y126 CPE[4]
00  // 35 x36y126 CPE[5]
00  // 36 x36y126 CPE[6]
A4  // 37 x36y126 CPE[7]
00  // 38 x36y126 CPE[8]
00  // 39 x36y126 CPE[9]
00  // 40 x35y125 INMUX plane 2,1
00  // 41 x35y125 INMUX plane 4,3
05  // 42 x35y125 INMUX plane 6,5
08  // 43 x35y125 INMUX plane 8,7
01  // 44 x35y125 INMUX plane 10,9
01  // 45 x35y125 INMUX plane 12,11
04  // 46 x35y126 INMUX plane 2,1
00  // 47 x35y126 INMUX plane 4,3
20  // 48 x35y126 INMUX plane 6,5
04  // 49 x35y126 INMUX plane 8,7
01  // 50 x35y126 INMUX plane 10,9
00  // 51 x35y126 INMUX plane 12,11
04  // 52 x36y125 INMUX plane 2,1
28  // 53 x36y125 INMUX plane 4,3
14  // 54 x36y125 INMUX plane 6,5
3C  // 55 x36y125 INMUX plane 8,7
00  // 56 x36y125 INMUX plane 10,9
08  // 57 x36y125 INMUX plane 12,11
00  // 58 x36y126 INMUX plane 2,1
00  // 59 x36y126 INMUX plane 4,3
07  // 60 x36y126 INMUX plane 6,5
00  // 61 x36y126 INMUX plane 8,7
04  // 62 x36y126 INMUX plane 10,9
00  // 63 x36y126 INMUX plane 12,11
00  // 64 x36y126 SB_BIG plane 1
00  // 65 x36y126 SB_BIG plane 1
00  // 66 x36y126 SB_DRIVE plane 2,1
00  // 67 x36y126 SB_BIG plane 2
00  // 68 x36y126 SB_BIG plane 2
48  // 69 x36y126 SB_BIG plane 3
10  // 70 x36y126 SB_BIG plane 3
00  // 71 x36y126 SB_DRIVE plane 4,3
48  // 72 x36y126 SB_BIG plane 4
12  // 73 x36y126 SB_BIG plane 4
00  // 74 x36y126 SB_BIG plane 5
00  // 75 x36y126 SB_BIG plane 5
00  // 76 x36y126 SB_DRIVE plane 6,5
00  // 77 x36y126 SB_BIG plane 6
00  // 78 x36y126 SB_BIG plane 6
48  // 79 x36y126 SB_BIG plane 7
12  // 80 x36y126 SB_BIG plane 7
00  // 81 x36y126 SB_DRIVE plane 8,7
48  // 82 x36y126 SB_BIG plane 8
12  // 83 x36y126 SB_BIG plane 8
00  // 84 x36y126 SB_BIG plane 9
00  // 85 x36y126 SB_BIG plane 9
00  // 86 x36y126 SB_DRIVE plane 10,9
00  // 87 x36y126 SB_BIG plane 10
00  // 88 x36y126 SB_BIG plane 10
00  // 89 x36y126 SB_BIG plane 11
00  // 90 x36y126 SB_BIG plane 11
00  // 91 x36y126 SB_DRIVE plane 12,11
C0  // 92 x36y126 SB_BIG plane 12
00  // 93 x36y126 SB_BIG plane 12
00  // 94 x35y125 SB_SML plane 1
00  // 95 x35y125 SB_SML plane 2,1
00  // 96 x35y125 SB_SML plane 2
A8  // 97 x35y125 SB_SML plane 3
82  // 98 x35y125 SB_SML plane 4,3
2A  // 99 x35y125 SB_SML plane 4
61  // 100 x35y125 SB_SML plane 5
00  // 101 x35y125 SB_SML plane 6,5
00  // 102 x35y125 SB_SML plane 6
A8  // 103 x35y125 SB_SML plane 7
82  // 104 x35y125 SB_SML plane 8,7
22  // 105 x35y125 SB_SML plane 8
60  // 106 x35y125 SB_SML plane 9
60 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x37y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E995     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3F // y_sel: 125
53 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E99D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x37y125 CPE[0]
00  //  1 x37y125 CPE[1]
00  //  2 x37y125 CPE[2]
00  //  3 x37y125 CPE[3]
00  //  4 x37y125 CPE[4]
00  //  5 x37y125 CPE[5]
00  //  6 x37y125 CPE[6]
00  //  7 x37y125 CPE[7]
00  //  8 x37y125 CPE[8]
00  //  9 x37y125 CPE[9]
FF  // 10 x37y126 CPE[0]  _a340  C_////Bridge
FF  // 11 x37y126 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y126 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x37y126 CPE[3]
00  // 14 x37y126 CPE[4]
00  // 15 x37y126 CPE[5]
00  // 16 x37y126 CPE[6]
A0  // 17 x37y126 CPE[7]
00  // 18 x37y126 CPE[8]
00  // 19 x37y126 CPE[9]
CA  // 20 x38y125 CPE[0]  _a241  C_MX4b////    
00  // 21 x38y125 CPE[1]  80'h00_0018_00_0040_0A35_00CA modified with path inversions
35  // 22 x38y125 CPE[2]  80'h00_0018_00_0040_0A36_003A from netlist
0A  // 23 x38y125 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  // 24 x38y125 CPE[4]
00  // 25 x38y125 CPE[5]
00  // 26 x38y125 CPE[6]
18  // 27 x38y125 CPE[7]
00  // 28 x38y125 CPE[8]
00  // 29 x38y125 CPE[9]
00  // 30 x38y126 CPE[0]
00  // 31 x38y126 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x38y126 CPE[2]
00  // 33 x38y126 CPE[3]
00  // 34 x38y126 CPE[4]
60  // 35 x38y126 CPE[5]
3F  // 36 x38y126 CPE[6]
00  // 37 x38y126 CPE[7]
00  // 38 x38y126 CPE[8]
00  // 39 x38y126 CPE[9]
00  // 40 x37y125 INMUX plane 2,1
08  // 41 x37y125 INMUX plane 4,3
00  // 42 x37y125 INMUX plane 6,5
08  // 43 x37y125 INMUX plane 8,7
00  // 44 x37y125 INMUX plane 10,9
00  // 45 x37y125 INMUX plane 12,11
05  // 46 x37y126 INMUX plane 2,1
18  // 47 x37y126 INMUX plane 4,3
00  // 48 x37y126 INMUX plane 6,5
00  // 49 x37y126 INMUX plane 8,7
00  // 50 x37y126 INMUX plane 10,9
00  // 51 x37y126 INMUX plane 12,11
04  // 52 x38y125 INMUX plane 2,1
08  // 53 x38y125 INMUX plane 4,3
17  // 54 x38y125 INMUX plane 6,5
08  // 55 x38y125 INMUX plane 8,7
04  // 56 x38y125 INMUX plane 10,9
00  // 57 x38y125 INMUX plane 12,11
00  // 58 x38y126 INMUX plane 2,1
00  // 59 x38y126 INMUX plane 4,3
00  // 60 x38y126 INMUX plane 6,5
00  // 61 x38y126 INMUX plane 8,7
00  // 62 x38y126 INMUX plane 10,9
00  // 63 x38y126 INMUX plane 12,11
00  // 64 x37y125 SB_BIG plane 1
00  // 65 x37y125 SB_BIG plane 1
00  // 66 x37y125 SB_DRIVE plane 2,1
48  // 67 x37y125 SB_BIG plane 2
12  // 68 x37y125 SB_BIG plane 2
48  // 69 x37y125 SB_BIG plane 3
12  // 70 x37y125 SB_BIG plane 3
00  // 71 x37y125 SB_DRIVE plane 4,3
81  // 72 x37y125 SB_BIG plane 4
02  // 73 x37y125 SB_BIG plane 4
18  // 74 x37y125 SB_BIG plane 5
10  // 75 x37y125 SB_BIG plane 5
00  // 76 x37y125 SB_DRIVE plane 6,5
48  // 77 x37y125 SB_BIG plane 6
10  // 78 x37y125 SB_BIG plane 6
48  // 79 x37y125 SB_BIG plane 7
02  // 80 x37y125 SB_BIG plane 7
00  // 81 x37y125 SB_DRIVE plane 8,7
00  // 82 x37y125 SB_BIG plane 8
00  // 83 x37y125 SB_BIG plane 8
00  // 84 x37y125 SB_BIG plane 9
00  // 85 x37y125 SB_BIG plane 9
00  // 86 x37y125 SB_DRIVE plane 10,9
00  // 87 x37y125 SB_BIG plane 10
00  // 88 x37y125 SB_BIG plane 10
00  // 89 x37y125 SB_BIG plane 11
00  // 90 x37y125 SB_BIG plane 11
04  // 91 x37y125 SB_DRIVE plane 12,11
00  // 92 x37y125 SB_BIG plane 12
00  // 93 x37y125 SB_BIG plane 12
00  // 94 x38y126 SB_SML plane 1
80  // 95 x38y126 SB_SML plane 2,1
2A  // 96 x38y126 SB_SML plane 2
A8  // 97 x38y126 SB_SML plane 3
02  // 98 x38y126 SB_SML plane 4,3
00  // 99 x38y126 SB_SML plane 4
00  // 100 x38y126 SB_SML plane 5
80  // 101 x38y126 SB_SML plane 6,5
2A  // 102 x38y126 SB_SML plane 6
A8  // 103 x38y126 SB_SML plane 7
02  // 104 x38y126 SB_SML plane 8,7
D4 // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x39y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA0C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3F // y_sel: 125
5B // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA14
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y125 CPE[0]
00  //  1 x39y125 CPE[1]
00  //  2 x39y125 CPE[2]
00  //  3 x39y125 CPE[3]
00  //  4 x39y125 CPE[4]
00  //  5 x39y125 CPE[5]
00  //  6 x39y125 CPE[6]
00  //  7 x39y125 CPE[7]
00  //  8 x39y125 CPE[8]
00  //  9 x39y125 CPE[9]
FF  // 10 x39y126 CPE[0]  _a314  C_////Bridge
FF  // 11 x39y126 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x39y126 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x39y126 CPE[3]
00  // 14 x39y126 CPE[4]
00  // 15 x39y126 CPE[5]
00  // 16 x39y126 CPE[6]
A3  // 17 x39y126 CPE[7]
00  // 18 x39y126 CPE[8]
00  // 19 x39y126 CPE[9]
CA  // 20 x40y125 CPE[0]  _a243  C_MX4b////    
00  // 21 x40y125 CPE[1]  80'h00_0018_00_0040_0AB9_00CA modified with path inversions
B9  // 22 x40y125 CPE[2]  80'h00_0018_00_0040_0AB2_00CA from netlist
0A  // 23 x40y125 CPE[3]      00_0000_00_0000_000B_0000 difference
40  // 24 x40y125 CPE[4]
00  // 25 x40y125 CPE[5]
00  // 26 x40y125 CPE[6]
18  // 27 x40y125 CPE[7]
00  // 28 x40y125 CPE[8]
00  // 29 x40y125 CPE[9]
00  // 30 x40y126 CPE[0]
00  // 31 x40y126 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x40y126 CPE[2]
00  // 33 x40y126 CPE[3]
00  // 34 x40y126 CPE[4]
60  // 35 x40y126 CPE[5]
3F  // 36 x40y126 CPE[6]
00  // 37 x40y126 CPE[7]
00  // 38 x40y126 CPE[8]
00  // 39 x40y126 CPE[9]
00  // 40 x39y125 INMUX plane 2,1
00  // 41 x39y125 INMUX plane 4,3
02  // 42 x39y125 INMUX plane 6,5
00  // 43 x39y125 INMUX plane 8,7
00  // 44 x39y125 INMUX plane 10,9
00  // 45 x39y125 INMUX plane 12,11
00  // 46 x39y126 INMUX plane 2,1
38  // 47 x39y126 INMUX plane 4,3
00  // 48 x39y126 INMUX plane 6,5
00  // 49 x39y126 INMUX plane 8,7
00  // 50 x39y126 INMUX plane 10,9
28  // 51 x39y126 INMUX plane 12,11
04  // 52 x40y125 INMUX plane 2,1
20  // 53 x40y125 INMUX plane 4,3
25  // 54 x40y125 INMUX plane 6,5
38  // 55 x40y125 INMUX plane 8,7
80  // 56 x40y125 INMUX plane 10,9
21  // 57 x40y125 INMUX plane 12,11
00  // 58 x40y126 INMUX plane 2,1
00  // 59 x40y126 INMUX plane 4,3
00  // 60 x40y126 INMUX plane 6,5
00  // 61 x40y126 INMUX plane 8,7
00  // 62 x40y126 INMUX plane 10,9
00  // 63 x40y126 INMUX plane 12,11
00  // 64 x40y126 SB_BIG plane 1
00  // 65 x40y126 SB_BIG plane 1
00  // 66 x40y126 SB_DRIVE plane 2,1
48  // 67 x40y126 SB_BIG plane 2
12  // 68 x40y126 SB_BIG plane 2
48  // 69 x40y126 SB_BIG plane 3
12  // 70 x40y126 SB_BIG plane 3
00  // 71 x40y126 SB_DRIVE plane 4,3
00  // 72 x40y126 SB_BIG plane 4
00  // 73 x40y126 SB_BIG plane 4
00  // 74 x40y126 SB_BIG plane 5
00  // 75 x40y126 SB_BIG plane 5
00  // 76 x40y126 SB_DRIVE plane 6,5
48  // 77 x40y126 SB_BIG plane 6
12  // 78 x40y126 SB_BIG plane 6
48  // 79 x40y126 SB_BIG plane 7
12  // 80 x40y126 SB_BIG plane 7
00  // 81 x40y126 SB_DRIVE plane 8,7
00  // 82 x40y126 SB_BIG plane 8
00  // 83 x40y126 SB_BIG plane 8
00  // 84 x40y126 SB_BIG plane 9
00  // 85 x40y126 SB_BIG plane 9
00  // 86 x40y126 SB_DRIVE plane 10,9
00  // 87 x40y126 SB_BIG plane 10
00  // 88 x40y126 SB_BIG plane 10
00  // 89 x40y126 SB_BIG plane 11
00  // 90 x40y126 SB_BIG plane 11
00  // 91 x40y126 SB_DRIVE plane 12,11
C0  // 92 x40y126 SB_BIG plane 12
00  // 93 x40y126 SB_BIG plane 12
00  // 94 x39y125 SB_SML plane 1
80  // 95 x39y125 SB_SML plane 2,1
2A  // 96 x39y125 SB_SML plane 2
A8  // 97 x39y125 SB_SML plane 3
02  // 98 x39y125 SB_SML plane 4,3
00  // 99 x39y125 SB_SML plane 4
00  // 100 x39y125 SB_SML plane 5
80  // 101 x39y125 SB_SML plane 6,5
22  // 102 x39y125 SB_SML plane 6
A8  // 103 x39y125 SB_SML plane 7
02  // 104 x39y125 SB_SML plane 8,7
00  // 105 x39y125 SB_SML plane 8
00  // 106 x39y125 SB_SML plane 9
00  // 107 x39y125 SB_SML plane 10,9
00  // 108 x39y125 SB_SML plane 10
01  // 109 x39y125 SB_SML plane 11
E0 // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x41y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA88     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3F // y_sel: 125
83 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA90
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FF  //  0 x41y125 CPE[0]  _a319  C_////Bridge
FF  //  1 x41y125 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x41y125 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x41y125 CPE[3]
00  //  4 x41y125 CPE[4]
00  //  5 x41y125 CPE[5]
00  //  6 x41y125 CPE[6]
A2  //  7 x41y125 CPE[7]
00  //  8 x41y125 CPE[8]
00  //  9 x41y125 CPE[9]
00  // 10 x41y126 CPE[0]
00  // 11 x41y126 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x41y126 CPE[2]
00  // 13 x41y126 CPE[3]
00  // 14 x41y126 CPE[4]
60  // 15 x41y126 CPE[5]
3F  // 16 x41y126 CPE[6]
00  // 17 x41y126 CPE[7]
00  // 18 x41y126 CPE[8]
00  // 19 x41y126 CPE[9]
00  // 20 x42y125 CPE[0]
00  // 21 x42y125 CPE[1]
00  // 22 x42y125 CPE[2]
00  // 23 x42y125 CPE[3]
00  // 24 x42y125 CPE[4]
00  // 25 x42y125 CPE[5]
00  // 26 x42y125 CPE[6]
00  // 27 x42y125 CPE[7]
00  // 28 x42y125 CPE[8]
00  // 29 x42y125 CPE[9]
00  // 30 x42y126 CPE[0]
00  // 31 x42y126 CPE[1]
00  // 32 x42y126 CPE[2]
00  // 33 x42y126 CPE[3]
00  // 34 x42y126 CPE[4]
00  // 35 x42y126 CPE[5]
00  // 36 x42y126 CPE[6]
00  // 37 x42y126 CPE[7]
00  // 38 x42y126 CPE[8]
00  // 39 x42y126 CPE[9]
00  // 40 x41y125 INMUX plane 2,1
06  // 41 x41y125 INMUX plane 4,3
00  // 42 x41y125 INMUX plane 6,5
04  // 43 x41y125 INMUX plane 8,7
00  // 44 x41y125 INMUX plane 10,9
02  // 45 x41y125 INMUX plane 12,11
00  // 46 x41y126 INMUX plane 2,1
00  // 47 x41y126 INMUX plane 4,3
02  // 48 x41y126 INMUX plane 6,5
00  // 49 x41y126 INMUX plane 8,7
00  // 50 x41y126 INMUX plane 10,9
00  // 51 x41y126 INMUX plane 12,11
00  // 52 x42y125 INMUX plane 2,1
08  // 53 x42y125 INMUX plane 4,3
40  // 54 x42y125 INMUX plane 6,5
00  // 55 x42y125 INMUX plane 8,7
40  // 56 x42y125 INMUX plane 10,9
01  // 57 x42y125 INMUX plane 12,11
00  // 58 x42y126 INMUX plane 2,1
00  // 59 x42y126 INMUX plane 4,3
40  // 60 x42y126 INMUX plane 6,5
00  // 61 x42y126 INMUX plane 8,7
40  // 62 x42y126 INMUX plane 10,9
00  // 63 x42y126 INMUX plane 12,11
48  // 64 x41y125 SB_BIG plane 1
12  // 65 x41y125 SB_BIG plane 1
00  // 66 x41y125 SB_DRIVE plane 2,1
00  // 67 x41y125 SB_BIG plane 2
00  // 68 x41y125 SB_BIG plane 2
00  // 69 x41y125 SB_BIG plane 3
00  // 70 x41y125 SB_BIG plane 3
00  // 71 x41y125 SB_DRIVE plane 4,3
40  // 72 x41y125 SB_BIG plane 4
01  // 73 x41y125 SB_BIG plane 4
48  // 74 x41y125 SB_BIG plane 5
12  // 75 x41y125 SB_BIG plane 5
00  // 76 x41y125 SB_DRIVE plane 6,5
00  // 77 x41y125 SB_BIG plane 6
00  // 78 x41y125 SB_BIG plane 6
00  // 79 x41y125 SB_BIG plane 7
00  // 80 x41y125 SB_BIG plane 7
00  // 81 x41y125 SB_DRIVE plane 8,7
00  // 82 x41y125 SB_BIG plane 8
00  // 83 x41y125 SB_BIG plane 8
00  // 84 x41y125 SB_BIG plane 9
00  // 85 x41y125 SB_BIG plane 9
00  // 86 x41y125 SB_DRIVE plane 10,9
00  // 87 x41y125 SB_BIG plane 10
00  // 88 x41y125 SB_BIG plane 10
20  // 89 x41y125 SB_BIG plane 11
10  // 90 x41y125 SB_BIG plane 11
00  // 91 x41y125 SB_DRIVE plane 12,11
00  // 92 x41y125 SB_BIG plane 12
00  // 93 x41y125 SB_BIG plane 12
A8  // 94 x42y126 SB_SML plane 1
02  // 95 x42y126 SB_SML plane 2,1
00  // 96 x42y126 SB_SML plane 2
00  // 97 x42y126 SB_SML plane 3
00  // 98 x42y126 SB_SML plane 4,3
00  // 99 x42y126 SB_SML plane 4
28  // 100 x42y126 SB_SML plane 5
02  // 101 x42y126 SB_SML plane 6,5
63 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x31y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EAFC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
40 // y_sel: 127
4B // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB04
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x31y127 CPE[0]
00  //  1 x31y127 CPE[1]
00  //  2 x31y127 CPE[2]
00  //  3 x31y127 CPE[3]
00  //  4 x31y127 CPE[4]
00  //  5 x31y127 CPE[5]
00  //  6 x31y127 CPE[6]
00  //  7 x31y127 CPE[7]
00  //  8 x31y127 CPE[8]
00  //  9 x31y127 CPE[9]
00  // 10 x31y128 CPE[0]
00  // 11 x31y128 CPE[1]
00  // 12 x31y128 CPE[2]
00  // 13 x31y128 CPE[3]
00  // 14 x31y128 CPE[4]
00  // 15 x31y128 CPE[5]
00  // 16 x31y128 CPE[6]
00  // 17 x31y128 CPE[7]
00  // 18 x31y128 CPE[8]
00  // 19 x31y128 CPE[9]
00  // 20 x32y127 CPE[0]
00  // 21 x32y127 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x32y127 CPE[2]
00  // 23 x32y127 CPE[3]
00  // 24 x32y127 CPE[4]
60  // 25 x32y127 CPE[5]
3F  // 26 x32y127 CPE[6]
00  // 27 x32y127 CPE[7]
00  // 28 x32y127 CPE[8]
00  // 29 x32y127 CPE[9]
00  // 30 x32y128 CPE[0]
00  // 31 x32y128 CPE[1]
00  // 32 x32y128 CPE[2]
00  // 33 x32y128 CPE[3]
00  // 34 x32y128 CPE[4]
00  // 35 x32y128 CPE[5]
00  // 36 x32y128 CPE[6]
00  // 37 x32y128 CPE[7]
00  // 38 x32y128 CPE[8]
00  // 39 x32y128 CPE[9]
00  // 40 x31y127 INMUX plane 2,1
00  // 41 x31y127 INMUX plane 4,3
00  // 42 x31y127 INMUX plane 6,5
00  // 43 x31y127 INMUX plane 8,7
00  // 44 x31y127 INMUX plane 10,9
00  // 45 x31y127 INMUX plane 12,11
00  // 46 x31y128 INMUX plane 2,1
00  // 47 x31y128 INMUX plane 4,3
00  // 48 x31y128 INMUX plane 6,5
00  // 49 x31y128 INMUX plane 8,7
00  // 50 x31y128 INMUX plane 10,9
00  // 51 x31y128 INMUX plane 12,11
00  // 52 x32y127 INMUX plane 2,1
00  // 53 x32y127 INMUX plane 4,3
00  // 54 x32y127 INMUX plane 6,5
00  // 55 x32y127 INMUX plane 8,7
00  // 56 x32y127 INMUX plane 10,9
00  // 57 x32y127 INMUX plane 12,11
00  // 58 x32y128 INMUX plane 2,1
00  // 59 x32y128 INMUX plane 4,3
00  // 60 x32y128 INMUX plane 6,5
00  // 61 x32y128 INMUX plane 8,7
00  // 62 x32y128 INMUX plane 10,9
00  // 63 x32y128 INMUX plane 12,11
00  // 64 x31y127 SB_BIG plane 1
00  // 65 x31y127 SB_BIG plane 1
00  // 66 x31y127 SB_DRIVE plane 2,1
00  // 67 x31y127 SB_BIG plane 2
00  // 68 x31y127 SB_BIG plane 2
00  // 69 x31y127 SB_BIG plane 3
00  // 70 x31y127 SB_BIG plane 3
00  // 71 x31y127 SB_DRIVE plane 4,3
00  // 72 x31y127 SB_BIG plane 4
00  // 73 x31y127 SB_BIG plane 4
00  // 74 x31y127 SB_BIG plane 5
00  // 75 x31y127 SB_BIG plane 5
00  // 76 x31y127 SB_DRIVE plane 6,5
00  // 77 x31y127 SB_BIG plane 6
00  // 78 x31y127 SB_BIG plane 6
00  // 79 x31y127 SB_BIG plane 7
00  // 80 x31y127 SB_BIG plane 7
00  // 81 x31y127 SB_DRIVE plane 8,7
00  // 82 x31y127 SB_BIG plane 8
00  // 83 x31y127 SB_BIG plane 8
00  // 84 x31y127 SB_BIG plane 9
70  // 85 x31y127 SB_BIG plane 9
00  // 86 x31y127 SB_DRIVE plane 10,9
00  // 87 x31y127 SB_BIG plane 10
00  // 88 x31y127 SB_BIG plane 10
00  // 89 x31y127 SB_BIG plane 11
00  // 90 x31y127 SB_BIG plane 11
00  // 91 x31y127 SB_DRIVE plane 12,11
00  // 92 x31y127 SB_BIG plane 12
00  // 93 x31y127 SB_BIG plane 12
00  // 94 x32y128 SB_SML plane 1
00  // 95 x32y128 SB_SML plane 2,1
00  // 96 x32y128 SB_SML plane 2
00  // 97 x32y128 SB_SML plane 3
00  // 98 x32y128 SB_SML plane 4,3
00  // 99 x32y128 SB_SML plane 4
00  // 100 x32y128 SB_SML plane 5
00  // 101 x32y128 SB_SML plane 6,5
00  // 102 x32y128 SB_SML plane 6
00  // 103 x32y128 SB_SML plane 7
00  // 104 x32y128 SB_SML plane 8,7
00  // 105 x32y128 SB_SML plane 8
00  // 106 x32y128 SB_SML plane 9
04  // 107 x32y128 SB_SML plane 10,9
EB // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x33y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB76     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
40 // y_sel: 127
93 // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB7E
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y127 CPE[0]
00  //  1 x33y127 CPE[1]
00  //  2 x33y127 CPE[2]
00  //  3 x33y127 CPE[3]
00  //  4 x33y127 CPE[4]
00  //  5 x33y127 CPE[5]
00  //  6 x33y127 CPE[6]
00  //  7 x33y127 CPE[7]
00  //  8 x33y127 CPE[8]
00  //  9 x33y127 CPE[9]
00  // 10 x33y128 CPE[0]
00  // 11 x33y128 CPE[1]
00  // 12 x33y128 CPE[2]
00  // 13 x33y128 CPE[3]
00  // 14 x33y128 CPE[4]
00  // 15 x33y128 CPE[5]
00  // 16 x33y128 CPE[6]
00  // 17 x33y128 CPE[7]
00  // 18 x33y128 CPE[8]
00  // 19 x33y128 CPE[9]
3A  // 20 x34y127 CPE[0]  _a240  C_MX4b////    
00  // 21 x34y127 CPE[1]  80'h00_0018_00_0040_0AF2_003A modified with path inversions
F2  // 22 x34y127 CPE[2]  80'h00_0018_00_0040_0AF7_00C5 from netlist
0A  // 23 x34y127 CPE[3]      00_0000_00_0000_0005_00FF difference
40  // 24 x34y127 CPE[4]
00  // 25 x34y127 CPE[5]
00  // 26 x34y127 CPE[6]
18  // 27 x34y127 CPE[7]
00  // 28 x34y127 CPE[8]
00  // 29 x34y127 CPE[9]
00  // 30 x34y128 CPE[0]
00  // 31 x34y128 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x34y128 CPE[2]
00  // 33 x34y128 CPE[3]
00  // 34 x34y128 CPE[4]
60  // 35 x34y128 CPE[5]
3F  // 36 x34y128 CPE[6]
00  // 37 x34y128 CPE[7]
00  // 38 x34y128 CPE[8]
00  // 39 x34y128 CPE[9]
08  // 40 x33y127 INMUX plane 2,1
00  // 41 x33y127 INMUX plane 4,3
00  // 42 x33y127 INMUX plane 6,5
00  // 43 x33y127 INMUX plane 8,7
00  // 44 x33y127 INMUX plane 10,9
00  // 45 x33y127 INMUX plane 12,11
00  // 46 x33y128 INMUX plane 2,1
00  // 47 x33y128 INMUX plane 4,3
00  // 48 x33y128 INMUX plane 6,5
00  // 49 x33y128 INMUX plane 8,7
00  // 50 x33y128 INMUX plane 10,9
00  // 51 x33y128 INMUX plane 12,11
01  // 52 x34y127 INMUX plane 2,1
10  // 53 x34y127 INMUX plane 4,3
17  // 54 x34y127 INMUX plane 6,5
39  // 55 x34y127 INMUX plane 8,7
05  // 56 x34y127 INMUX plane 10,9
08  // 57 x34y127 INMUX plane 12,11
00  // 58 x34y128 INMUX plane 2,1
00  // 59 x34y128 INMUX plane 4,3
00  // 60 x34y128 INMUX plane 6,5
00  // 61 x34y128 INMUX plane 8,7
00  // 62 x34y128 INMUX plane 10,9
00  // 63 x34y128 INMUX plane 12,11
00  // 64 x34y128 SB_BIG plane 1
00  // 65 x34y128 SB_BIG plane 1
00  // 66 x34y128 SB_DRIVE plane 2,1
00  // 67 x34y128 SB_BIG plane 2
00  // 68 x34y128 SB_BIG plane 2
48  // 69 x34y128 SB_BIG plane 3
02  // 70 x34y128 SB_BIG plane 3
00  // 71 x34y128 SB_DRIVE plane 4,3
00  // 72 x34y128 SB_BIG plane 4
00  // 73 x34y128 SB_BIG plane 4
00  // 74 x34y128 SB_BIG plane 5
00  // 75 x34y128 SB_BIG plane 5
00  // 76 x34y128 SB_DRIVE plane 6,5
00  // 77 x34y128 SB_BIG plane 6
00  // 78 x34y128 SB_BIG plane 6
48  // 79 x34y128 SB_BIG plane 7
12  // 80 x34y128 SB_BIG plane 7
00  // 81 x34y128 SB_DRIVE plane 8,7
00  // 82 x34y128 SB_BIG plane 8
00  // 83 x34y128 SB_BIG plane 8
00  // 84 x34y128 SB_BIG plane 9
70  // 85 x34y128 SB_BIG plane 9
00  // 86 x34y128 SB_DRIVE plane 10,9
00  // 87 x34y128 SB_BIG plane 10
00  // 88 x34y128 SB_BIG plane 10
00  // 89 x34y128 SB_BIG plane 11
00  // 90 x34y128 SB_BIG plane 11
00  // 91 x34y128 SB_DRIVE plane 12,11
00  // 92 x34y128 SB_BIG plane 12
00  // 93 x34y128 SB_BIG plane 12
00  // 94 x33y127 SB_SML plane 1
00  // 95 x33y127 SB_SML plane 2,1
00  // 96 x33y127 SB_SML plane 2
A8  // 97 x33y127 SB_SML plane 3
02  // 98 x33y127 SB_SML plane 4,3
00  // 99 x33y127 SB_SML plane 4
00  // 100 x33y127 SB_SML plane 5
00  // 101 x33y127 SB_SML plane 6,5
00  // 102 x33y127 SB_SML plane 6
A8  // 103 x33y127 SB_SML plane 7
02  // 104 x33y127 SB_SML plane 8,7
00  // 105 x33y127 SB_SML plane 8
00  // 106 x33y127 SB_SML plane 9
04  // 107 x33y127 SB_SML plane 10,9
1D // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x35y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EBF0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
40 // y_sel: 127
FB // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EBF8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y127 CPE[0]
00  //  1 x35y127 CPE[1]
00  //  2 x35y127 CPE[2]
00  //  3 x35y127 CPE[3]
00  //  4 x35y127 CPE[4]
00  //  5 x35y127 CPE[5]
00  //  6 x35y127 CPE[6]
00  //  7 x35y127 CPE[7]
00  //  8 x35y127 CPE[8]
00  //  9 x35y127 CPE[9]
FF  // 10 x35y128 CPE[0]  _a316  C_////Bridge
FF  // 11 x35y128 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x35y128 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x35y128 CPE[3]
00  // 14 x35y128 CPE[4]
00  // 15 x35y128 CPE[5]
00  // 16 x35y128 CPE[6]
A3  // 17 x35y128 CPE[7]
00  // 18 x35y128 CPE[8]
00  // 19 x35y128 CPE[9]
C5  // 20 x36y127 CPE[0]  _a242  C_MX4b////    
00  // 21 x36y127 CPE[1]  80'h00_0018_00_0040_0AF3_00C5 modified with path inversions
F3  // 22 x36y127 CPE[2]  80'h00_0018_00_0040_0AF0_0035 from netlist
0A  // 23 x36y127 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  // 24 x36y127 CPE[4]
00  // 25 x36y127 CPE[5]
00  // 26 x36y127 CPE[6]
18  // 27 x36y127 CPE[7]
00  // 28 x36y127 CPE[8]
00  // 29 x36y127 CPE[9]
00  // 30 x36y128 CPE[0]
00  // 31 x36y128 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x36y128 CPE[2]
00  // 33 x36y128 CPE[3]
00  // 34 x36y128 CPE[4]
60  // 35 x36y128 CPE[5]
3F  // 36 x36y128 CPE[6]
00  // 37 x36y128 CPE[7]
00  // 38 x36y128 CPE[8]
00  // 39 x36y128 CPE[9]
00  // 40 x35y127 INMUX plane 2,1
00  // 41 x35y127 INMUX plane 4,3
00  // 42 x35y127 INMUX plane 6,5
00  // 43 x35y127 INMUX plane 8,7
00  // 44 x35y127 INMUX plane 10,9
00  // 45 x35y127 INMUX plane 12,11
00  // 46 x35y128 INMUX plane 2,1
38  // 47 x35y128 INMUX plane 4,3
00  // 48 x35y128 INMUX plane 6,5
00  // 49 x35y128 INMUX plane 8,7
01  // 50 x35y128 INMUX plane 10,9
10  // 51 x35y128 INMUX plane 12,11
04  // 52 x36y127 INMUX plane 2,1
28  // 53 x36y127 INMUX plane 4,3
24  // 54 x36y127 INMUX plane 6,5
3C  // 55 x36y127 INMUX plane 8,7
00  // 56 x36y127 INMUX plane 10,9
08  // 57 x36y127 INMUX plane 12,11
00  // 58 x36y128 INMUX plane 2,1
00  // 59 x36y128 INMUX plane 4,3
00  // 60 x36y128 INMUX plane 6,5
00  // 61 x36y128 INMUX plane 8,7
00  // 62 x36y128 INMUX plane 10,9
00  // 63 x36y128 INMUX plane 12,11
00  // 64 x35y127 SB_BIG plane 1
00  // 65 x35y127 SB_BIG plane 1
00  // 66 x35y127 SB_DRIVE plane 2,1
48  // 67 x35y127 SB_BIG plane 2
12  // 68 x35y127 SB_BIG plane 2
48  // 69 x35y127 SB_BIG plane 3
12  // 70 x35y127 SB_BIG plane 3
00  // 71 x35y127 SB_DRIVE plane 4,3
00  // 72 x35y127 SB_BIG plane 4
04  // 73 x35y127 SB_BIG plane 4
00  // 74 x35y127 SB_BIG plane 5
00  // 75 x35y127 SB_BIG plane 5
00  // 76 x35y127 SB_DRIVE plane 6,5
48  // 77 x35y127 SB_BIG plane 6
10  // 78 x35y127 SB_BIG plane 6
41  // 79 x35y127 SB_BIG plane 7
12  // 80 x35y127 SB_BIG plane 7
00  // 81 x35y127 SB_DRIVE plane 8,7
00  // 82 x35y127 SB_BIG plane 8
00  // 83 x35y127 SB_BIG plane 8
C0  // 84 x35y127 SB_BIG plane 9
00  // 85 x35y127 SB_BIG plane 9
00  // 86 x35y127 SB_DRIVE plane 10,9
00  // 87 x35y127 SB_BIG plane 10
00  // 88 x35y127 SB_BIG plane 10
00  // 89 x35y127 SB_BIG plane 11
00  // 90 x35y127 SB_BIG plane 11
00  // 91 x35y127 SB_DRIVE plane 12,11
00  // 92 x35y127 SB_BIG plane 12
00  // 93 x35y127 SB_BIG plane 12
00  // 94 x36y128 SB_SML plane 1
80  // 95 x36y128 SB_SML plane 2,1
2A  // 96 x36y128 SB_SML plane 2
A8  // 97 x36y128 SB_SML plane 3
02  // 98 x36y128 SB_SML plane 4,3
00  // 99 x36y128 SB_SML plane 4
00  // 100 x36y128 SB_SML plane 5
80  // 101 x36y128 SB_SML plane 6,5
2A  // 102 x36y128 SB_SML plane 6
A8  // 103 x36y128 SB_SML plane 7
02  // 104 x36y128 SB_SML plane 8,7
00  // 105 x36y128 SB_SML plane 8
00  // 106 x36y128 SB_SML plane 9
00  // 107 x36y128 SB_SML plane 10,9
00  // 108 x36y128 SB_SML plane 10
00  // 109 x36y128 SB_SML plane 11
10  // 110 x36y128 SB_SML plane 12,11
0E  // 111 x36y128 SB_SML plane 12
4F // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x37y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC6E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
40 // y_sel: 127
23 // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC76
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x37y127 CPE[0]
00  //  1 x37y127 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x37y127 CPE[2]
00  //  3 x37y127 CPE[3]
00  //  4 x37y127 CPE[4]
60  //  5 x37y127 CPE[5]
3F  //  6 x37y127 CPE[6]
00  //  7 x37y127 CPE[7]
00  //  8 x37y127 CPE[8]
00  //  9 x37y127 CPE[9]
00  // 10 x37y128 CPE[0]
00  // 11 x37y128 CPE[1]
00  // 12 x37y128 CPE[2]
00  // 13 x37y128 CPE[3]
00  // 14 x37y128 CPE[4]
00  // 15 x37y128 CPE[5]
00  // 16 x37y128 CPE[6]
00  // 17 x37y128 CPE[7]
00  // 18 x37y128 CPE[8]
00  // 19 x37y128 CPE[9]
00  // 20 x38y127 CPE[0]
00  // 21 x38y127 CPE[1]
00  // 22 x38y127 CPE[2]
00  // 23 x38y127 CPE[3]
00  // 24 x38y127 CPE[4]
00  // 25 x38y127 CPE[5]
00  // 26 x38y127 CPE[6]
00  // 27 x38y127 CPE[7]
00  // 28 x38y127 CPE[8]
00  // 29 x38y127 CPE[9]
00  // 30 x38y128 CPE[0]
00  // 31 x38y128 CPE[1]
00  // 32 x38y128 CPE[2]
00  // 33 x38y128 CPE[3]
00  // 34 x38y128 CPE[4]
00  // 35 x38y128 CPE[5]
00  // 36 x38y128 CPE[6]
00  // 37 x38y128 CPE[7]
00  // 38 x38y128 CPE[8]
00  // 39 x38y128 CPE[9]
00  // 40 x37y127 INMUX plane 2,1
00  // 41 x37y127 INMUX plane 4,3
00  // 42 x37y127 INMUX plane 6,5
01  // 43 x37y127 INMUX plane 8,7
00  // 44 x37y127 INMUX plane 10,9
00  // 45 x37y127 INMUX plane 12,11
00  // 46 x37y128 INMUX plane 2,1
10  // 47 x37y128 INMUX plane 4,3
00  // 48 x37y128 INMUX plane 6,5
00  // 49 x37y128 INMUX plane 8,7
00  // 50 x37y128 INMUX plane 10,9
00  // 51 x37y128 INMUX plane 12,11
05  // 52 x38y127 INMUX plane 2,1
00  // 53 x38y127 INMUX plane 4,3
00  // 54 x38y127 INMUX plane 6,5
00  // 55 x38y127 INMUX plane 8,7
00  // 56 x38y127 INMUX plane 10,9
00  // 57 x38y127 INMUX plane 12,11
00  // 58 x38y128 INMUX plane 2,1
00  // 59 x38y128 INMUX plane 4,3
00  // 60 x38y128 INMUX plane 6,5
00  // 61 x38y128 INMUX plane 8,7
00  // 62 x38y128 INMUX plane 10,9
00  // 63 x38y128 INMUX plane 12,11
00  // 64 x38y128 SB_BIG plane 1
00  // 65 x38y128 SB_BIG plane 1
00  // 66 x38y128 SB_DRIVE plane 2,1
00  // 67 x38y128 SB_BIG plane 2
00  // 68 x38y128 SB_BIG plane 2
00  // 69 x38y128 SB_BIG plane 3
00  // 70 x38y128 SB_BIG plane 3
00  // 71 x38y128 SB_DRIVE plane 4,3
01  // 72 x38y128 SB_BIG plane 4
03  // 73 x38y128 SB_BIG plane 4
00  // 74 x38y128 SB_BIG plane 5
00  // 75 x38y128 SB_BIG plane 5
00  // 76 x38y128 SB_DRIVE plane 6,5
00  // 77 x38y128 SB_BIG plane 6
00  // 78 x38y128 SB_BIG plane 6
00  // 79 x38y128 SB_BIG plane 7
00  // 80 x38y128 SB_BIG plane 7
00  // 81 x38y128 SB_DRIVE plane 8,7
00  // 82 x38y128 SB_BIG plane 8
00  // 83 x38y128 SB_BIG plane 8
00  // 84 x38y128 SB_BIG plane 9
70  // 85 x38y128 SB_BIG plane 9
00  // 86 x38y128 SB_DRIVE plane 10,9
00  // 87 x38y128 SB_BIG plane 10
00  // 88 x38y128 SB_BIG plane 10
00  // 89 x38y128 SB_BIG plane 11
00  // 90 x38y128 SB_BIG plane 11
00  // 91 x38y128 SB_DRIVE plane 12,11
00  // 92 x38y128 SB_BIG plane 12
00  // 93 x38y128 SB_BIG plane 12
00  // 94 x37y127 SB_SML plane 1
00  // 95 x37y127 SB_SML plane 2,1
00  // 96 x37y127 SB_SML plane 2
00  // 97 x37y127 SB_SML plane 3
40  // 98 x37y127 SB_SML plane 4,3
28  // 99 x37y127 SB_SML plane 4
62 // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x39y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ECE0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
40 // y_sel: 127
2B // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ECE8
51 // Length: 81
91 // -- CRC low byte
7B // -- CRC high byte
00  //  0 x39y127 CPE[0]
00  //  1 x39y127 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x39y127 CPE[2]
00  //  3 x39y127 CPE[3]
00  //  4 x39y127 CPE[4]
60  //  5 x39y127 CPE[5]
3F  //  6 x39y127 CPE[6]
00  //  7 x39y127 CPE[7]
00  //  8 x39y127 CPE[8]
00  //  9 x39y127 CPE[9]
00  // 10 x39y128 CPE[0]
00  // 11 x39y128 CPE[1]
00  // 12 x39y128 CPE[2]
00  // 13 x39y128 CPE[3]
00  // 14 x39y128 CPE[4]
00  // 15 x39y128 CPE[5]
00  // 16 x39y128 CPE[6]
00  // 17 x39y128 CPE[7]
00  // 18 x39y128 CPE[8]
00  // 19 x39y128 CPE[9]
00  // 20 x40y127 CPE[0]
00  // 21 x40y127 CPE[1]
00  // 22 x40y127 CPE[2]
00  // 23 x40y127 CPE[3]
00  // 24 x40y127 CPE[4]
00  // 25 x40y127 CPE[5]
00  // 26 x40y127 CPE[6]
00  // 27 x40y127 CPE[7]
00  // 28 x40y127 CPE[8]
00  // 29 x40y127 CPE[9]
00  // 30 x40y128 CPE[0]
00  // 31 x40y128 CPE[1]
00  // 32 x40y128 CPE[2]
00  // 33 x40y128 CPE[3]
00  // 34 x40y128 CPE[4]
00  // 35 x40y128 CPE[5]
00  // 36 x40y128 CPE[6]
00  // 37 x40y128 CPE[7]
00  // 38 x40y128 CPE[8]
00  // 39 x40y128 CPE[9]
00  // 40 x39y127 INMUX plane 2,1
00  // 41 x39y127 INMUX plane 4,3
00  // 42 x39y127 INMUX plane 6,5
00  // 43 x39y127 INMUX plane 8,7
00  // 44 x39y127 INMUX plane 10,9
00  // 45 x39y127 INMUX plane 12,11
01  // 46 x39y128 INMUX plane 2,1
00  // 47 x39y128 INMUX plane 4,3
00  // 48 x39y128 INMUX plane 6,5
00  // 49 x39y128 INMUX plane 8,7
00  // 50 x39y128 INMUX plane 10,9
00  // 51 x39y128 INMUX plane 12,11
00  // 52 x40y127 INMUX plane 2,1
00  // 53 x40y127 INMUX plane 4,3
00  // 54 x40y127 INMUX plane 6,5
01  // 55 x40y127 INMUX plane 8,7
00  // 56 x40y127 INMUX plane 10,9
08  // 57 x40y127 INMUX plane 12,11
00  // 58 x40y128 INMUX plane 2,1
00  // 59 x40y128 INMUX plane 4,3
00  // 60 x40y128 INMUX plane 6,5
00  // 61 x40y128 INMUX plane 8,7
00  // 62 x40y128 INMUX plane 10,9
00  // 63 x40y128 INMUX plane 12,11
C0  // 64 x39y127 SB_BIG plane 1
00  // 65 x39y127 SB_BIG plane 1
00  // 66 x39y127 SB_DRIVE plane 2,1
00  // 67 x39y127 SB_BIG plane 2
00  // 68 x39y127 SB_BIG plane 2
00  // 69 x39y127 SB_BIG plane 3
00  // 70 x39y127 SB_BIG plane 3
00  // 71 x39y127 SB_DRIVE plane 4,3
00  // 72 x39y127 SB_BIG plane 4
00  // 73 x39y127 SB_BIG plane 4
00  // 74 x39y127 SB_BIG plane 5
00  // 75 x39y127 SB_BIG plane 5
00  // 76 x39y127 SB_DRIVE plane 6,5
00  // 77 x39y127 SB_BIG plane 6
00  // 78 x39y127 SB_BIG plane 6
18  // 79 x39y127 SB_BIG plane 7
10  // 80 x39y127 SB_BIG plane 7
E8 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x57y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED3F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
40 // y_sel: 127
33 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED47
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x57y127 CPE[0]
00  //  1 x57y127 CPE[1]
00  //  2 x57y127 CPE[2]
00  //  3 x57y127 CPE[3]
00  //  4 x57y127 CPE[4]
00  //  5 x57y127 CPE[5]
00  //  6 x57y127 CPE[6]
00  //  7 x57y127 CPE[7]
00  //  8 x57y127 CPE[8]
00  //  9 x57y127 CPE[9]
F0  // 10 x57y128 CPE[0]  _a297  C_///AND/
FF  // 11 x57y128 CPE[1]  80'h08_0060_00_0000_0C08_FFF0 modified with path inversions
08  // 12 x57y128 CPE[2]  80'h08_0060_00_0000_0C08_FFF0 from netlist
0C  // 13 x57y128 CPE[3]
00  // 14 x57y128 CPE[4]
00  // 15 x57y128 CPE[5]
00  // 16 x57y128 CPE[6]
60  // 17 x57y128 CPE[7]
00  // 18 x57y128 CPE[8]
08  // 19 x57y128 CPE[9]
00  // 20 x58y127 CPE[0]
00  // 21 x58y127 CPE[1]
00  // 22 x58y127 CPE[2]
00  // 23 x58y127 CPE[3]
00  // 24 x58y127 CPE[4]
00  // 25 x58y127 CPE[5]
00  // 26 x58y127 CPE[6]
00  // 27 x58y127 CPE[7]
00  // 28 x58y127 CPE[8]
00  // 29 x58y127 CPE[9]
F3  // 30 x58y128 CPE[0]  _a298  C_///AND/
FF  // 31 x58y128 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 32 x58y128 CPE[2]  80'h08_0060_00_0000_0C08_FFF3 from netlist
0C  // 33 x58y128 CPE[3]
00  // 34 x58y128 CPE[4]
00  // 35 x58y128 CPE[5]
00  // 36 x58y128 CPE[6]
60  // 37 x58y128 CPE[7]
00  // 38 x58y128 CPE[8]
08  // 39 x58y128 CPE[9]
08  // 40 x57y127 INMUX plane 2,1
00  // 41 x57y127 INMUX plane 4,3
00  // 42 x57y127 INMUX plane 6,5
00  // 43 x57y127 INMUX plane 8,7
00  // 44 x57y127 INMUX plane 10,9
00  // 45 x57y127 INMUX plane 12,11
00  // 46 x57y128 INMUX plane 2,1
00  // 47 x57y128 INMUX plane 4,3
00  // 48 x57y128 INMUX plane 6,5
00  // 49 x57y128 INMUX plane 8,7
00  // 50 x57y128 INMUX plane 10,9
00  // 51 x57y128 INMUX plane 12,11
00  // 52 x58y127 INMUX plane 2,1
00  // 53 x58y127 INMUX plane 4,3
00  // 54 x58y127 INMUX plane 6,5
00  // 55 x58y127 INMUX plane 8,7
00  // 56 x58y127 INMUX plane 10,9
00  // 57 x58y127 INMUX plane 12,11
20  // 58 x58y128 INMUX plane 2,1
00  // 59 x58y128 INMUX plane 4,3
00  // 60 x58y128 INMUX plane 6,5
00  // 61 x58y128 INMUX plane 8,7
00  // 62 x58y128 INMUX plane 10,9
00  // 63 x58y128 INMUX plane 12,11
00  // 64 x58y128 SB_BIG plane 1
00  // 65 x58y128 SB_BIG plane 1
00  // 66 x58y128 SB_DRIVE plane 2,1
48  // 67 x58y128 SB_BIG plane 2
12  // 68 x58y128 SB_BIG plane 2
00  // 69 x58y128 SB_BIG plane 3
00  // 70 x58y128 SB_BIG plane 3
00  // 71 x58y128 SB_DRIVE plane 4,3
71  // 72 x58y128 SB_BIG plane 4
12  // 73 x58y128 SB_BIG plane 4
00  // 74 x58y128 SB_BIG plane 5
00  // 75 x58y128 SB_BIG plane 5
00  // 76 x58y128 SB_DRIVE plane 6,5
48  // 77 x58y128 SB_BIG plane 6
12  // 78 x58y128 SB_BIG plane 6
00  // 79 x58y128 SB_BIG plane 7
00  // 80 x58y128 SB_BIG plane 7
00  // 81 x58y128 SB_DRIVE plane 8,7
48  // 82 x58y128 SB_BIG plane 8
12  // 83 x58y128 SB_BIG plane 8
00  // 84 x58y128 SB_BIG plane 9
00  // 85 x58y128 SB_BIG plane 9
00  // 86 x58y128 SB_DRIVE plane 10,9
00  // 87 x58y128 SB_BIG plane 10
00  // 88 x58y128 SB_BIG plane 10
00  // 89 x58y128 SB_BIG plane 11
00  // 90 x58y128 SB_BIG plane 11
00  // 91 x58y128 SB_DRIVE plane 12,11
00  // 92 x58y128 SB_BIG plane 12
00  // 93 x58y128 SB_BIG plane 12
00  // 94 x57y127 SB_SML plane 1
80  // 95 x57y127 SB_SML plane 2,1
2A  // 96 x57y127 SB_SML plane 2
00  // 97 x57y127 SB_SML plane 3
80  // 98 x57y127 SB_SML plane 4,3
2A  // 99 x57y127 SB_SML plane 4
00  // 100 x57y127 SB_SML plane 5
80  // 101 x57y127 SB_SML plane 6,5
2A  // 102 x57y127 SB_SML plane 6
00  // 103 x57y127 SB_SML plane 7
80  // 104 x57y127 SB_SML plane 8,7
2A  // 105 x57y127 SB_SML plane 8
C3 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x59y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EDB7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
40 // y_sel: 127
5B // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EDBF
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x59y127 CPE[0]
00  //  1 x59y127 CPE[1]
00  //  2 x59y127 CPE[2]
00  //  3 x59y127 CPE[3]
00  //  4 x59y127 CPE[4]
00  //  5 x59y127 CPE[5]
00  //  6 x59y127 CPE[6]
00  //  7 x59y127 CPE[7]
00  //  8 x59y127 CPE[8]
00  //  9 x59y127 CPE[9]
F0  // 10 x59y128 CPE[0]  _a299  C_///AND/
FF  // 11 x59y128 CPE[1]  80'h08_0060_00_0000_0C08_FFF0 modified with path inversions
08  // 12 x59y128 CPE[2]  80'h08_0060_00_0000_0C08_FFF0 from netlist
0C  // 13 x59y128 CPE[3]
00  // 14 x59y128 CPE[4]
00  // 15 x59y128 CPE[5]
00  // 16 x59y128 CPE[6]
60  // 17 x59y128 CPE[7]
00  // 18 x59y128 CPE[8]
08  // 19 x59y128 CPE[9]
00  // 20 x60y127 CPE[0]
00  // 21 x60y127 CPE[1]
00  // 22 x60y127 CPE[2]
00  // 23 x60y127 CPE[3]
00  // 24 x60y127 CPE[4]
00  // 25 x60y127 CPE[5]
00  // 26 x60y127 CPE[6]
00  // 27 x60y127 CPE[7]
00  // 28 x60y127 CPE[8]
00  // 29 x60y127 CPE[9]
3F  // 30 x60y128 CPE[0]  _a300  C_///AND/
FF  // 31 x60y128 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  // 32 x60y128 CPE[2]  80'h08_0060_00_0000_0C08_FF3F from netlist
0C  // 33 x60y128 CPE[3]
00  // 34 x60y128 CPE[4]
00  // 35 x60y128 CPE[5]
00  // 36 x60y128 CPE[6]
60  // 37 x60y128 CPE[7]
00  // 38 x60y128 CPE[8]
08  // 39 x60y128 CPE[9]
00  // 40 x59y127 INMUX plane 2,1
00  // 41 x59y127 INMUX plane 4,3
00  // 42 x59y127 INMUX plane 6,5
00  // 43 x59y127 INMUX plane 8,7
00  // 44 x59y127 INMUX plane 10,9
00  // 45 x59y127 INMUX plane 12,11
00  // 46 x59y128 INMUX plane 2,1
08  // 47 x59y128 INMUX plane 4,3
00  // 48 x59y128 INMUX plane 6,5
00  // 49 x59y128 INMUX plane 8,7
00  // 50 x59y128 INMUX plane 10,9
00  // 51 x59y128 INMUX plane 12,11
00  // 52 x60y127 INMUX plane 2,1
00  // 53 x60y127 INMUX plane 4,3
00  // 54 x60y127 INMUX plane 6,5
00  // 55 x60y127 INMUX plane 8,7
00  // 56 x60y127 INMUX plane 10,9
00  // 57 x60y127 INMUX plane 12,11
00  // 58 x60y128 INMUX plane 2,1
00  // 59 x60y128 INMUX plane 4,3
00  // 60 x60y128 INMUX plane 6,5
00  // 61 x60y128 INMUX plane 8,7
00  // 62 x60y128 INMUX plane 10,9
00  // 63 x60y128 INMUX plane 12,11
00  // 64 x59y127 SB_BIG plane 1
00  // 65 x59y127 SB_BIG plane 1
00  // 66 x59y127 SB_DRIVE plane 2,1
48  // 67 x59y127 SB_BIG plane 2
12  // 68 x59y127 SB_BIG plane 2
00  // 69 x59y127 SB_BIG plane 3
00  // 70 x59y127 SB_BIG plane 3
00  // 71 x59y127 SB_DRIVE plane 4,3
48  // 72 x59y127 SB_BIG plane 4
12  // 73 x59y127 SB_BIG plane 4
00  // 74 x59y127 SB_BIG plane 5
00  // 75 x59y127 SB_BIG plane 5
00  // 76 x59y127 SB_DRIVE plane 6,5
48  // 77 x59y127 SB_BIG plane 6
22  // 78 x59y127 SB_BIG plane 6
00  // 79 x59y127 SB_BIG plane 7
00  // 80 x59y127 SB_BIG plane 7
00  // 81 x59y127 SB_DRIVE plane 8,7
48  // 82 x59y127 SB_BIG plane 8
12  // 83 x59y127 SB_BIG plane 8
00  // 84 x59y127 SB_BIG plane 9
00  // 85 x59y127 SB_BIG plane 9
00  // 86 x59y127 SB_DRIVE plane 10,9
00  // 87 x59y127 SB_BIG plane 10
00  // 88 x59y127 SB_BIG plane 10
00  // 89 x59y127 SB_BIG plane 11
00  // 90 x59y127 SB_BIG plane 11
00  // 91 x59y127 SB_DRIVE plane 12,11
00  // 92 x59y127 SB_BIG plane 12
00  // 93 x59y127 SB_BIG plane 12
00  // 94 x60y128 SB_SML plane 1
80  // 95 x60y128 SB_SML plane 2,1
2A  // 96 x60y128 SB_SML plane 2
00  // 97 x60y128 SB_SML plane 3
80  // 98 x60y128 SB_SML plane 4,3
2A  // 99 x60y128 SB_SML plane 4
00  // 100 x60y128 SB_SML plane 5
80  // 101 x60y128 SB_SML plane 6,5
2A  // 102 x60y128 SB_SML plane 6
00  // 103 x60y128 SB_SML plane 7
80  // 104 x60y128 SB_SML plane 8,7
2A  // 105 x60y128 SB_SML plane 8
C5 // -- CRC low byte
4A // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0000 EE2F
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
33  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
00  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
00  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
78 // -- CRC low byte
EF // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file