;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @72, 240
	MOV @-127, 100
	SLT 0, 2
	SUB @127, 100
	SUB #-72, @200
	ADD @110, 9
	SUB -7, <-20
	SUB -7, <-20
	SUB 12, @10
	SUB 12, @10
	MOV @-127, 100
	MOV @-127, 100
	SUB #72, @200
	SPL 0, #-22
	SPL 0, <402
	SUB 707, <-20
	ADD 30, 9
	ADD 30, 9
	SPL @72, #260
	MOV @-127, 100
	MOV -1, <-20
	MOV -7, <-20
	MOV @110, 9
	SUB @3, 0
	JMP 12, <10
	SPL 0, <402
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	ADD 0, 1
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL @300, 90
	SPL @300, 90
	SUB #72, @200
	SUB 100, 90
	SUB #72, @200
	ADD 100, 90
	ADD 100, 90
	ADD 100, 90
	ADD -3, 20
	ADD -3, 20
	CMP -207, <-120
