 Timing Path to OVF 
  
 Path Start Point : Res_reg[63] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D DLH_X2   Rise  2.1380 0.0000 0.0100          1.16101                                    F             | 
|    Res_reg[63]/Q DLH_X2   Rise  2.1830 0.0450 0.0140 0.37742  6.58518 6.9626            1       100      F             | 
|    sgo__c28/A    BUF_X8   Rise  2.1830 0.0000 0.0140          6.58518                                                  | 
|    sgo__c28/Z    BUF_X8   Rise  2.2080 0.0250 0.0090 12.9276  7.37613 20.3038           2       100                    | 
|    i_0_1_217/A1  NAND2_X4 Rise  2.2090 0.0010 0.0090          5.95497                                                  | 
|    i_0_1_217/ZN  NAND2_X4 Fall  2.2200 0.0110 0.0060 0.31948  4.00378 4.32326           1       100                    | 
|    i_0_1_223/A   XNOR2_X2 Fall  2.2200 0.0000 0.0060          3.80206                                                  | 
|    i_0_1_223/ZN  XNOR2_X2 Rise  2.2640 0.0440 0.0430 0.328272 10      10.3283           1       100                    | 
|    OVF                    Rise  2.2640 0.0000 0.0430          10                                         c             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4640        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : Res_reg[63] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D   DLH_X2    Rise  2.1380 0.0000 0.0100          1.16101                                    F             | 
|    Res_reg[63]/Q   DLH_X2    Rise  2.1830 0.0450 0.0140 0.37742  6.58518 6.9626            1       100      F             | 
|    sgo__c28/A      BUF_X8    Rise  2.1830 0.0000 0.0140          6.58518                                                  | 
|    sgo__c28/Z      BUF_X8    Rise  2.2080 0.0250 0.0090 12.9276  7.37613 20.3038           2       100                    | 
|    opt_ipo_c1637/A CLKBUF_X3 Rise  2.2080 0.0000 0.0090          1.42116                                                  | 
|    opt_ipo_c1637/Z CLKBUF_X3 Rise  2.2450 0.0370 0.0130 1.68547  10      11.6855           1       100                    | 
|    Res[63]                   Rise  2.2450 0.0000 0.0130          10                                         c             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4450        | 
-------------------------------------------------------------


 Timing Path to Res[21] 
  
 Path Start Point : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[21]/D DLH_X1 Rise  2.1360 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[21]/Q DLH_X1 Rise  2.2030 0.0670 0.0290 1.29189  10       11.2919           1       100      F             | 
|    Res[21]              Rise  2.2040 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4040        | 
-------------------------------------------------------------


 Timing Path to Res[53] 
  
 Path Start Point : Res_reg[53] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[53]/D DLH_X1 Rise  2.1380 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[53]/Q DLH_X1 Rise  2.2030 0.0650 0.0300 1.64825  10       11.6483           1       100      F             | 
|    Res[53]              Rise  2.2040 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4040        | 
-------------------------------------------------------------


 Timing Path to Res[17] 
  
 Path Start Point : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[17]/D DLH_X1 Rise  2.1320 0.0000 0.0260                      0.914139                                    F             | 
|    Res_reg[17]/Q DLH_X1 Rise  2.2010 0.0690 0.0320             2.23282  10       12.2328           1       100      F             | 
|    Res[17]              Rise  2.2030 0.0020 0.0320    0.0010            10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4030        | 
-------------------------------------------------------------


 Timing Path to Res[12] 
  
 Path Start Point : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[12]/D DLH_X1 Rise  2.1330 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[12]/Q DLH_X1 Rise  2.2020 0.0690 0.0320 2.26902  10       12.269            1       100      F             | 
|    Res[12]              Rise  2.2030 0.0010 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4030        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : Res_reg[54] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[54]/D DLH_X1 Rise  2.1380 0.0000 0.0180          0.914139                                    F             | 
|    Res_reg[54]/Q DLH_X1 Rise  2.2020 0.0640 0.0300 1.38721  10       11.3872           1       100      F             | 
|    Res[54]              Rise  2.2030 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4030        | 
-------------------------------------------------------------


 Timing Path to Res[13] 
  
 Path Start Point : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[13]/D DLH_X1 Rise  2.1330 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[13]/Q DLH_X1 Rise  2.2010 0.0680 0.0310 1.92648  10       11.9265           1       100      F             | 
|    Res[13]              Rise  2.2020 0.0010 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4020        | 
-------------------------------------------------------------


 Timing Path to Res[11] 
  
 Path Start Point : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[11]/D DLH_X1 Rise  2.1340 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[11]/Q DLH_X1 Rise  2.2010 0.0670 0.0300 1.46326  10       11.4633           1       100      F             | 
|    Res[11]              Rise  2.2020 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4020        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : Res_reg[62] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[62]/D DLH_X1 Rise  2.1380 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[62]/Q DLH_X1 Rise  2.2010 0.0630 0.0320 2.31756  10       12.3176           1       100      F             | 
|    Res[62]              Rise  2.2020 0.0010 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4020        | 
-------------------------------------------------------------


 Timing Path to Res[55] 
  
 Path Start Point : Res_reg[55] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[55]/D DLH_X1 Rise  2.1380 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[55]/Q DLH_X1 Rise  2.2010 0.0630 0.0310 1.83606  10       11.8361           1       100      F             | 
|    Res[55]              Rise  2.2020 0.0010 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4020        | 
-------------------------------------------------------------


 Timing Path to Res[39] 
  
 Path Start Point : Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[39]/D DLH_X1 Rise  2.1380 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[39]/Q DLH_X1 Rise  2.2020 0.0640 0.0290 1.1606   10       11.1606           1       100      F             | 
|    Res[39]              Rise  2.2020 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4020        | 
-------------------------------------------------------------


 Timing Path to Res[19] 
  
 Path Start Point : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[19]/D DLH_X1 Rise  2.1320 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[19]/Q DLH_X1 Rise  2.2000 0.0680 0.0310 1.79868  10       11.7987           1       100      F             | 
|    Res[19]              Rise  2.2010 0.0010 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[61] 
  
 Path Start Point : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[61]/D DLH_X1 Rise  2.1380 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[61]/Q DLH_X1 Rise  2.2000 0.0620 0.0300 1.43297  10       11.433            1       100      F             | 
|    Res[61]              Rise  2.2010 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : Res_reg[60] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[60]/D DLH_X1 Rise  2.1380 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[60]/Q DLH_X1 Rise  2.2000 0.0620 0.0300 1.58131  10       11.5813           1       100      F             | 
|    Res[60]              Rise  2.2010 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : Res_reg[58] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[58]/D DLH_X1 Rise  2.1390 0.0000 0.0180          0.914139                                    F             | 
|    Res_reg[58]/Q DLH_X1 Rise  2.2010 0.0620 0.0280 0.389714 10       10.3897           1       100      F             | 
|    Res[58]              Rise  2.2010 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : Res_reg[56] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[56]/D DLH_X1 Rise  2.1390 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[56]/Q DLH_X1 Rise  2.2010 0.0620 0.0270 0.326382 10       10.3264           1       100      F             | 
|    Res[56]              Rise  2.2010 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[49] 
  
 Path Start Point : Res_reg[49] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[49]/D DLH_X1 Rise  2.1390 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[49]/Q DLH_X1 Rise  2.2010 0.0620 0.0280 0.63862  10       10.6386           1       100      F             | 
|    Res[49]              Rise  2.2010 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[8] 
  
 Path Start Point : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[8]/D DLH_X1 Rise  2.1320 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[8]/Q DLH_X1 Rise  2.1990 0.0670 0.0300 1.53107  10       11.5311           1       100      F             | 
|    Res[8]              Rise  2.2000 0.0010 0.0300          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4000        | 
-------------------------------------------------------------


 Timing Path to Res[15] 
  
 Path Start Point : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[15]/D DLH_X1 Rise  2.1300 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[15]/Q DLH_X1 Rise  2.1980 0.0680 0.0310 2.11631  10       12.1163           1       100      F             | 
|    Res[15]              Rise  2.1990 0.0010 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[14] 
  
 Path Start Point : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[14]/D DLH_X1 Rise  2.1300 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[14]/Q DLH_X1 Rise  2.1980 0.0680 0.0320 2.31865  10       12.3186           1       100      F             | 
|    Res[14]              Rise  2.1990 0.0010 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[20] 
  
 Path Start Point : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[20]/D DLH_X1 Rise  2.1310 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[20]/Q DLH_X1 Rise  2.1980 0.0670 0.0300 1.39122  10       11.3912           1       100      F             | 
|    Res[20]              Rise  2.1990 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[18] 
  
 Path Start Point : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[18]/D DLH_X1 Rise  2.1310 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[18]/Q DLH_X1 Rise  2.1980 0.0670 0.0300 1.37034  10       11.3703           1       100      F             | 
|    Res[18]              Rise  2.1990 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[16] 
  
 Path Start Point : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[16]/D DLH_X1 Rise  2.1310 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[16]/Q DLH_X1 Rise  2.1980 0.0670 0.0300 1.59349  10       11.5935           1       100      F             | 
|    Res[16]              Rise  2.1990 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[5] 
  
 Path Start Point : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[5]/D DLH_X1 Rise  2.1340 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[5]/Q DLH_X1 Rise  2.1990 0.0650 0.0280 0.53696  10       10.537            1       100      F             | 
|    Res[5]              Rise  2.1990 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[4] 
  
 Path Start Point : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[4]/D DLH_X1 Rise  2.1340 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[4]/Q DLH_X1 Rise  2.1990 0.0650 0.0280 0.732422 10       10.7324           1       100      F             | 
|    Res[4]              Rise  2.1990 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[2] 
  
 Path Start Point : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[2]/D DLH_X1 Rise  2.1340 0.0000 0.0260          0.914139                                    F             | 
|    Res_reg[2]/Q DLH_X1 Rise  2.1990 0.0650 0.0280 0.675149 10       10.6751           1       100      F             | 
|    Res[2]              Rise  2.1990 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[51] 
  
 Path Start Point : Res_reg[51] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[51]/D DLH_X1 Rise  2.1380 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[51]/Q DLH_X1 Rise  2.1990 0.0610 0.0300 1.50558  10       11.5056           1       100      F             | 
|    Res[51]              Rise  2.1990 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[50] 
  
 Path Start Point : Res_reg[50] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[50]/D DLH_X1 Rise  2.1380 0.0000 0.0060          0.914139                                    F             | 
|    Res_reg[50]/Q DLH_X1 Rise  2.1990 0.0610 0.0300 1.46073  10       11.4607           1       100      F             | 
|    Res[50]              Rise  2.1990 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[38] 
  
 Path Start Point : Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[38]/D DLH_X1 Rise  2.1390 0.0000 0.0130          0.914139                                    F             | 
|    Res_reg[38]/Q DLH_X1 Rise  2.1990 0.0600 0.0270 0.341363 10       10.3414           1       100      F             | 
|    Res[38]              Rise  2.1990 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3990        | 
-------------------------------------------------------------


 Timing Path to Res[47] 
  
 Path Start Point : Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[47]/D DLH_X1 Rise  2.1300 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[47]/Q DLH_X1 Rise  2.1970 0.0670 0.0290 1.19291  10       11.1929           1       100      F             | 
|    Res[47]              Rise  2.1980 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3980        | 
-------------------------------------------------------------


 Timing Path to Res[26] 
  
 Path Start Point : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[26]/D DLH_X1 Rise  2.1300 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[26]/Q DLH_X1 Rise  2.1970 0.0670 0.0290 1.24995  10       11.2499           1       100      F             | 
|    Res[26]              Rise  2.1980 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3980        | 
-------------------------------------------------------------


 Timing Path to Res[22] 
  
 Path Start Point : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[22]/D DLH_X1 Rise  2.1310 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[22]/Q DLH_X1 Rise  2.1970 0.0660 0.0290 0.983629 10       10.9836           1       100      F             | 
|    Res[22]              Rise  2.1980 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3980        | 
-------------------------------------------------------------


 Timing Path to Res[9] 
  
 Path Start Point : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[9]/D DLH_X1 Rise  2.1320 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[9]/Q DLH_X1 Rise  2.1980 0.0660 0.0290 1.15162  10       11.1516           1       100      F             | 
|    Res[9]              Rise  2.1980 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3980        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : Res_reg[57] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[57]/D DLH_X1 Rise  2.1390 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[57]/Q DLH_X1 Rise  2.1980 0.0590 0.0270 0.261563 10       10.2616           1       100      F             | 
|    Res[57]              Rise  2.1980 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3980        | 
-------------------------------------------------------------


 Timing Path to Res[25] 
  
 Path Start Point : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[25]/D DLH_X1 Rise  2.1300 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[25]/Q DLH_X1 Rise  2.1960 0.0660 0.0290 0.899207 10       10.8992           1       100      F             | 
|    Res[25]              Rise  2.1970 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3970        | 
-------------------------------------------------------------


 Timing Path to Res[10] 
  
 Path Start Point : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[10]/D DLH_X1 Rise  2.1300 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[10]/Q DLH_X1 Rise  2.1960 0.0660 0.0300 1.41875  10       11.4187           1       100      F             | 
|    Res[10]              Rise  2.1970 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3970        | 
-------------------------------------------------------------


 Timing Path to Res[7] 
  
 Path Start Point : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[7]/D DLH_X1 Rise  2.1310 0.0000 0.0250          0.914139                                    F             | 
|    Res_reg[7]/Q DLH_X1 Rise  2.1970 0.0660 0.0290 1.07046  10       11.0705           1       100      F             | 
|    Res[7]              Rise  2.1970 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3970        | 
-------------------------------------------------------------


 Timing Path to Res[45] 
  
 Path Start Point : Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[45]/D DLH_X1 Rise  2.1320 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[45]/Q DLH_X1 Rise  2.1970 0.0650 0.0290 0.913555 10       10.9136           1       100      F             | 
|    Res[45]              Rise  2.1970 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3970        | 
-------------------------------------------------------------


 Timing Path to Res[1] 
  
 Path Start Point : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[1]/D DLH_X1 Rise  2.1330 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[1]/Q DLH_X1 Rise  2.1970 0.0640 0.0270 0.347271 10       10.3473           1       100      F             | 
|    Res[1]              Rise  2.1970 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3970        | 
-------------------------------------------------------------


 Timing Path to Res[23] 
  
 Path Start Point : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[23]/D DLH_X1 Rise  2.1290 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[23]/Q DLH_X1 Rise  2.1950 0.0660 0.0290 1.18102  10       11.181            1       100      F             | 
|    Res[23]              Rise  2.1960 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3960        | 
-------------------------------------------------------------


 Timing Path to Res[6] 
  
 Path Start Point : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[6]/D DLH_X1 Rise  2.1320 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[6]/Q DLH_X1 Rise  2.1960 0.0640 0.0280 0.4924   10       10.4924           1       100      F             | 
|    Res[6]              Rise  2.1960 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3960        | 
-------------------------------------------------------------


 Timing Path to Res[28] 
  
 Path Start Point : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[28]/D DLH_X1 Rise  2.1290 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[28]/Q DLH_X1 Rise  2.1950 0.0660 0.0290 0.972548 10       10.9725           1       100      F             | 
|    Res[28]              Rise  2.1950 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3950        | 
-------------------------------------------------------------


 Timing Path to Res[24] 
  
 Path Start Point : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[24]/D DLH_X1 Rise  2.1290 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[24]/Q DLH_X1 Rise  2.1950 0.0660 0.0290 1.20578  10       11.2058           1       100      F             | 
|    Res[24]              Rise  2.1950 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3950        | 
-------------------------------------------------------------


 Timing Path to Res[32] 
  
 Path Start Point : Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[32]/D DLH_X1 Rise  2.1290 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[32]/Q DLH_X1 Rise  2.1940 0.0650 0.0280 0.485231 10       10.4852           1       100      F             | 
|    Res[32]              Rise  2.1940 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3940        | 
-------------------------------------------------------------


 Timing Path to Res[31] 
  
 Path Start Point : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[31]/D DLH_X1 Rise  2.1290 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[31]/Q DLH_X1 Rise  2.1940 0.0650 0.0280 0.664782 10       10.6648           1       100      F             | 
|    Res[31]              Rise  2.1940 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3940        | 
-------------------------------------------------------------


 Timing Path to Res[29] 
  
 Path Start Point : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[29]/D DLH_X1 Rise  2.1280 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[29]/Q DLH_X1 Rise  2.1930 0.0650 0.0280 0.789308 10       10.7893           1       100      F             | 
|    Res[29]              Rise  2.1930 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3930        | 
-------------------------------------------------------------


 Timing Path to Res[27] 
  
 Path Start Point : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[27]/D DLH_X1 Rise  2.1280 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[27]/Q DLH_X1 Rise  2.1930 0.0650 0.0280 0.59853  10       10.5985           1       100      F             | 
|    Res[27]              Rise  2.1930 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3930        | 
-------------------------------------------------------------


 Timing Path to Res[52] 
  
 Path Start Point : Res_reg[52] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[52]/D DLH_X1 Rise  2.1260 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[52]/Q DLH_X1 Rise  2.1920 0.0660 0.0290 0.893257 10       10.8933           1       100      F             | 
|    Res[52]              Rise  2.1920 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[36] 
  
 Path Start Point : Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[36]/D DLH_X1 Rise  2.1270 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[36]/Q DLH_X1 Rise  2.1920 0.0650 0.0280 0.649469 10       10.6495           1       100      F             | 
|    Res[36]              Rise  2.1920 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[33] 
  
 Path Start Point : Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[33]/D DLH_X1 Rise  2.1270 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[33]/Q DLH_X1 Rise  2.1920 0.0650 0.0280 0.716435 10       10.7164           1       100      F             | 
|    Res[33]              Rise  2.1920 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : Res_reg[59] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[59]/D DLH_X2 Rise  2.1390 0.0000 0.0190          1.16101                                    F             | 
|    Res_reg[59]/Q DLH_X2 Rise  2.1920 0.0530 0.0170 0.631998 10      10.632            1       100      F             | 
|    Res[59]              Rise  2.1920 0.0000 0.0170          10                                         c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[46] 
  
 Path Start Point : Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[46]/D DLH_X1 Rise  2.1240 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[46]/Q DLH_X1 Rise  2.1910 0.0670 0.0300 1.29551  10       11.2955           1       100      F             | 
|    Res[46]              Rise  2.1910 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[48] 
  
 Path Start Point : Res_reg[48] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[48]/D DLH_X1 Rise  2.1260 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[48]/Q DLH_X1 Rise  2.1910 0.0650 0.0280 0.472824 10       10.4728           1       100      F             | 
|    Res[48]              Rise  2.1910 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[42] 
  
 Path Start Point : Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[42]/D DLH_X1 Rise  2.1260 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[42]/Q DLH_X1 Rise  2.1910 0.0650 0.0280 0.410712 10       10.4107           1       100      F             | 
|    Res[42]              Rise  2.1910 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[35] 
  
 Path Start Point : Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[35]/D DLH_X1 Rise  2.1260 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[35]/Q DLH_X1 Rise  2.1910 0.0650 0.0280 0.681645 10       10.6816           1       100      F             | 
|    Res[35]              Rise  2.1910 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[30] 
  
 Path Start Point : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[30]/D DLH_X1 Rise  2.1260 0.0000 0.0260          0.914139                                    F             | 
|    Res_reg[30]/Q DLH_X1 Rise  2.1910 0.0650 0.0280 0.594203 10       10.5942           1       100      F             | 
|    Res[30]              Rise  2.1910 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[34] 
  
 Path Start Point : Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[34]/D DLH_X1 Rise  2.1270 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[34]/Q DLH_X1 Rise  2.1910 0.0640 0.0270 0.281736 10       10.2817           1       100      F             | 
|    Res[34]              Rise  2.1910 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3910        | 
-------------------------------------------------------------


 Timing Path to Res[44] 
  
 Path Start Point : Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[44]/D DLH_X1 Rise  2.1240 0.0000 0.0260          0.914139                                    F             | 
|    Res_reg[44]/Q DLH_X1 Rise  2.1900 0.0660 0.0290 1.15996  10       11.16             1       100      F             | 
|    Res[44]              Rise  2.1900 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[43] 
  
 Path Start Point : Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[43]/D DLH_X1 Rise  2.1250 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[43]/Q DLH_X1 Rise  2.1900 0.0650 0.0280 0.609287 10       10.6093           1       100      F             | 
|    Res[43]              Rise  2.1900 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[40] 
  
 Path Start Point : Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[40]/D DLH_X1 Rise  2.1250 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[40]/Q DLH_X1 Rise  2.1900 0.0650 0.0280 0.683891 10       10.6839           1       100      F             | 
|    Res[40]              Rise  2.1900 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[37] 
  
 Path Start Point : Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[37]/D DLH_X1 Rise  2.1250 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[37]/Q DLH_X1 Rise  2.1900 0.0650 0.0280 0.789769 10       10.7898           1       100      F             | 
|    Res[37]              Rise  2.1900 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[41] 
  
 Path Start Point : Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[41]/D DLH_X1 Rise  2.1250 0.0000 0.0260          0.914139                                    F             | 
|    Res_reg[41]/Q DLH_X1 Rise  2.1890 0.0640 0.0280 0.515341 10       10.5153           1       100      F             | 
|    Res[41]              Rise  2.1890 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3890        | 
-------------------------------------------------------------


 Timing Path to Res[3] 
  
 Path Start Point : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[3]/D DLH_X1 Rise  2.1170 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[3]/Q DLH_X1 Rise  2.1830 0.0660 0.0290 1.00942  10       11.0094           1       100      F             | 
|    Res[3]              Rise  2.1830 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.155253 1.24879 1.40404           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[56]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[56] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097  46.2095           14      100                    | 
|    i_0_1_332/A1                                              NAND2_X1 Rise  2.1110 0.0040 0.0170          1.59903                                                   | 
|    i_0_1_332/ZN                                              NAND2_X1 Fall  2.1270 0.0160 0.0090 0.312079 1.67072  1.9828            1       100                    | 
|    i_0_1_331/A                                               OAI21_X1 Fall  2.1270 0.0000 0.0090          1.51857                                                   | 
|    i_0_1_331/ZN                                              OAI21_X1 Rise  2.1460 0.0190 0.0170 0.395413 0.914139 1.30955           1       100                    | 
|    Res_reg[56]/D                                             DLH_X1   Rise  2.1460 0.0000 0.0170          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[56]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[56]/G        DLH_X1    Rise  1.1490 0.0080 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1490 1.1490 | 
| time borrowed from endpoint              |  0.9840 2.1330 | 
| data required time                       |  2.1330        | 
|                                          |                | 
| data required time                       |  2.1330        | 
| data arrival time                        | -2.1460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0130        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0030 | 
| computed max time borrow          0.9870 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[39]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100                      1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160             1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                                       | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160                      5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090             0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090                      6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220             1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220                      5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150             5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150                      2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150             0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150                      5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110             1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110                      3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090             0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090                      2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110             0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110                      3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070             0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070                      2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100             0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                                       | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100                      3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100             0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100                      5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140             1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                                       | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140                      5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080             2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080                      5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090             1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                                       | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                                         A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090                      4.39563                                                   | 
| slo__c1/B                                                                                                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250             0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                                       | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360             1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                                         A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                                         A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                                       | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360                      4.33045                                                   | 
| i_0_0/A                                                                                                                                                                         | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250             0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                                         | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310             1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                                         A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                                         A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                                       | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310                      4.39563                                                   | 
| i_0_0/B                                                                                                                                                                         | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290             0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                                         | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300             1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                                         A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                                         A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                                       | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300                      3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090             0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090                      3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260             0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310             1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                                         A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                                         A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310                      4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                                   | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260             0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                                  | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300             0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                                         A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                                         A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                                       | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300                      4.33045                                                   | 
| i_0_0/A                                                                                                                                                                         | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290             0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                                         | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290                      4.33045                                                   | 
| i_0_1/A                                                                                                                                                                         | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280             0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                                         | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                                         A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                                         A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                                       | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280                      4.33045                                                   | 
| i_0_0/A                                                                                                                                                                         | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280             0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                                         | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                                       | 
| SUM                                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                                         A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                                         A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                                       | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280                      4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270             0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                                       | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                                         A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                                       | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                                       | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                                       | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270                      3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080             0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080                      6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160             0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160                      6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180             0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180                      5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090             0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090                      5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090             1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090                      6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100             1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100                      2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100             0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100                      3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100             0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100                      2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120             0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120                      2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150             0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150                      5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350             5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350                      6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100             0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100                      5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160             0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160                      3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130             0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130                      5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200             3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200                      5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120             1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120                      6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150             1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150                      3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150             0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150                      4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140             1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                                       | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                                       | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140                      5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390             1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390                      3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180             0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180                      6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230             1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230                      3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100             0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100                      2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110             0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110                      5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100             0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100                      10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140             0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140                      11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060             5.18478  16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060                      10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170             8.89977  37.3097  46.2095           14      100                    | 
|    i_0_1_118/A1                                              NAND2_X2 Rise  2.1090 0.0020 0.0170                      3.0531                                                    | 
|    i_0_1_118/ZN                                              NAND2_X2 Fall  2.1230 0.0140 0.0100             0.714911 1.67072  2.38563           1       100                    | 
|    i_0_1_117/A                                               OAI21_X1 Fall  2.1230 0.0000 0.0100                      1.51857                                                   | 
|    i_0_1_117/ZN                                              OAI21_X1 Rise  2.1430 0.0200 0.0180             0.659853 0.914139 1.57399           1       100                    | 
|    Res_reg[39]/D                                             DLH_X1   Rise  2.1440 0.0010 0.0180    0.0010            0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[39]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[39]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9840 2.1320 | 
| data required time                       |  2.1320        | 
|                                          |                | 
| data required time                       |  2.1320        | 
| data arrival time                        | -2.1440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0120        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097  46.2095           14      100                    | 
|    i_0_1_326/A1                                              NAND2_X2 Rise  2.1100 0.0030 0.0170          3.0531                                                    | 
|    i_0_1_326/ZN                                              NAND2_X2 Fall  2.1240 0.0140 0.0080 0.771497 1.67072  2.44221           1       100                    | 
|    i_0_1_325/A                                               OAI21_X1 Fall  2.1240 0.0000 0.0080          1.51857                                                   | 
|    i_0_1_325/ZN                                              OAI21_X1 Rise  2.1440 0.0200 0.0180 0.80471  0.914139 1.71885           1       100                    | 
|    Res_reg[54]/D                                             DLH_X1   Rise  2.1440 0.0000 0.0180          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[54]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9840 2.1320 | 
| data required time                       |  2.1320        | 
|                                          |                | 
| data required time                       |  2.1320        | 
| data arrival time                        | -2.1440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0120        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0030 | 
| computed max time borrow          0.9870 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[55]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[55] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097  46.2095           14      100                    | 
|    i_0_1_15/B1                                               AOI22_X2 Rise  2.1100 0.0030 0.0170          2.98758                                                   | 
|    i_0_1_15/ZN                                               AOI22_X2 Fall  2.1320 0.0220 0.0140 0.175136 3.25089  3.42603           1       100                    | 
|    opt_ipo_c1804/A                                           INV_X2   Fall  2.1320 0.0000 0.0140          2.94332                                                   | 
|    opt_ipo_c1804/ZN                                          INV_X2   Rise  2.1440 0.0120 0.0060 0.599068 0.914139 1.51321           1       100                    | 
|    Res_reg[55]/D                                             DLH_X1   Rise  2.1440 0.0000 0.0060          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[55]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[55]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9840 2.1320 | 
| data required time                       |  2.1320        | 
|                                          |                | 
| data required time                       |  2.1320        | 
| data arrival time                        | -2.1440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0120        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0060 | 
| computed max time borrow          0.9900 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[63]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[63] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                    F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904 10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                          | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                  | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553 6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                  | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487 14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                  | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732 18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                   | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843 6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                  | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859 13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                   | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992 5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                  | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003 6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                   | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531  3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                  | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531  3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                          | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                   | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497 6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                  | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699 14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                          | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                  | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843 8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                  | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213 10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                          | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                            A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                  | 
| slo__c1/B                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045 4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011 9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                            A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                            A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                          | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045 4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845 7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                            A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                            A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                          | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                  | 
| i_0_0/B                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446 6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384  6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                            A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                            A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                          | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                  | 
| CLOCK_slo__sro_c14/A                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378 4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                  | 
| CLOCK_slo__sro_c15/A                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446 6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913  7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                            A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                            A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                          | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                  | 
| slo__mro_c2/A                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446 6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                     | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797 6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                            A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                            A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                          | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446 6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508 5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                            A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                            A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                          | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508 6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                            A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                            A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                          | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                  | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984   5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                          | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                            A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                          | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                          | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                          | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                  | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369 8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                  | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232 8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                  | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497 6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                  | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262 8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                  | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131 9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                  | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531  4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                  | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079 3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                  | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595 4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                  | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778  3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                   | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188 6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                  | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629 18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                  | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306 7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                  | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983 7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                  | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554   8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                  | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692 24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                  | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958 16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                  | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343 12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                  | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045 4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                  | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122 8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                          | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                          | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                  | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589  4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                   | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337 7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                  | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223 12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                  | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089 3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                  | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497 6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                  | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107 12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                     | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388 37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                  | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326 21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                     | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097 46.2095           14      100                    | 
|    i_0_1_150/A1                                              NAND2_X1 Rise  2.1100 0.0030 0.0170          1.59903                                                  | 
|    i_0_1_150/ZN                                              NAND2_X1 Fall  2.1280 0.0180 0.0110 1.24977  1.59903 2.8488            1       100                    | 
|    slo__mro_c627/A1                                          NAND2_X1 Fall  2.1280 0.0000 0.0110          1.5292                                                   | 
|    slo__mro_c627/ZN                                          NAND2_X1 Rise  2.1440 0.0160 0.0100 0.620299 1.16101 1.78131           1       100                    | 
|    Res_reg[63]/D                                             DLH_X2   Rise  2.1440 0.0000 0.0100          1.16101                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[63]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[63]/G        DLH_X2    Rise  1.1480 0.0070 0.0590                      0.987008                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9840 2.1320 | 
| data required time                       |  2.1320        | 
|                                          |                | 
| data required time                       |  2.1320        | 
| data arrival time                        | -2.1440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0120        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0020 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[51]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[51] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_451/A                                    INV_X2   Rise  1.6870 0.0000 0.0160          3.25089                                                   | 
|    thirdStage/i_0/i_451/ZN                                   INV_X2   Fall  1.6960 0.0090 0.0060 0.261509 3.45099  3.7125            1       100                    | 
|    thirdStage/i_0/i_51/A2                                    NAND2_X2 Fall  1.6960 0.0000 0.0060          3.14281                                                   | 
|    thirdStage/i_0/i_51/ZN                                    NAND2_X2 Rise  1.7190 0.0230 0.0160 0.658107 8.78725  9.44536           4       100                    | 
|    thirdStage/i_0/i_45/B1                                    AOI21_X1 Rise  1.7190 0.0000 0.0160          1.647                                                     | 
|    thirdStage/i_0/i_45/ZN                                    AOI21_X1 Fall  1.7420 0.0230 0.0140 0.380083 4.33045  4.71054           1       100                    | 
|    thirdStage/i_0/i_38/A                                     XOR2_X2  Fall  1.7420 0.0000 0.0140          4.23511                                                   | 
|    thirdStage/i_0/i_38/Z                                     XOR2_X2  Fall  1.8070 0.0650 0.0230 3.92083  12.9586  16.8794           4       100                    | 
|    thirdStage/i_0/Res_out[38]                                         Fall  1.8070 0.0000                                                                           | 
|    thirdStage/Res_out[38]                                             Fall  1.8070 0.0000                                                                           | 
|    i_0_0/Res_imm[38]                                                  Fall  1.8070 0.0000                                                                           | 
|    i_0_0/i_156/A2                                            NOR3_X4  Fall  1.8080 0.0010 0.0230          5.43031                                                   | 
|    i_0_0/i_156/ZN                                            NOR3_X4  Rise  1.8590 0.0510 0.0270 1.32709  4.85187  6.17896           2       100                    | 
|    i_0_0/slo__xsl_c499/A1                                    AND2_X4  Rise  1.8590 0.0000 0.0270          3.19535                                                   | 
|    i_0_0/slo__xsl_c499/ZN                                    AND2_X4  Rise  1.8930 0.0340 0.0080 0.947973 4.78535  5.73333           2       100                    | 
|    i_0_0/i_191/A1                                            AND3_X4  Rise  1.8930 0.0000 0.0080          3.08512                                                   | 
|    i_0_0/i_191/ZN                                            AND3_X4  Rise  1.9410 0.0480 0.0180 5.11989  15.9799  21.0998           8       100                    | 
|    i_0_0/sgo__sro_c303/A1                                    NAND2_X4 Rise  1.9420 0.0010 0.0180          5.95497                                                   | 
|    i_0_0/sgo__sro_c303/ZN                                    NAND2_X4 Fall  1.9570 0.0150 0.0090 0.628874 6.25843  6.8873            1       100                    | 
|    i_0_0/sgo__c47/A                                          INV_X4   Fall  1.9570 0.0000 0.0090          5.70005                                                   | 
|    i_0_0/sgo__c47/ZN                                         INV_X4   Rise  1.9790 0.0220 0.0150 5.31364  15.5657  20.8793           9       100                    | 
|    i_0_0/i_213/A1                                            NAND4_X1 Rise  1.9810 0.0020 0.0150          1.52136                                                   | 
|    i_0_0/i_213/ZN                                            NAND4_X1 Fall  2.0150 0.0340 0.0240 0.534471 3.37708  3.91155           2       100                    | 
|    i_0_0/i_212/A                                             INV_X1   Fall  2.0150 0.0000 0.0240          1.54936                                                   | 
|    i_0_0/i_212/ZN                                            INV_X1   Rise  2.0340 0.0190 0.0100 0.196609 1.62635  1.82296           1       100                    | 
|    i_0_0/i_211/A                                             AOI21_X1 Rise  2.0340 0.0000 0.0100          1.62635                                                   | 
|    i_0_0/i_211/ZN                                            AOI21_X1 Fall  2.0480 0.0140 0.0100 1.36664  1.62303  2.98968           1       100                    | 
|    i_0_0/p_0[51]                                                      Fall  2.0480 0.0000                                                                           | 
|    i_0_1_265/B2                                              AOI22_X1 Fall  2.0480 0.0000 0.0100          1.52031                                                   | 
|    i_0_1_265/ZN                                              AOI22_X1 Rise  2.0960 0.0480 0.0260 0.346117 1.70023  2.04635           1       100                    | 
|    i_0_1_267/A                                               INV_X1   Rise  2.0960 0.0000 0.0260          1.70023                                                   | 
|    i_0_1_267/ZN                                              INV_X1   Fall  2.1040 0.0080 0.0070 0.376391 0.914139 1.29053           1       100                    | 
|    Res_reg[51]/D                                             DLH_X1   Fall  2.1040 0.0000 0.0070          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[51]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[51]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9440 2.0920 | 
| data required time                       |  2.0920        | 
|                                          |                | 
| data required time                       |  2.0920        | 
| data arrival time                        | -2.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0120        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9440 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9440 | 
| actual time borrow                0.9440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9440 | 
--------------------------------------------


 Timing Path to Res_reg[57]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[57] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/i_154/A1                                   NAND2_X2 Rise  1.7400 0.0010 0.0200          3.0531                                                    | 
|    thirdStage/i_0/i_154/ZN                                   NAND2_X2 Fall  1.7610 0.0210 0.0120 1.15197  6.10621  7.25818           2       100                    | 
|    thirdStage/i_0/i_153/A1                                   NAND2_X2 Fall  1.7610 0.0000 0.0120          2.92718                                                   | 
|    thirdStage/i_0/i_153/ZN                                   NAND2_X2 Rise  1.7780 0.0170 0.0120 0.827287 3.29926  4.12655           2       100                    | 
|    thirdStage/i_0/i_152/A                                    INV_X1   Rise  1.7780 0.0000 0.0120          1.70023                                                   | 
|    thirdStage/i_0/i_152/ZN                                   INV_X1   Fall  1.7890 0.0110 0.0060 0.37849  3.0531   3.43159           1       100                    | 
|    thirdStage/i_0/i_151/A1                                   NAND2_X2 Fall  1.7890 0.0000 0.0060          2.92718                                                   | 
|    thirdStage/i_0/i_151/ZN                                   NAND2_X2 Rise  1.8050 0.0160 0.0120 0.753046 4.63432  5.38737           2       100                    | 
|    thirdStage/i_0/slo__mro_c707/A1                           AND2_X2  Rise  1.8050 0.0000 0.0120          1.65652                                                   | 
|    thirdStage/i_0/slo__mro_c707/ZN                           AND2_X2  Rise  1.8400 0.0350 0.0120 0.455136 6.35155  6.80669           1       100                    | 
|    thirdStage/i_0/slo__mro_c708/B1                           OAI21_X4 Rise  1.8400 0.0000 0.0120          6.35155                                                   | 
|    thirdStage/i_0/slo__mro_c708/ZN                           OAI21_X4 Fall  1.8610 0.0210 0.0150 1.90826  16.1751  18.0834           4       100                    | 
|    thirdStage/i_0/Res_out[52]                                         Fall  1.8610 0.0000                                                                           | 
|    thirdStage/Res_out[52]                                             Fall  1.8610 0.0000                                                                           | 
|    i_0_0/Res_imm[52]                                                  Fall  1.8610 0.0000                                                                           | 
|    i_0_0/i_222/A                                             INV_X4   Fall  1.8610 0.0000 0.0150          5.70005                                                   | 
|    i_0_0/i_222/ZN                                            INV_X4   Rise  1.8800 0.0190 0.0110 1.16623  10.606   11.7722           3       100                    | 
|    i_0_0/i_231/A2                                            NAND2_X4 Rise  1.8800 0.0000 0.0110          6.20185                                                   | 
|    i_0_0/i_231/ZN                                            NAND2_X4 Fall  1.8960 0.0160 0.0110 0.74157  8.48753  9.2291            2       100                    | 
|    i_0_0/CLOCK_slo__c884/A1                                  NOR2_X4  Fall  1.8960 0.0000 0.0110          5.59465                                                   | 
|    i_0_0/CLOCK_slo__c884/ZN                                  NOR2_X4  Rise  1.9250 0.0290 0.0200 1.21435  9.52584  10.7402           2       100                    | 
|    i_0_0/CLOCK_slo__sro_c776/A1                              NAND3_X4 Rise  1.9250 0.0000 0.0200          6.25103                                                   | 
|    i_0_0/CLOCK_slo__sro_c776/ZN                              NAND3_X4 Fall  1.9610 0.0360 0.0230 2.64817  22.8765  25.5247           6       100                    | 
|    i_0_0/i_248/A1                                            NOR3_X4  Fall  1.9620 0.0010 0.0230          5.11236                                                   | 
|    i_0_0/i_248/ZN                                            NOR3_X4  Rise  1.9930 0.0310 0.0200 0.63401  1.55093  2.18494           1       100                    | 
|    i_0_0/slo__xsl_c411/A1                                    AND4_X2  Rise  1.9930 0.0000 0.0200          1.54794                                                   | 
|    i_0_0/slo__xsl_c411/ZN                                    AND4_X2  Rise  2.0480 0.0550 0.0150 0.856411 4.99354  5.84995           2       100                    | 
|    i_0_0/slo__sro_c617/A1                                    NOR2_X2  Rise  2.0480 0.0000 0.0150          3.29331                                                   | 
|    i_0_0/slo__sro_c617/ZN                                    NOR2_X2  Fall  2.0590 0.0110 0.0070 1.90012  2.98758  4.8877            1       100                    | 
|    i_0_0/p_0[57]                                                      Fall  2.0590 0.0000                                                                           | 
|    i_0_1_268/B1                                              AOI22_X2 Fall  2.0590 0.0000 0.0070          2.93437                                                   | 
|    i_0_1_268/ZN                                              AOI22_X2 Rise  2.0960 0.0370 0.0220 0.39425  1.70023  2.09448           1       100                    | 
|    i_0_1_269/A                                               INV_X1   Rise  2.0960 0.0000 0.0220          1.70023                                                   | 
|    i_0_1_269/ZN                                              INV_X1   Fall  2.1040 0.0080 0.0060 0.484876 0.914139 1.39902           1       100                    | 
|    Res_reg[57]/D                                             DLH_X1   Fall  2.1040 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[57]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[57]/G        DLH_X1    Rise  1.1490 0.0080 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1490 1.1490 | 
| time borrowed from endpoint              |  0.9440 2.0930 | 
| data required time                       |  2.0930        | 
|                                          |                | 
| data required time                       |  2.0930        | 
| data arrival time                        | -2.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0110        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9440 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9440 | 
| actual time borrow                0.9440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9440 | 
--------------------------------------------


 Timing Path to Res_reg[62]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[62] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    slo__xsl_c417/A                                           INV_X4   Rise  2.0380 0.0000 0.0110          6.25843                                                   | 
|    slo__xsl_c417/ZN                                          INV_X4   Fall  2.0520 0.0140 0.0080 4.50525  18.252   22.7573           7       100                    | 
|    i_0_1_274/B2                                              AOI22_X2 Fall  2.0530 0.0010 0.0080          3.23306                                                   | 
|    i_0_1_274/ZN                                              AOI22_X2 Rise  2.0950 0.0420 0.0210 0.167423 1.70023  1.86765           1       100                    | 
|    i_0_1_275/A                                               INV_X1   Rise  2.0950 0.0000 0.0210          1.70023                                                   | 
|    i_0_1_275/ZN                                              INV_X1   Fall  2.1030 0.0080 0.0060 0.29786  0.914139 1.212             1       100                    | 
|    Res_reg[62]/D                                             DLH_X1   Fall  2.1030 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[62]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[62]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9440 2.0920 | 
| data required time                       |  2.0920        | 
|                                          |                | 
| data required time                       |  2.0920        | 
| data arrival time                        | -2.1030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0110        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9440 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9440 | 
| actual time borrow                0.9440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9440 | 
--------------------------------------------


 Timing Path to Res_reg[53]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[53] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_451/A                                    INV_X2   Rise  1.6870 0.0000 0.0160          3.25089                                                   | 
|    thirdStage/i_0/i_451/ZN                                   INV_X2   Fall  1.6960 0.0090 0.0060 0.261509 3.45099  3.7125            1       100                    | 
|    thirdStage/i_0/i_51/A2                                    NAND2_X2 Fall  1.6960 0.0000 0.0060          3.14281                                                   | 
|    thirdStage/i_0/i_51/ZN                                    NAND2_X2 Rise  1.7190 0.0230 0.0160 0.658107 8.78725  9.44536           4       100                    | 
|    thirdStage/i_0/i_45/B1                                    AOI21_X1 Rise  1.7190 0.0000 0.0160          1.647                                                     | 
|    thirdStage/i_0/i_45/ZN                                    AOI21_X1 Fall  1.7420 0.0230 0.0140 0.380083 4.33045  4.71054           1       100                    | 
|    thirdStage/i_0/i_38/A                                     XOR2_X2  Fall  1.7420 0.0000 0.0140          4.23511                                                   | 
|    thirdStage/i_0/i_38/Z                                     XOR2_X2  Fall  1.8070 0.0650 0.0230 3.92083  12.9586  16.8794           4       100                    | 
|    thirdStage/i_0/Res_out[38]                                         Fall  1.8070 0.0000                                                                           | 
|    thirdStage/Res_out[38]                                             Fall  1.8070 0.0000                                                                           | 
|    i_0_0/Res_imm[38]                                                  Fall  1.8070 0.0000                                                                           | 
|    i_0_0/i_156/A2                                            NOR3_X4  Fall  1.8080 0.0010 0.0230          5.43031                                                   | 
|    i_0_0/i_156/ZN                                            NOR3_X4  Rise  1.8590 0.0510 0.0270 1.32709  4.85187  6.17896           2       100                    | 
|    i_0_0/slo__xsl_c499/A1                                    AND2_X4  Rise  1.8590 0.0000 0.0270          3.19535                                                   | 
|    i_0_0/slo__xsl_c499/ZN                                    AND2_X4  Rise  1.8930 0.0340 0.0080 0.947973 4.78535  5.73333           2       100                    | 
|    i_0_0/i_191/A1                                            AND3_X4  Rise  1.8930 0.0000 0.0080          3.08512                                                   | 
|    i_0_0/i_191/ZN                                            AND3_X4  Rise  1.9410 0.0480 0.0180 5.11989  15.9799  21.0998           8       100                    | 
|    i_0_0/sgo__sro_c303/A1                                    NAND2_X4 Rise  1.9420 0.0010 0.0180          5.95497                                                   | 
|    i_0_0/sgo__sro_c303/ZN                                    NAND2_X4 Fall  1.9570 0.0150 0.0090 0.628874 6.25843  6.8873            1       100                    | 
|    i_0_0/sgo__c47/A                                          INV_X4   Fall  1.9570 0.0000 0.0090          5.70005                                                   | 
|    i_0_0/sgo__c47/ZN                                         INV_X4   Rise  1.9790 0.0220 0.0150 5.31364  15.5657  20.8793           9       100                    | 
|    i_0_0/i_226/A4                                            AND4_X4  Rise  1.9810 0.0020 0.0150          3.76618                                                   | 
|    i_0_0/i_226/ZN                                            AND4_X4  Rise  2.0320 0.0510 0.0100 0.779276 2.9778   3.75708           1       100                    | 
|    i_0_0/i_225/A1                                            NAND3_X2 Rise  2.0320 0.0000 0.0100          2.9778                                                    | 
|    i_0_0/i_225/ZN                                            NAND3_X2 Fall  2.0520 0.0200 0.0130 1.21186  3.32326  4.53513           2       100                    | 
|    i_0_0/i_224/A                                             INV_X1   Fall  2.0520 0.0000 0.0130          1.54936                                                   | 
|    i_0_0/i_224/ZN                                            INV_X1   Rise  2.0680 0.0160 0.0090 0.345296 1.71447  2.05977           1       100                    | 
|    i_0_0/slo__sro_c487/A1                                    NOR2_X1  Rise  2.0680 0.0000 0.0090          1.71447                                                   | 
|    i_0_0/slo__sro_c487/ZN                                    NOR2_X1  Fall  2.0770 0.0090 0.0060 0.358407 1.70023  2.05864           1       100                    | 
|    i_0_0/p_0[53]                                                      Fall  2.0770 0.0000                                                                           | 
|    i_0_1_324/A                                               INV_X1   Fall  2.0770 0.0000 0.0060          1.54936                                                   | 
|    i_0_1_324/ZN                                              INV_X1   Rise  2.0890 0.0120 0.0070 0.205359 1.66205  1.86741           1       100                    | 
|    i_0_1_322/B1                                              OAI21_X1 Rise  2.0890 0.0000 0.0070          1.66205                                                   | 
|    i_0_1_322/ZN                                              OAI21_X1 Fall  2.1010 0.0120 0.0100 0.497443 0.914139 1.41158           1       100                    | 
|    Res_reg[53]/D                                             DLH_X1   Fall  2.1010 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[53]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[53]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9420 2.0900 | 
| data required time                       |  2.0900        | 
|                                          |                | 
| data required time                       |  2.0900        | 
| data arrival time                        | -2.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0110        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[38]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100           1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689   8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                            | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160           5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143  6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090           6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684   13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220           5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468   13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150           2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277  6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150           5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933   11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110           3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327  4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090           2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985  6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110           3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142  3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070           2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102   3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                            | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100           3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012  5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100           5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644   13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                            | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140           5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269    6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080           5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786   8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                            | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                              A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090           4.39563                                                   | 
| slo__c1/B                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685  4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072   8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                              A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                              A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360           4.33045                                                   | 
| i_0_0/A                                                                                                                                                              | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613  4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                              | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252   6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                              A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                              A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310           4.39563                                                   | 
| i_0_0/B                                                                                                                                                              | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106  5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                              | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848   4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                              A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                              A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300           3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064  4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090           3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515  5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292   5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                              A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                              A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                            | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310           4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                        | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286  5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696  6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                              A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                              A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300           4.33045                                                   | 
| i_0_0/A                                                                                                                                                              | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488  5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                              | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290           4.33045                                                   | 
| i_0_1/A                                                                                                                                                              | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373  5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                              | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                              A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                              A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                            | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280           4.33045                                                   | 
| i_0_0/A                                                                                                                                                              | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527  5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                              | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                            | 
| SUM                                                                                                                                                                  | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                              A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                              A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                            | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280           4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533  4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                            | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                              A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                            | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                            | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                            | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270           3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423   7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080           6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235  8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160           6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264  5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180           5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774   7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090           5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524   7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090           6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999   3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100           2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117  3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100           3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754  3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100           2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009  2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120           2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627  6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150           5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301   13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350           6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504  6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100           5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092  6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160           3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517  7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130           5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671   21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200           5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435   15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120           6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327   10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150           3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952  4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150           4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831   7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                            | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                            | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140           5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895    3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390           3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829  6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180           6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368   11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230           3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799   3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100           2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529   5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110           5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931  11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100           10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825  37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140           11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478   16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060           10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977   37.3097  46.2095           14      100                    | 
|    i_0_1_146/A1                                              NAND2_X2 Rise  2.1090 0.0020 0.0170           3.0531                                                    | 
|    i_0_1_146/ZN                                              NAND2_X2 Fall  2.1240 0.0150 0.0120 0.0898285 3.18072  3.27055           1       100                    | 
|    i_0_1_145/A                                               OAI21_X2 Fall  2.1240 0.0000 0.0120           2.88084                                                   | 
|    i_0_1_145/ZN                                              OAI21_X2 Rise  2.1430 0.0190 0.0130 0.177844  0.914139 1.09198           1       100                    | 
|    Res_reg[38]/D                                             DLH_X1   Rise  2.1430 0.0000 0.0130           0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[38]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[38]/G        DLH_X1    Rise  1.1490 0.0080 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1490 1.1490 | 
| time borrowed from endpoint              |  0.9840 2.1330 | 
| data required time                       |  2.1330        | 
|                                          |                | 
| data required time                       |  2.1330        | 
| data arrival time                        | -2.1430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0100        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                   | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326  21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                      | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097  46.2095           14      100                    | 
|    i_0_1_346/A1                                              NAND2_X1 Rise  2.1100 0.0030 0.0170          1.59903                                                   | 
|    i_0_1_346/ZN                                              NAND2_X1 Fall  2.1260 0.0160 0.0090 0.396359 1.6642   2.06056           1       100                    | 
|    i_0_1_344/A2                                              NAND2_X1 Fall  2.1260 0.0000 0.0090          1.50228                                                   | 
|    i_0_1_344/ZN                                              NAND2_X1 Rise  2.1420 0.0160 0.0090 0.388687 0.914139 1.30283           1       100                    | 
|    Res_reg[61]/D                                             DLH_X1   Rise  2.1420 0.0000 0.0090          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[61]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9840 2.1320 | 
| data required time                       |  2.1320        | 
|                                          |                | 
| data required time                       |  2.1320        | 
| data arrival time                        | -2.1420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0100        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0050 | 
| computed max time borrow          0.9890 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[59]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[59] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                    F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904 10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                          | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                  | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553 6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                  | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487 14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                  | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732 18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                   | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843 6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                  | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859 13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                   | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992 5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                  | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003 6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                   | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531  3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                  | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531  3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                          | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                   | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497 6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                  | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699 14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                          | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                  | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843 8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                  | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213 10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                          | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                            A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                  | 
| slo__c1/B                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045 4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                          | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011 9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                            A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                            A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                          | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045 4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845 7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                            A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                            A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                          | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                  | 
| i_0_0/B                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446 6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384  6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                            A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                            A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                          | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                  | 
| CLOCK_slo__sro_c14/A                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378 4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                  | 
| CLOCK_slo__sro_c15/A                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446 6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                              | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913  7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                            A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                            A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                          | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                  | 
| slo__mro_c2/A                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446 6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                     | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797 6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                            A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                            A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                          | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446 6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                  | 
| i_0_1/A                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508 5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                            | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                            A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                            A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                          | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                  | 
| i_0_0/A                                                                                                                                                            | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508 6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                            | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                          | 
| SUM                                                                                                                                                                | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                            A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                            A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                          | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                  | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984   5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                          | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                            A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                          | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                          | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                          | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                  | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369 8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                  | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232 8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                  | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497 6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                  | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262 8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                  | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131 9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                  | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531  4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                  | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079 3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                  | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595 4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                  | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778  3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                   | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188 6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                  | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629 18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                  | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306 7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                  | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983 7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                  | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554   8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                  | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692 24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                  | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958 16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                  | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343 12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                  | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045 4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                  | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122 8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                          | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                          | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                  | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589  4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                   | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337 7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                  | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223 12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                  | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089 3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                  | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497 6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                  | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107 12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                     | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388 37.9126           2       100                    | 
|    CLOCK_slo__c2764/A                                        INV_X8   Rise  2.0750 0.0010 0.0140          11.8107                                                  | 
|    CLOCK_slo__c2764/ZN                                       INV_X8   Fall  2.0860 0.0110 0.0060 5.18478  16.7326 21.9174           3       100                    | 
|    opt_ipo_c1812/A                                           INV_X8   Fall  2.0860 0.0000 0.0060          10.8                                                     | 
|    opt_ipo_c1812/ZN                                          INV_X8   Rise  2.1070 0.0210 0.0170 8.89977  37.3097 46.2095           14      100                    | 
|    i_0_1_359/A1                                              NAND2_X2 Rise  2.1100 0.0030 0.0170          3.0531                                                   | 
|    i_0_1_359/ZN                                              NAND2_X2 Fall  2.1230 0.0130 0.0070 0.322695 1.67072 1.99341           1       100                    | 
|    i_0_1_358/A                                               OAI21_X1 Fall  2.1230 0.0000 0.0070          1.51857                                                  | 
|    i_0_1_358/ZN                                              OAI21_X1 Rise  2.1420 0.0190 0.0190 0.628777 1.16101 1.78978           1       100                    | 
|    Res_reg[59]/D                                             DLH_X2   Rise  2.1420 0.0000 0.0190          1.16101                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[59]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[59]/G        DLH_X2    Rise  1.1490 0.0080 0.0590                      0.987008                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1490 1.1490 | 
| time borrowed from endpoint              |  0.9840 2.1330 | 
| data required time                       |  2.1330        | 
|                                          |                | 
| data required time                       |  2.1330        | 
| data arrival time                        | -2.1420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0090        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[60]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[60] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/i_133/A1                                   NAND2_X2 Rise  1.7410 0.0020 0.0200          3.0531                                                    | 
|    thirdStage/i_0/i_133/ZN                                   NAND2_X2 Fall  1.7640 0.0230 0.0130 0.482942 9.12406  9.607             3       100                    | 
|    thirdStage/i_0/i_75/B1                                    AOI21_X1 Fall  1.7640 0.0000 0.0130          1.44682                                                   | 
|    thirdStage/i_0/i_75/ZN                                    AOI21_X1 Rise  1.7930 0.0290 0.0220 0.226315 1.66205  1.88837           1       100                    | 
|    thirdStage/i_0/i_74/B1                                    OAI21_X1 Rise  1.7930 0.0000 0.0220          1.66205                                                   | 
|    thirdStage/i_0/i_74/ZN                                    OAI21_X1 Fall  1.8110 0.0180 0.0110 0.549489 1.6642   2.21369           1       100                    | 
|    thirdStage/i_0/i_71/A2                                    NAND2_X1 Fall  1.8110 0.0000 0.0110          1.50228                                                   | 
|    thirdStage/i_0/i_71/ZN                                    NAND2_X1 Rise  1.8420 0.0310 0.0210 0.738868 6.25843  6.99729           1       100                    | 
|    thirdStage/i_0/i_70/A                                     INV_X4   Rise  1.8420 0.0000 0.0210          6.25843                                                   | 
|    thirdStage/i_0/i_70/ZN                                    INV_X4   Fall  1.8570 0.0150 0.0090 2.62988  14.1466  16.7765           5       100                    | 
|    thirdStage/i_0/Res_out[46]                                         Fall  1.8570 0.0000                                                                           | 
|    thirdStage/Res_out[46]                                             Fall  1.8570 0.0000                                                                           | 
|    i_0_0/Res_imm[46]                                                  Fall  1.8570 0.0000                                                                           | 
|    i_0_0/i_193/A                                             INV_X1   Fall  1.8570 0.0000 0.0090          1.54936                                                   | 
|    i_0_0/i_193/ZN                                            INV_X1   Rise  1.8790 0.0220 0.0150 0.282084 5.18084  5.46292           2       100                    | 
|    i_0_0/i_235/A3                                            AND3_X4  Rise  1.8790 0.0000 0.0150          3.58181                                                   | 
|    i_0_0/i_235/ZN                                            AND3_X4  Rise  1.9280 0.0490 0.0150 4.0357   12.1277  16.1634           5       100                    | 
|    i_0_0/i_236/A1                                            AND2_X2  Rise  1.9280 0.0000 0.0150          1.65652                                                   | 
|    i_0_0/i_236/ZN                                            AND2_X2  Rise  1.9670 0.0390 0.0140 1.10753  7.36678  8.47431           5       100                    | 
|    i_0_0/i_270/A4                                            AND4_X2  Rise  1.9670 0.0000 0.0140          1.68458                                                   | 
|    i_0_0/i_270/ZN                                            AND4_X2  Rise  2.0290 0.0620 0.0160 2.41919  5.07651  7.4957            2       100                    | 
|    i_0_0/CLOCK_slo__sro_c833/A2                              AOI22_X2 Rise  2.0290 0.0000 0.0160          3.47748                                                   | 
|    i_0_0/CLOCK_slo__sro_c833/ZN                              AOI22_X2 Fall  2.0470 0.0180 0.0170 0.64213  3.43729  4.07942           1       100                    | 
|    i_0_0/p_0[60]                                                      Fall  2.0470 0.0000                                                                           | 
|    i_0_1_270/B2                                              AOI22_X2 Fall  2.0470 0.0000 0.0170          3.23306                                                   | 
|    i_0_1_270/ZN                                              AOI22_X2 Rise  2.0930 0.0460 0.0220 0.257764 1.70023  1.95799           1       100                    | 
|    opt_ipo_c1826/A                                           INV_X1   Rise  2.0930 0.0000 0.0220          1.70023                                                   | 
|    opt_ipo_c1826/ZN                                          INV_X1   Fall  2.1010 0.0080 0.0060 0.294882 0.914139 1.20902           1       100                    | 
|    Res_reg[60]/D                                             DLH_X1   Fall  2.1010 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[60]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[60]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9440 2.0920 | 
| data required time                       |  2.0920        | 
|                                          |                | 
| data required time                       |  2.0920        | 
| data arrival time                        | -2.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0090        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9440 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9440 | 
| actual time borrow                0.9440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9440 | 
--------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_96/B1                                               OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_96/ZN                                               OAI22_X1 Fall  2.0960 0.0210 0.0100 0.534699 0.914139 1.44884           1       100                    | 
|    Res_reg[31]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[31]/G        DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0090        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[50]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[50] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_451/A                                    INV_X2   Rise  1.6870 0.0000 0.0160          3.25089                                                   | 
|    thirdStage/i_0/i_451/ZN                                   INV_X2   Fall  1.6960 0.0090 0.0060 0.261509 3.45099  3.7125            1       100                    | 
|    thirdStage/i_0/i_51/A2                                    NAND2_X2 Fall  1.6960 0.0000 0.0060          3.14281                                                   | 
|    thirdStage/i_0/i_51/ZN                                    NAND2_X2 Rise  1.7190 0.0230 0.0160 0.658107 8.78725  9.44536           4       100                    | 
|    thirdStage/i_0/i_45/B1                                    AOI21_X1 Rise  1.7190 0.0000 0.0160          1.647                                                     | 
|    thirdStage/i_0/i_45/ZN                                    AOI21_X1 Fall  1.7420 0.0230 0.0140 0.380083 4.33045  4.71054           1       100                    | 
|    thirdStage/i_0/i_38/A                                     XOR2_X2  Fall  1.7420 0.0000 0.0140          4.23511                                                   | 
|    thirdStage/i_0/i_38/Z                                     XOR2_X2  Fall  1.8070 0.0650 0.0230 3.92083  12.9586  16.8794           4       100                    | 
|    thirdStage/i_0/Res_out[38]                                         Fall  1.8070 0.0000                                                                           | 
|    thirdStage/Res_out[38]                                             Fall  1.8070 0.0000                                                                           | 
|    i_0_0/Res_imm[38]                                                  Fall  1.8070 0.0000                                                                           | 
|    i_0_0/i_156/A2                                            NOR3_X4  Fall  1.8080 0.0010 0.0230          5.43031                                                   | 
|    i_0_0/i_156/ZN                                            NOR3_X4  Rise  1.8590 0.0510 0.0270 1.32709  4.85187  6.17896           2       100                    | 
|    i_0_0/i_184/A1                                            AND2_X2  Rise  1.8590 0.0000 0.0270          1.65652                                                   | 
|    i_0_0/i_184/ZN                                            AND2_X2  Rise  1.9010 0.0420 0.0140 1.45709  6.54962  8.00671           2       100                    | 
|    i_0_0/CLOCK_slo__sro_c747/A2                              NAND4_X2 Rise  1.9010 0.0000 0.0140          3.27481                                                   | 
|    i_0_0/CLOCK_slo__sro_c747/ZN                              NAND4_X2 Fall  1.9310 0.0300 0.0180 0.375118 3.36519  3.74031           1       100                    | 
|    i_0_0/i_196/A1                                            NOR3_X2  Fall  1.9310 0.0000 0.0180          2.64089                                                   | 
|    i_0_0/i_196/ZN                                            NOR3_X2  Rise  1.9700 0.0390 0.0290 0.334068 3.40189  3.73596           1       100                    | 
|    i_0_0/sgo__c11/A                                          BUF_X4   Rise  1.9700 0.0000 0.0290          3.40189                                                   | 
|    i_0_0/sgo__c11/Z                                          BUF_X4   Rise  1.9980 0.0280 0.0090 0.75428  9.22837  9.98265           3       100                    | 
|    i_0_0/sgo__sro_c281/A1                                    NAND2_X4 Rise  1.9980 0.0000 0.0090          5.95497                                                   | 
|    i_0_0/sgo__sro_c281/ZN                                    NAND2_X4 Fall  2.0090 0.0110 0.0060 0.394555 4.92774  5.3223            2       100                    | 
|    i_0_0/i_208/A                                             INV_X2   Fall  2.0090 0.0000 0.0060          2.94332                                                   | 
|    i_0_0/i_208/ZN                                            INV_X2   Rise  2.0190 0.0100 0.0060 0.856804 1.62635  2.48316           1       100                    | 
|    i_0_0/i_210/A                                             AOI21_X1 Rise  2.0190 0.0000 0.0060          1.62635                                                   | 
|    i_0_0/i_210/ZN                                            AOI21_X1 Fall  2.0330 0.0140 0.0120 0.783642 3.25089  4.03453           1       100                    | 
|    i_0_0/p_0[50]                                                      Fall  2.0330 0.0000                                                                           | 
|    sgo__sro_c38/A                                            INV_X2   Fall  2.0330 0.0000 0.0120          2.94332                                                   | 
|    sgo__sro_c38/ZN                                           INV_X2   Rise  2.0450 0.0120 0.0070 0.443858 1.71447  2.15833           1       100                    | 
|    sgo__sro_c39/A1                                           NOR2_X1  Rise  2.0450 0.0000 0.0070          1.71447                                                   | 
|    sgo__sro_c39/ZN                                           NOR2_X1  Fall  2.0550 0.0100 0.0080 0.450321 3.13641  3.58673           1       100                    | 
|    sgo__sro_c40/A                                            AOI21_X2 Fall  2.0550 0.0000 0.0080          2.93833                                                   | 
|    sgo__sro_c40/ZN                                           AOI21_X2 Rise  2.0920 0.0370 0.0210 1.31681  1.70023  3.01704           1       100                    | 
|    i_0_1_264/A                                               INV_X1   Rise  2.0920 0.0000 0.0210          1.70023                                                   | 
|    i_0_1_264/ZN                                              INV_X1   Fall  2.1000 0.0080 0.0060 0.221398 0.914139 1.13554           1       100                    | 
|    Res_reg[50]/D                                             DLH_X1   Fall  2.1000 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[50]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[50]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9440 2.0920 | 
| data required time                       |  2.0920        | 
|                                          |                | 
| data required time                       |  2.0920        | 
| data arrival time                        | -2.1000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0080        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9440 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9440 | 
| actual time borrow                0.9440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9440 | 
--------------------------------------------


 Timing Path to Res_reg[58]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[58] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/i_154/A1                                   NAND2_X2 Rise  1.7400 0.0010 0.0200          3.0531                                                    | 
|    thirdStage/i_0/i_154/ZN                                   NAND2_X2 Fall  1.7610 0.0210 0.0120 1.15197  6.10621  7.25818           2       100                    | 
|    thirdStage/i_0/i_153/A1                                   NAND2_X2 Fall  1.7610 0.0000 0.0120          2.92718                                                   | 
|    thirdStage/i_0/i_153/ZN                                   NAND2_X2 Rise  1.7780 0.0170 0.0120 0.827287 3.29926  4.12655           2       100                    | 
|    thirdStage/i_0/i_152/A                                    INV_X1   Rise  1.7780 0.0000 0.0120          1.70023                                                   | 
|    thirdStage/i_0/i_152/ZN                                   INV_X1   Fall  1.7890 0.0110 0.0060 0.37849  3.0531   3.43159           1       100                    | 
|    thirdStage/i_0/i_151/A1                                   NAND2_X2 Fall  1.7890 0.0000 0.0060          2.92718                                                   | 
|    thirdStage/i_0/i_151/ZN                                   NAND2_X2 Rise  1.8050 0.0160 0.0120 0.753046 4.63432  5.38737           2       100                    | 
|    thirdStage/i_0/slo__mro_c707/A1                           AND2_X2  Rise  1.8050 0.0000 0.0120          1.65652                                                   | 
|    thirdStage/i_0/slo__mro_c707/ZN                           AND2_X2  Rise  1.8400 0.0350 0.0120 0.455136 6.35155  6.80669           1       100                    | 
|    thirdStage/i_0/slo__mro_c708/B1                           OAI21_X4 Rise  1.8400 0.0000 0.0120          6.35155                                                   | 
|    thirdStage/i_0/slo__mro_c708/ZN                           OAI21_X4 Fall  1.8610 0.0210 0.0150 1.90826  16.1751  18.0834           4       100                    | 
|    thirdStage/i_0/Res_out[52]                                         Fall  1.8610 0.0000                                                                           | 
|    thirdStage/Res_out[52]                                             Fall  1.8610 0.0000                                                                           | 
|    i_0_0/Res_imm[52]                                                  Fall  1.8610 0.0000                                                                           | 
|    i_0_0/i_222/A                                             INV_X4   Fall  1.8610 0.0000 0.0150          5.70005                                                   | 
|    i_0_0/i_222/ZN                                            INV_X4   Rise  1.8800 0.0190 0.0110 1.16623  10.606   11.7722           3       100                    | 
|    i_0_0/i_231/A2                                            NAND2_X4 Rise  1.8800 0.0000 0.0110          6.20185                                                   | 
|    i_0_0/i_231/ZN                                            NAND2_X4 Fall  1.8960 0.0160 0.0110 0.74157  8.48753  9.2291            2       100                    | 
|    i_0_0/CLOCK_slo__c884/A1                                  NOR2_X4  Fall  1.8960 0.0000 0.0110          5.59465                                                   | 
|    i_0_0/CLOCK_slo__c884/ZN                                  NOR2_X4  Rise  1.9250 0.0290 0.0200 1.21435  9.52584  10.7402           2       100                    | 
|    i_0_0/CLOCK_slo__sro_c776/A1                              NAND3_X4 Rise  1.9250 0.0000 0.0200          6.25103                                                   | 
|    i_0_0/CLOCK_slo__sro_c776/ZN                              NAND3_X4 Fall  1.9610 0.0360 0.0230 2.64817  22.8765  25.5247           6       100                    | 
|    i_0_0/slo__c602/A                                         INV_X1   Fall  1.9620 0.0010 0.0230          1.54936                                                   | 
|    i_0_0/slo__c602/ZN                                        INV_X1   Rise  1.9840 0.0220 0.0120 0.394165 2.5826   2.97676           2       100                    | 
|    i_0_0/i_243/A4                                            AND4_X1  Rise  1.9840 0.0000 0.0120          0.944508                                                  | 
|    i_0_0/i_243/ZN                                            AND4_X1  Rise  2.0510 0.0670 0.0180 1.11141  3.33452  4.44593           2       100                    | 
|    i_0_0/slo__sro_c607/A1                                    AOI22_X1 Rise  2.0510 0.0000 0.0180          1.68751                                                   | 
|    i_0_0/slo__sro_c607/ZN                                    AOI22_X1 Fall  2.0690 0.0180 0.0170 0.530601 1.70023  2.23083           1       100                    | 
|    i_0_0/p_0[58]                                                      Fall  2.0690 0.0000                                                                           | 
|    i_0_1_308/A                                               INV_X1   Fall  2.0690 0.0000 0.0170          1.54936                                                   | 
|    i_0_1_308/ZN                                              INV_X1   Rise  2.0860 0.0170 0.0090 0.35463  1.66205  2.01668           1       100                    | 
|    i_0_1_306/B1                                              OAI21_X1 Rise  2.0860 0.0000 0.0090          1.66205                                                   | 
|    i_0_1_306/ZN                                              OAI21_X1 Fall  2.0990 0.0130 0.0100 0.630101 0.914139 1.54424           1       100                    | 
|    Res_reg[58]/D                                             DLH_X1   Fall  2.0990 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[58]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[58]/G        DLH_X1    Rise  1.1490 0.0080 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1490 1.1490 | 
| time borrowed from endpoint              |  0.9420 2.0910 | 
| data required time                       |  2.0910        | 
|                                          |                | 
| data required time                       |  2.0910        | 
| data arrival time                        | -2.0990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0080        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[33]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_102/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_102/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.250646 0.914139 1.16479           1       100                    | 
|    Res_reg[33]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[33]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[33]/G        DLH_X1    Rise  1.1460 0.0050 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1460 1.1460 | 
| time borrowed from endpoint              |  0.9420 2.0880 | 
| data required time                       |  2.0880        | 
|                                          |                | 
| data required time                       |  2.0880        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0080        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_90/B1                                               OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_90/ZN                                               OAI22_X1 Fall  2.0960 0.0210 0.0100 0.359199 0.914139 1.27334           1       100                    | 
|    Res_reg[29]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[29]/G        DLH_X1    Rise  1.1470 0.0060 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1470 1.1470 | 
| time borrowed from endpoint              |  0.9420 2.0890 | 
| data required time                       |  2.0890        | 
|                                          |                | 
| data required time                       |  2.0890        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[35]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_108/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_108/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.415808 0.914139 1.32995           1       100                    | 
|    Res_reg[35]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[35]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[35]/G        DLH_X1    Rise  1.1470 0.0060 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1470 1.1470 | 
| time borrowed from endpoint              |  0.9420 2.0890 | 
| data required time                       |  2.0890        | 
|                                          |                | 
| data required time                       |  2.0890        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[40]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_120/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_120/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.301708 0.914139 1.21585           1       100                    | 
|    Res_reg[40]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[40]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[40]/G        DLH_X1    Rise  1.1470 0.0060 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1470 1.1470 | 
| time borrowed from endpoint              |  0.9420 2.0890 | 
| data required time                       |  2.0890        | 
|                                          |                | 
| data required time                       |  2.0890        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_7/B1                                                OAI22_X1 Rise  2.0760 0.0040 0.0110          1.66545                                                   | 
|    i_0_1_7/ZN                                                OAI22_X1 Fall  2.0940 0.0180 0.0100 0.198516 0.914139 1.11265           1       100                    | 
|    Res_reg[2]/D                                              DLH_X1   Fall  2.0940 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[2]/G         DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_17/B1                                               OAI22_X1 Rise  2.0760 0.0040 0.0110          1.66545                                                   | 
|    i_0_1_17/ZN                                               OAI22_X1 Fall  2.0940 0.0180 0.0100 0.29055  0.914139 1.20469           1       100                    | 
|    Res_reg[5]/D                                              DLH_X1   Fall  2.0940 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[5]/G         DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_36/B1                                               OAI22_X1 Rise  2.0750 0.0030 0.0110          1.66545                                                   | 
|    i_0_1_36/ZN                                               OAI22_X1 Fall  2.0940 0.0190 0.0100 0.489344 0.914139 1.40348           1       100                    | 
|    Res_reg[11]/D                                             DLH_X1   Fall  2.0940 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[11]/G        DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0070        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__c1173/A1                                             NOR2_X2  Rise  2.0080 0.0000 0.0230          3.29331                                                   | 
|    slo__c1173/ZN                                             NOR2_X2  Fall  2.0190 0.0110 0.0100 0.59799  3.25089  3.84888           1       100                    | 
|    opt_ipo_c1909/A                                           INV_X2   Fall  2.0190 0.0000 0.0100          2.94332                                                   | 
|    opt_ipo_c1909/ZN                                          INV_X2   Rise  2.0360 0.0170 0.0110 0.53529  5.95497  6.49026           1       100                    | 
|    CLOCK_slo__sro_c2788/A1                                   NAND2_X4 Rise  2.0360 0.0000 0.0110          5.95497                                                   | 
|    CLOCK_slo__sro_c2788/ZN                                   NAND2_X4 Fall  2.0520 0.0160 0.0100 0.316931 11.8107  12.1276           1       100                    | 
|    CLOCK_slo__sro_c2789/A                                    INV_X8   Fall  2.0520 0.0000 0.0100          10.8                                                      | 
|    CLOCK_slo__sro_c2789/ZN                                   INV_X8   Rise  2.0740 0.0220 0.0140 0.873825 37.0388  37.9126           2       100                    | 
|    CLOCK_sgo__c2073/A                                        INV_X16  Rise  2.0740 0.0000 0.0140          25.2281                                                   | 
|    CLOCK_sgo__c2073/ZN                                       INV_X16  Fall  2.0910 0.0170 0.0100 14.8917  97.2688  112.161           46      100                    | 
|    opt_ipo_c1808/A                                           INV_X8   Fall  2.0930 0.0020 0.0100          10.8                                                      | 
|    opt_ipo_c1808/ZN                                          INV_X8   Rise  2.1080 0.0150 0.0080 2.46432  14.8638  17.3281           2       100                    | 
|    opt_ipo_c1781/A                                           INV_X8   Rise  2.1080 0.0000 0.0080          11.8107                                                   | 
|    opt_ipo_c1781/ZN                                          INV_X8   Fall  2.1140 0.0060 0.0030 3.2802   1.67104  4.95124           1       100                    | 
|    i_0_1_66/A1                                               OAI22_X1 Fall  2.1140 0.0000 0.0030          1.45808                                                   | 
|    i_0_1_66/ZN                                               OAI22_X1 Rise  2.1360 0.0220 0.0270 0.24753  0.914139 1.16167           1       100                    | 
|    Res_reg[21]/D                                             DLH_X1   Rise  2.1360 0.0000 0.0270          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[21]/G        DLH_X1    Rise  1.1460 0.0050 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1460 1.1460 | 
| time borrowed from endpoint              |  0.9840 2.1300 | 
| data required time                       |  2.1300        | 
|                                          |                | 
| data required time                       |  2.1300        | 
| data arrival time                        | -2.1360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9840 | 
--------------------------------------------


 Timing Path to Res_reg[32]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_99/B1                                               OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_99/ZN                                               OAI22_X1 Fall  2.0960 0.0210 0.0100 0.495611 0.914139 1.40975           1       100                    | 
|    Res_reg[32]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[32]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[32]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9420 2.0900 | 
| data required time                       |  2.0900        | 
|                                          |                | 
| data required time                       |  2.0900        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[34]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_105/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_105/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.257237 0.914139 1.17138           1       100                    | 
|    Res_reg[34]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[34]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[34]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9420 2.0900 | 
| data required time                       |  2.0900        | 
|                                          |                | 
| data required time                       |  2.0900        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[36]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_111/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_111/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.360877 0.914139 1.27502           1       100                    | 
|    Res_reg[36]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[36]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[36]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9420 2.0900 | 
| data required time                       |  2.0900        | 
|                                          |                | 
| data required time                       |  2.0900        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[42]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_126/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_126/ZN                                              OAI22_X1 Fall  2.0960 0.0210 0.0100 0.462927 0.914139 1.37707           1       100                    | 
|    Res_reg[42]/D                                             DLH_X1   Fall  2.0960 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[42]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[42]/G        DLH_X1    Rise  1.1480 0.0070 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1480 1.1480 | 
| time borrowed from endpoint              |  0.9420 2.0900 | 
| data required time                       |  2.0900        | 
|                                          |                | 
| data required time                       |  2.0900        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[37]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_114/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_114/ZN                                              OAI22_X1 Fall  2.0950 0.0200 0.0100 0.230455 0.914139 1.14459           1       100                    | 
|    Res_reg[37]/D                                             DLH_X1   Fall  2.0950 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[37]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[37]/G        DLH_X1    Rise  1.1470 0.0060 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1470 1.1470 | 
| time borrowed from endpoint              |  0.9420 2.0890 | 
| data required time                       |  2.0890        | 
|                                          |                | 
| data required time                       |  2.0890        | 
| data arrival time                        | -2.0950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[41]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    CLOCK_slo__sro_c3036/A1                                   OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    CLOCK_slo__sro_c3036/ZN                                   OR2_X4   Rise  2.0380 0.0300 0.0110 0.864687 12.8436  13.7083           2       100                    | 
|    hfn_ipo_c25/A                                             BUF_X8   Rise  2.0380 0.0000 0.0110          6.58518                                                   | 
|    hfn_ipo_c25/Z                                             BUF_X8   Rise  2.0740 0.0360 0.0200 9.04498  48.9385  57.9834           27      100                    | 
|    i_0_1_123/B1                                              OAI22_X1 Rise  2.0750 0.0010 0.0200          1.66545                                                   | 
|    i_0_1_123/ZN                                              OAI22_X1 Fall  2.0950 0.0200 0.0100 0.129065 0.914139 1.0432            1       100                    | 
|    Res_reg[41]/D                                             DLH_X1   Fall  2.0950 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[41]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[41]/G        DLH_X1    Rise  1.1470 0.0060 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1470 1.1470 | 
| time borrowed from endpoint              |  0.9420 2.0890 | 
| data required time                       |  2.0890        | 
|                                          |                | 
| data required time                       |  2.0890        | 
| data arrival time                        | -2.0950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_4/B1                                                OAI22_X1 Rise  2.0750 0.0030 0.0110          1.66545                                                   | 
|    i_0_1_4/ZN                                                OAI22_X1 Fall  2.0930 0.0180 0.0100 0.2982   0.914139 1.21234           1       100                    | 
|    Res_reg[1]/D                                              DLH_X1   Fall  2.0930 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[1]/G         DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_27/B1                                               OAI22_X1 Rise  2.0750 0.0030 0.0110          1.66545                                                   | 
|    i_0_1_27/ZN                                               OAI22_X1 Fall  2.0930 0.0180 0.0100 0.282391 0.914139 1.19653           1       100                    | 
|    Res_reg[8]/D                                              DLH_X1   Fall  2.0930 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[8]/G         DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_30/B1                                               OAI22_X1 Rise  2.0750 0.0030 0.0110          1.66545                                                   | 
|    i_0_1_30/ZN                                               OAI22_X1 Fall  2.0930 0.0180 0.0100 0.237073 0.914139 1.15121           1       100                    | 
|    Res_reg[9]/D                                              DLH_X1   Fall  2.0930 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[9]/G         DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_33/B1                                               OAI22_X2 Rise  2.0760 0.0040 0.0110          3.1607                                                    | 
|    i_0_1_33/ZN                                               OAI22_X2 Fall  2.0930 0.0170 0.0090 0.110167 0.914139 1.02431           1       100                    | 
|    Res_reg[10]/D                                             DLH_X1   Fall  2.0930 0.0000 0.0090          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[10]/G        DLH_X1    Rise  1.1440 0.0030 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1440 1.1440 | 
| time borrowed from endpoint              |  0.9430 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0410 | 
| computed max time borrow          0.9430 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9430 | 
| actual time borrow                0.9430 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9430 | 
--------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_39/B1                                               OAI22_X1 Rise  2.0750 0.0030 0.0110          1.66545                                                   | 
|    i_0_1_39/ZN                                               OAI22_X1 Fall  2.0930 0.0180 0.0100 0.411322 0.914139 1.32546           1       100                    | 
|    Res_reg[12]/D                                             DLH_X1   Fall  2.0930 0.0000 0.0100          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[12]/G        DLH_X1    Rise  1.1450 0.0040 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1450 1.1450 | 
| time borrowed from endpoint              |  0.9420 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0420 | 
| computed max time borrow          0.9420 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9420 | 
| actual time borrow                0.9420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9420 | 
--------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : A_in_reg[3] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    A_in_reg[3]/D                                             DLH_X2   Fall  0.2810 0.0000 0.0100          1.10965                                     F             | 
|    A_in_reg[3]/Q                                             DLH_X2   Fall  0.3550 0.0740 0.0160 1.58689  8.86904  10.4559           3       100      F             | 
|    i_0_11/A_in[3]                                                     Fall  0.3550 0.0000                                                                           | 
|    i_0_11/i_147/A                                            INV_X4   Fall  0.3550 0.0000 0.0160          5.70005                                                   | 
|    i_0_11/i_147/ZN                                           INV_X4   Rise  0.3710 0.0160 0.0090 0.743143 6.09553  6.83868           1       100                    | 
|    i_0_11/CLOCK_slo__sro_c1979/A4                            NAND4_X4 Rise  0.3710 0.0000 0.0090          6.09553                                                   | 
|    i_0_11/CLOCK_slo__sro_c1979/ZN                            NAND4_X4 Fall  0.4100 0.0390 0.0220 1.08684  13.4487  14.5355           4       100                    | 
|    i_0_11/i_142/A                                            INV_X4   Fall  0.4100 0.0000 0.0220          5.70005                                                   | 
|    i_0_11/i_142/ZN                                           INV_X4   Rise  0.4370 0.0270 0.0150 5.58468  13.2732  18.8579           4       100                    | 
|    i_0_11/i_86/A1                                            NAND3_X2 Rise  0.4380 0.0010 0.0150          2.9778                                                    | 
|    i_0_11/i_86/ZN                                            NAND3_X2 Fall  0.4630 0.0250 0.0150 0.507277 6.25843  6.7657            1       100                    | 
|    i_0_11/opt_ipo_c1412/A                                    INV_X4   Fall  0.4630 0.0000 0.0150          5.70005                                                   | 
|    i_0_11/opt_ipo_c1412/ZN                                   INV_X4   Rise  0.4830 0.0200 0.0110 1.56933  11.9859  13.5552           3       100                    | 
|    i_0_11/sgo__sro_c309/A1                                   NAND2_X2 Rise  0.4830 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/sgo__sro_c309/ZN                                   NAND2_X2 Fall  0.4980 0.0150 0.0090 0.422327 4.84992  5.27225           2       100                    | 
|    i_0_11/i_53/A                                             INV_X2   Fall  0.4980 0.0000 0.0090          2.94332                                                   | 
|    i_0_11/i_53/ZN                                            INV_X2   Rise  0.5150 0.0170 0.0110 0.403985 6.40003  6.80401           2       100                    | 
|    i_0_11/i_52/A1                                            NAND2_X2 Rise  0.5150 0.0000 0.0110          3.0531                                                    | 
|    i_0_11/i_52/ZN                                            NAND2_X2 Fall  0.5280 0.0130 0.0070 0.428142 3.0531   3.48125           1       100                    | 
|    i_0_11/slo__sro_c1272/A1                                  NAND2_X2 Fall  0.5280 0.0000 0.0070          2.92718                                                   | 
|    i_0_11/slo__sro_c1272/ZN                                  NAND2_X2 Rise  0.5420 0.0140 0.0100 0.44102  3.0531   3.49412           1       100                    | 
|    i_0_11/p_0[15]                                                     Rise  0.5420 0.0000                                                                           | 
|    slo__sro_c1239/A1                                         NAND2_X2 Rise  0.5420 0.0000 0.0100          3.0531                                                    | 
|    slo__sro_c1239/ZN                                         NAND2_X2 Fall  0.5580 0.0160 0.0100 0.162012 5.95497  6.11698           1       100                    | 
|    slo__sro_c1241/A1                                         NAND2_X4 Fall  0.5580 0.0000 0.0100          5.69802                                                   | 
|    slo__sro_c1241/ZN                                         NAND2_X4 Rise  0.5780 0.0200 0.0140 1.00644  13.8699  14.8763           3       100                    | 
|    firstStage/A[15]                                                   Rise  0.5780 0.0000                                                                           | 
|    firstStage/i_0_703/A1                                     NAND2_X4 Rise  0.5780 0.0000 0.0140          5.95497                                                   | 
|    firstStage/i_0_703/ZN                                     NAND2_X4 Fall  0.5930 0.0150 0.0080 2.3269   6.25843  8.58533           1       100                    | 
|    firstStage/i_0_666/A                                      INV_X4   Fall  0.5930 0.0000 0.0080          5.70005                                                   | 
|    firstStage/i_0_666/ZN                                     INV_X4   Rise  0.6080 0.0150 0.0090 1.73786  8.60213  10.34             3       100                    | 
|    firstStage/normalizedWires[80]                                     Rise  0.6080 0.0000                                                                           | 
|    secondStage/normalizedWires[80]                                    Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/B[16]                    Rise  0.6080 0.0000                                                             A             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/B          Rise  0.6080 0.0000                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6080 0.0000 0.0090          4.39563                                                   | 
| slo__c1/B                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0490 0.0250 0.562685 4.33045  4.89314           1       100                    | 
| slo__c1/Z                                                                                                                                                           | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.6570 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0660 0.0360 1.14072  8.25011  9.39083           3       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk2_0_parallelAdderStage1/genblk1_16_fa/           Rise  0.7230 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk2_0_parallelAdderStage1/result[16]               Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/A[16]                    Rise  0.7230 0.0000                                                             A             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/A          Rise  0.7230 0.0000                                                                           | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7230 0.0000 0.0360          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0560 0.0250 0.208613 4.33045  4.53907           1       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.7790 0.0000 0.0250          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0620 0.0310 1.24252  6.18845  7.43096           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk3_0_parallelAdderStage2/genblk1_16_fa/           Rise  0.8410 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk3_0_parallelAdderStage2/result[16]               Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/A[16]                    Rise  0.8410 0.0000                                                             A             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/A          Rise  0.8410 0.0000                                                                           | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.8410 0.0000 0.0310          4.39563                                                   | 
| i_0_0/B                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0590 0.0290 0.495106 5.91446  6.40957           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9000 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/  XOR2_X2  Rise  0.9600 0.0600 0.0300 1.75848  4.9384   6.69688           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk4_0_parallelAdderStage3/genblk1_16_fa/           Rise  0.9600 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk4_0_parallelAdderStage3/result[16]               Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/A[16]                    Rise  0.9600 0.0000                                                             A             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/A          Rise  0.9600 0.0000                                                                           | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Rise  0.9600 0.0000 0.0300          3.25089                                                   | 
| CLOCK_slo__sro_c14/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  INV_X2   Fall  0.9710 0.0110 0.0090 0.262064 4.00378  4.26585           1       100                    | 
| CLOCK_slo__sro_c14/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Fall  0.9710 0.0000 0.0090          3.80206                                                   | 
| CLOCK_slo__sro_c15/A                                                                                                                                                | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XNOR2_X2 Rise  1.0060 0.0350 0.0260 0.533515 5.91446  6.44798           2       100                    | 
| CLOCK_slo__sro_c15/ZN                                                                                                                                               | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0060 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/  XOR2_X2  Rise  1.0670 0.0610 0.0310 1.40292  5.6913   7.09422           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk5_0_parallelAdderStage4/genblk1_16_fa/           Rise  1.0670 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk5_0_parallelAdderStage4/result[16]               Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/A[16]                    Rise  1.0670 0.0000                                                             A             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/A          Rise  1.0670 0.0000                                                                           | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.0670 0.0000 0.0310          4.00378                                                   | 
| slo__mro_c2/A                                                                                                                                                       | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XNOR2_X2 Rise  1.1130 0.0460 0.0260 0.513286 5.91446  6.42775           2       100                    | 
| slo__mro_c2/ZN                                                                                                                                                      | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1130 0.0000 0.0260          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0600 0.0300 0.667696 6.01797  6.68566           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk6_0_parallelAdderStage5/genblk1_16_fa/           Rise  1.1730 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk6_0_parallelAdderStage5/result[16]               Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/A[16]                    Rise  1.1730 0.0000                                                             A             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/A          Rise  1.1730 0.0000                                                                           | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.1730 0.0000 0.0300          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0600 0.0290 0.547488 5.91446  6.46195           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2330 0.0000 0.0290          4.33045                                                   | 
| i_0_1/A                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0590 0.0280 0.683373 5.30508  5.98846           2       100                    | 
| i_0_1/Z                                                                                                                                                             | 
|    secondStage/genblk7_0_parallelAdderStage6/genblk1_16_fa/           Rise  1.2920 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk7_0_parallelAdderStage6/result[16]               Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/A[16]                    Rise  1.2920 0.0000                                                             A             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/A          Rise  1.2920 0.0000                                                                           | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.2920 0.0000 0.0280          4.33045                                                   | 
| i_0_0/A                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/  XOR2_X2  Rise  1.3510 0.0590 0.0280 0.874527 5.30508  6.17961           2       100                    | 
| i_0_0/Z                                                                                                                                                             | 
|    secondStage/genblk8_0_parallelAdderStage7/genblk1_16_fa/           Rise  1.3510 0.0000                                                                           | 
| SUM                                                                                                                                                                 | 
|    secondStage/genblk8_0_parallelAdderStage7/result[16]               Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/A[16]                             Rise  1.3510 0.0000                                                             A             | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/A                   Rise  1.3510 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/A    XOR2_X2  Rise  1.3510 0.0000 0.0280          4.33045                                                   | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/i_0_0/Z    XOR2_X2  Rise  1.4080 0.0570 0.0270 0.492533 4.984    5.47653           2       100                    | 
|    secondStage/genblk9_0_finalStage/genblk1_16_fa/SUM                 Rise  1.4080 0.0000                                                                           | 
|    secondStage/genblk9_0_finalStage/result[16]                        Rise  1.4080 0.0000                                                             A             | 
|    secondStage/Res[16]                                                Rise  1.4080 0.0000                                                                           | 
|    thirdStage/Res_in[16]                                              Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/Res_in[16]                                          Rise  1.4080 0.0000                                                                           | 
|    thirdStage/i_0/i_189/A1                                   OR2_X4   Rise  1.4080 0.0000 0.0270          3.38497                                                   | 
|    thirdStage/i_0/i_189/ZN                                   OR2_X4   Rise  1.4360 0.0280 0.0080 0.67423  7.79369  8.46792           2       100                    | 
|    thirdStage/i_0/i_193/A                                    OAI21_X4 Rise  1.4360 0.0000 0.0080          6.19466                                                   | 
|    thirdStage/i_0/i_193/ZN                                   OAI21_X4 Fall  1.4550 0.0190 0.0160 0.827235 8.07232  8.89955           2       100                    | 
|    thirdStage/i_0/slo__c778/B2                               OAI21_X4 Fall  1.4550 0.0000 0.0160          6.46305                                                   | 
|    thirdStage/i_0/slo__c778/ZN                               OAI21_X4 Rise  1.4890 0.0340 0.0180 0.650264 5.95497  6.60523           1       100                    | 
|    thirdStage/i_0/i_204/A1                                   NAND2_X4 Rise  1.4890 0.0000 0.0180          5.95497                                                   | 
|    thirdStage/i_0/i_204/ZN                                   NAND2_X4 Fall  1.5050 0.0160 0.0090 0.41774  7.92262  8.34036           2       100                    | 
|    thirdStage/i_0/i_224/A                                    INV_X4   Fall  1.5050 0.0000 0.0090          5.70005                                                   | 
|    thirdStage/i_0/i_224/ZN                                   INV_X4   Rise  1.5200 0.0150 0.0090 1.49524  7.84131  9.33655           2       100                    | 
|    thirdStage/i_0/slo__c825/A1                               NAND3_X4 Rise  1.5200 0.0000 0.0090          6.25103                                                   | 
|    thirdStage/i_0/slo__c825/ZN                               NAND3_X4 Fall  1.5360 0.0160 0.0100 1.57999  3.0531   4.6331            1       100                    | 
|    thirdStage/i_0/i_232/A1                                   NAND2_X2 Fall  1.5360 0.0000 0.0100          2.92718                                                   | 
|    thirdStage/i_0/i_232/ZN                                   NAND2_X2 Rise  1.5510 0.0150 0.0100 0.375117 3.10079  3.47591           1       100                    | 
|    thirdStage/i_0/i_234/B1                                   OAI21_X2 Rise  1.5510 0.0000 0.0100          3.10079                                                   | 
|    thirdStage/i_0/i_234/ZN                                   OAI21_X2 Fall  1.5660 0.0150 0.0100 0.507754 3.89595  4.4037            2       100                    | 
|    thirdStage/i_0/i_237/A1                                   NAND3_X2 Fall  1.5660 0.0000 0.0100          2.92717                                                   | 
|    thirdStage/i_0/i_237/ZN                                   NAND3_X2 Rise  1.5820 0.0160 0.0120 0.150009 2.9778   3.12781           1       100                    | 
|    thirdStage/i_0/i_240/A1                                   NAND3_X2 Rise  1.5820 0.0000 0.0120          2.9778                                                    | 
|    thirdStage/i_0/i_240/ZN                                   NAND3_X2 Fall  1.6060 0.0240 0.0150 0.356627 6.40188  6.7585            1       100                    | 
|    thirdStage/i_0/i_243/B1                                   AOI21_X4 Fall  1.6060 0.0000 0.0150          5.61309                                                   | 
|    thirdStage/i_0/i_243/ZN                                   AOI21_X4 Rise  1.6500 0.0440 0.0350 5.00301  13.5629  18.5659           5       100                    | 
|    thirdStage/i_0/i_430/A                                    INV_X4   Rise  1.6520 0.0020 0.0350          6.25843                                                   | 
|    thirdStage/i_0/i_430/ZN                                   INV_X4   Fall  1.6630 0.0110 0.0100 0.889504 6.77306  7.66256           1       100                    | 
|    thirdStage/i_0/sgo__sro_c113/A1                           NOR2_X4  Fall  1.6630 0.0000 0.0100          5.59465                                                   | 
|    thirdStage/i_0/sgo__sro_c113/ZN                           NOR2_X4  Rise  1.6870 0.0240 0.0160 0.752092 6.57983  7.33193           2       100                    | 
|    thirdStage/i_0/i_432/B2                                   OAI21_X2 Rise  1.6870 0.0000 0.0160          3.32894                                                   | 
|    thirdStage/i_0/i_432/ZN                                   OAI21_X2 Fall  1.7110 0.0240 0.0130 0.540517 7.554    8.09451           2       100                    | 
|    thirdStage/i_0/i_439/A1                                   NAND2_X4 Fall  1.7110 0.0000 0.0130          5.69802                                                   | 
|    thirdStage/i_0/i_439/ZN                                   NAND2_X4 Rise  1.7390 0.0280 0.0200 3.88671  21.0692  24.956            5       100                    | 
|    thirdStage/i_0/sgo__sro_c289/A1                           NAND2_X4 Rise  1.7400 0.0010 0.0200          5.95497                                                   | 
|    thirdStage/i_0/sgo__sro_c289/ZN                           NAND2_X4 Fall  1.7620 0.0220 0.0120 1.14435  15.7958  16.9402           3       100                    | 
|    thirdStage/i_0/i_446/A1                                   NAND3_X4 Fall  1.7620 0.0000 0.0120          6.16482                                                   | 
|    thirdStage/i_0/i_446/ZN                                   NAND3_X4 Rise  1.7830 0.0210 0.0150 1.90327  10.2343  12.1376           3       100                    | 
|    thirdStage/i_0/i_477/B1                                   AOI21_X2 Rise  1.7830 0.0000 0.0150          3.12976                                                   | 
|    thirdStage/i_0/i_477/ZN                                   AOI21_X2 Fall  1.8000 0.0170 0.0150 0.330952 4.33045  4.66141           1       100                    | 
|    thirdStage/i_0/i_476/A                                    XOR2_X2  Fall  1.8000 0.0000 0.0150          4.23511                                                   | 
|    thirdStage/i_0/i_476/Z                                    XOR2_X2  Fall  1.8580 0.0580 0.0140 1.41831  7.00122  8.41954           2       100                    | 
|    thirdStage/i_0/Res_out[61]                                         Fall  1.8580 0.0000                                                                           | 
|    thirdStage/Res_out[61]                                             Fall  1.8580 0.0000                                                                           | 
|    i_0_1_286/A4                                              NOR4_X4  Fall  1.8580 0.0000 0.0140          5.80025                                                   | 
|    i_0_1_286/ZN                                              NOR4_X4  Rise  1.9360 0.0780 0.0390 1.2895   3.5589   4.8484            1       100                    | 
|    sgo__sro_c179/A3                                          NAND3_X2 Rise  1.9360 0.0000 0.0390          3.5589                                                    | 
|    sgo__sro_c179/ZN                                          NAND3_X2 Fall  1.9680 0.0320 0.0180 0.536829 6.68337  7.22019           1       100                    | 
|    sgo__sro_c64/A2                                           NOR2_X4  Fall  1.9680 0.0000 0.0180          6.33856                                                   | 
|    sgo__sro_c64/ZN                                           NOR2_X4  Rise  2.0080 0.0400 0.0230 1.94368  11.0223  12.966            4       100                    | 
|    slo__sro_c1096/A1                                         OR2_X4   Rise  2.0080 0.0000 0.0230          3.38497                                                   | 
|    slo__sro_c1096/ZN                                         OR2_X4   Rise  2.0430 0.0350 0.0160 2.49828  19.2146  21.7129           3       100                    | 
|    hfn_ipo_c24/A                                             BUF_X16  Rise  2.0440 0.0010 0.0160          12.4108                                                   | 
|    hfn_ipo_c24/Z                                             BUF_X16  Rise  2.0720 0.0280 0.0100 7.80346  42.7911  50.5945           23      100                    | 
|    i_0_1_48/B1                                               OAI22_X2 Rise  2.0760 0.0040 0.0110          3.1607                                                    | 
|    i_0_1_48/ZN                                               OAI22_X2 Fall  2.0930 0.0170 0.0090 0.263689 0.914139 1.17783           1       100                    | 
|    Res_reg[15]/D                                             DLH_X1   Fall  2.0930 0.0000 0.0090          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000             0.155253 1.24879  1.40404           1       100      c    K        | 
|    CTS_L1_c_tid0_2005/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_c_tid0_2005/Z CLKBUF_X3 Fall  1.0750 0.0750 0.0190             10.2901  7.10795  17.398            2       100      F    K        | 
|    i_0_1_318/A1         NAND2_X4  Fall  1.0750 0.0000 0.0190    -0.0010           5.69802                                     F             | 
|    i_0_1_318/ZN         NAND2_X4  Rise  1.1410 0.0660 0.0590             32.0866  57.2151  89.3017           64      100      F    K        | 
|    Res_reg[15]/G        DLH_X1    Rise  1.1440 0.0030 0.0590                      0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1440 1.1440 | 
| time borrowed from endpoint              |  0.9430 2.0870 | 
| data required time                       |  2.0870        | 
|                                          |                | 
| data required time                       |  2.0870        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.0060        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0170 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0410 | 
| computed max time borrow          0.9430 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9430 | 
| actual time borrow                0.9430 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9430 | 
--------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 658M, CVMEM - 2232M, PVMEM - 2513M)
