Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  6 11:35:20 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dedicated_processor_timing_summary_routed.rpt -pb dedicated_processor_timing_summary_routed.pb -rpx dedicated_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : dedicated_processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.863        0.000                      0                  125        0.186        0.000                      0                  125        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.863        0.000                      0                  125        0.186        0.000                      0                  125        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.090ns (26.533%)  route 3.018ns (73.467%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.038     9.067    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.191 r  U_fnd_controller/U_clk_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.191    U_fnd_controller/U_clk_div/r_counter_0[14]
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.443    14.784    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDCE (Setup_fdce_C_D)        0.031    15.054    U_fnd_controller/U_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.090ns (26.605%)  route 3.007ns (73.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.027     9.056    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.180 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.180    U_fnd_controller/U_clk_div/r_counter_0[13]
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.443    14.784    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDCE (Setup_fdce_C_D)        0.029    15.052    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.118ns (27.031%)  route 3.018ns (72.969%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.038     9.067    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y17         LUT2 (Prop_lut2_I0_O)        0.152     9.219 r  U_fnd_controller/U_clk_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.219    U_fnd_controller/U_clk_div/r_counter_0[16]
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.443    14.784    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDCE (Setup_fdce_C_D)        0.075    15.098    U_fnd_controller/U_clk_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.118ns (27.103%)  route 3.007ns (72.897%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.027     9.056    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y17         LUT2 (Prop_lut2_I0_O)        0.152     9.208 r  U_fnd_controller/U_clk_div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.208    U_fnd_controller/U_clk_div/r_counter_0[15]
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.443    14.784    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y17         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDCE (Setup_fdce_C_D)        0.075    15.098    U_fnd_controller/U_clk_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.090ns (27.470%)  route 2.878ns (72.530%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.898     8.927    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.051 r  U_fnd_controller/U_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.051    U_fnd_controller/U_clk_div/r_counter_0[11]
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.444    14.785    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X49Y16         FDCE (Setup_fdce_C_D)        0.031    15.079    U_fnd_controller/U_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.090ns (27.484%)  route 2.876ns (72.516%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.896     8.925    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.049 r  U_fnd_controller/U_clk_div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.049    U_fnd_controller/U_clk_div/r_counter_0[10]
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.444    14.785    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X49Y16         FDCE (Setup_fdce_C_D)        0.029    15.077    U_fnd_controller/U_clk_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.118ns (27.978%)  route 2.878ns (72.022%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.898     8.927    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.079 r  U_fnd_controller/U_clk_div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.079    U_fnd_controller/U_clk_div/r_counter_0[9]
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.444    14.785    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X49Y16         FDCE (Setup_fdce_C_D)        0.075    15.123    U_fnd_controller/U_clk_div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.118ns (27.992%)  route 2.876ns (72.008%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.896     8.925    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.077 r  U_fnd_controller/U_clk_div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.077    U_fnd_controller/U_clk_div/r_counter_0[12]
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.444    14.785    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X49Y16         FDCE (Setup_fdce_C_D)        0.075    15.123    U_fnd_controller/U_clk_div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.090ns (29.182%)  route 2.645ns (70.818%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.666     8.695    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.819 r  U_fnd_controller/U_clk_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.819    U_fnd_controller/U_clk_div/r_counter_0[6]
    SLICE_X49Y15         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y15         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[6]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y15         FDCE (Setup_fdce_C_D)        0.031    15.056    U_fnd_controller/U_clk_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.090ns (29.213%)  route 2.641ns (70.787%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y16         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.372    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.671 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.464     7.135    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.645     7.905    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.029 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.662     8.691    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.815 r  U_fnd_controller/U_clk_div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.815    U_fnd_controller/U_clk_div/r_counter_0[5]
    SLICE_X49Y15         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X49Y15         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y15         FDCE (Setup_fdce_C_D)        0.029    15.054    U_fnd_controller/U_clk_div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_datapath/U_register_sum/q_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_out_register/outport_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_sum/CLK
    SLICE_X56Y8          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_datapath/U_register_sum/q_out_reg[9]/Q
                         net (fo=2, routed)           0.128     1.742    U_datapath/U_out_register/outport_reg[15]_3[9]
    SLICE_X55Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_out_register/CLK
    SLICE_X55Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[9]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)         0.071     1.556    U_datapath/U_out_register/outport_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_datapath/U_register_sum/q_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_out_register/outport_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.112%)  route 0.128ns (43.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_sum/CLK
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_datapath/U_register_sum/q_out_reg[7]/Q
                         net (fo=2, routed)           0.128     1.742    U_datapath/U_out_register/outport_reg[15]_3[7]
    SLICE_X54Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_out_register/CLK
    SLICE_X54Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.063     1.548    U_datapath/U_out_register/outport_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_datapath/U_register_sum/q_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_out_register/outport_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.499%)  route 0.126ns (43.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_sum/CLK
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_datapath/U_register_sum/q_out_reg[5]/Q
                         net (fo=2, routed)           0.126     1.740    U_datapath/U_out_register/outport_reg[15]_3[5]
    SLICE_X54Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_out_register/CLK
    SLICE_X54Y8          FDCE                                         r  U_datapath/U_out_register/outport_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.052     1.537    U_datapath/U_out_register/outport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.753%)  route 0.103ns (29.247%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.568     1.451    U_datapath/U_register_i/CLK
    SLICE_X57Y6          FDCE                                         r  U_datapath/U_register_i/q_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_datapath/U_register_i/q_out_reg[3]/Q
                         net (fo=4, routed)           0.103     1.695    U_datapath/U_register_i/q_out_reg[3]_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  U_datapath/U_register_i/q_out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.740    U_datapath/U_register_i/q_out[3]_i_6_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.804 r  U_datapath/U_register_i/q_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    U_datapath/U_register_sum/D[3]
    SLICE_X56Y6          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     1.964    U_datapath/U_register_sum/CLK
    SLICE_X56Y6          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[3]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y6          FDCE (Hold_fdce_C_D)         0.134     1.598    U_datapath/U_register_sum/q_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.753%)  route 0.103ns (29.247%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_i/CLK
    SLICE_X57Y7          FDCE                                         r  U_datapath/U_register_i/q_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_datapath/U_register_i/q_out_reg[7]/Q
                         net (fo=4, routed)           0.103     1.694    U_datapath/U_register_i/q_out_reg[7]_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  U_datapath/U_register_i/q_out[7]_i_6/O
                         net (fo=1, routed)           0.000     1.739    U_datapath/U_register_i/q_out[7]_i_6_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.803 r  U_datapath/U_register_i/q_out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    U_datapath/U_register_sum/D[7]
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_register_sum/CLK
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[7]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.134     1.597    U_datapath/U_register_sum/q_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.740%)  route 0.103ns (29.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_i/CLK
    SLICE_X57Y8          FDCE                                         r  U_datapath/U_register_i/q_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_datapath/U_register_i/q_out_reg[11]/Q
                         net (fo=4, routed)           0.103     1.695    U_datapath/U_register_i/q_out_reg[11]_0
    SLICE_X56Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  U_datapath/U_register_i/q_out[11]_i_6/O
                         net (fo=1, routed)           0.000     1.740    U_datapath/U_register_i/q_out[11]_i_6_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.804 r  U_datapath/U_register_i/q_out_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    U_datapath/U_register_sum/D[11]
    SLICE_X56Y8          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_register_sum/CLK
    SLICE_X56Y8          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[11]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.134     1.597    U_datapath/U_register_sum/q_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.740%)  route 0.103ns (29.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_i/CLK
    SLICE_X57Y9          FDCE                                         r  U_datapath/U_register_i/q_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_datapath/U_register_i/q_out_reg[15]/Q
                         net (fo=3, routed)           0.103     1.695    U_datapath/U_register_i/q_out_reg[15]_0[0]
    SLICE_X56Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  U_datapath/U_register_i/q_out[15]_i_6/O
                         net (fo=1, routed)           0.000     1.740    U_datapath/U_register_i/q_out[15]_i_6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.804 r  U_datapath/U_register_i/q_out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.804    U_datapath/U_register_sum/D[15]
    SLICE_X56Y9          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_register_sum/CLK
    SLICE_X56Y9          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[15]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.134     1.597    U_datapath/U_register_sum/q_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_controlunit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlunit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.449    U_controlunit/CLK
    SLICE_X54Y6          FDPE                                         r  U_controlunit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  U_controlunit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.106     1.719    U_controlunit/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X55Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.764 r  U_controlunit/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    U_controlunit/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X55Y6          FDCE                                         r  U_controlunit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     1.964    U_controlunit/CLK
    SLICE_X55Y6          FDCE                                         r  U_controlunit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092     1.554    U_controlunit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.568     1.451    U_datapath/U_register_i/CLK
    SLICE_X57Y6          FDCE                                         r  U_datapath/U_register_i/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_datapath/U_register_i/q_out_reg[0]/Q
                         net (fo=4, routed)           0.110     1.702    U_datapath/U_register_i/q_out_reg[0]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.045     1.747 r  U_datapath/U_register_i/q_out[3]_i_9/O
                         net (fo=1, routed)           0.000     1.747    U_datapath/U_register_i/q_out[3]_i_9_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.817 r  U_datapath/U_register_i/q_out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    U_datapath/U_register_sum/D[0]
    SLICE_X56Y6          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     1.964    U_datapath/U_register_sum/CLK
    SLICE_X56Y6          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[0]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y6          FDCE (Hold_fdce_C_D)         0.134     1.598    U_datapath/U_register_sum/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_datapath/U_register_i/q_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_datapath/U_register_sum/q_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.567     1.450    U_datapath/U_register_i/CLK
    SLICE_X57Y7          FDCE                                         r  U_datapath/U_register_i/q_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_datapath/U_register_i/q_out_reg[4]/Q
                         net (fo=4, routed)           0.110     1.701    U_datapath/U_register_i/q_out_reg[4]_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.746 r  U_datapath/U_register_i/q_out[7]_i_9/O
                         net (fo=1, routed)           0.000     1.746    U_datapath/U_register_i/q_out[7]_i_9_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.816 r  U_datapath/U_register_i/q_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    U_datapath/U_register_sum/D[4]
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     1.963    U_datapath/U_register_sum/CLK
    SLICE_X56Y7          FDCE                                         r  U_datapath/U_register_sum/q_out_reg[4]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.134     1.597    U_datapath/U_register_sum/q_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_controlunit/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_controlunit/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_controlunit/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_controlunit/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_controlunit/FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_controlunit/FSM_onehot_state_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    U_datapath/U_out_register/outport_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    U_datapath/U_out_register/outport_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y6    U_datapath/U_register_i/q_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_fnd_controller/U_clk_div/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_fnd_controller/U_clk_div/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_fnd_controller/U_clk_div/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_datapath/U_register_sum/q_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_datapath/U_register_i/q_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_datapath/U_register_i/q_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_datapath/U_register_sum/q_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_datapath/U_register_sum/q_out_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_datapath/U_register_sum/q_out_reg[15]/C



