Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/College/LogicDesignLab/Lab1-1/fulladder_test_isim_beh.exe -prj F:/College/LogicDesignLab/Lab1-1/fulladder_test_beh.prj work.fulladder_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/College/LogicDesignLab/Lab1-1/halfadder.v" into library work
Analyzing Verilog file "F:/College/LogicDesignLab/Lab1-1/fulladder.v" into library work
Analyzing Verilog file "F:/College/LogicDesignLab/Lab1-1/fulladder_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101840 KB
Fuse CPU Usage: 187 ms
Compiling module halfadder
Compiling module fulladder
Compiling module fulladder_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable F:/College/LogicDesignLab/Lab1-1/fulladder_test_isim_beh.exe
Fuse Memory Usage: 106432 KB
Fuse CPU Usage: 265 ms
