###########
# FPGA
###########
# Ignore all in fpga
fpga/*

# Exept
!fpga/MakeFile
!fpga/make_project.tcl
!fpga/main.v

!fpga/cfg/clocks.xdc
!fpga/cfg/ports.tcl
!fpga/cfg/ports.xdc
!fpga/cfg/red_pitaya.xml

!fpga/sim/main.v

##########
# Backend
##########

# Generated by Cargo
backend/debug/
backend/target/
backend/Cargo.lock
backend/**/*.rs.bk
backend/*.pdb

##########
# Fontend
##########

*.js
*.js.map

##########
# www - app root
##########
# www/index.html

deno.lock