\doxysection{Estructuras de datos}
Lista de estructuras con breves descripciones\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct____DMA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition }{\pageref{struct____UART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structADC__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter ~\newline
 }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPSR__Type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structARM__MPU__Region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{structARM__MPU__Region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FIFOMailBox__TypeDef}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network FIFOMail\+Box }{\pageref{structCAN__FIFOMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FilterRegister__TypeDef}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{structCAN__FilterRegister__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TxMailBox__TypeDef}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{structCAN__TxMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{structCAN__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCONTROL__Type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRYP__TypeDef}{CRYP\+\_\+\+Type\+Def}} \\*Crypto Processor }{\pageref{structCRYP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDCMI__TypeDef}{DCMI\+\_\+\+Type\+Def}} \\*DCMI }{\pageref{structDCMI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdelay__t}{delay\+\_\+t}} \\*Estructura que mantiene informaci√≥n de un retardo }{\pageref{structdelay__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA2D__TypeDef}{DMA2\+D\+\_\+\+Type\+Def}} \\*DMA2D Controller }{\pageref{structDMA2D__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__InitTypeDef}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__Stream__TypeDef}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{structDMA__Stream__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDWT__Type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structestado__interno__t}{estado\+\_\+interno\+\_\+t}} \\*Estructura que representa el estado interno de la interfaz en el sistema }{\pageref{structestado__interno__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structETH__TypeDef}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{structETH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__ConfigTypeDef}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{structEXTI__ConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__HandleTypeDef}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{structEXTI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__EraseInitTypeDef}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{structFLASH__EraseInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__OBProgramInitTypeDef}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{structFLASH__OBProgramInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__ProcessTypeDef}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition ~\newline
 }{\pageref{structFLASH__ProcessTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1__TypeDef}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{structFMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1E__TypeDef}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{structFMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank2__3__TypeDef}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank2 }{\pageref{structFMC__Bank2__3__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank4__TypeDef}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank4 }{\pageref{structFMC__Bank4__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank5__6__TypeDef}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank5\+\_\+6 }{\pageref{structFMC__Bank5__6__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFPU__Type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{structFPU__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__InitTypeDef}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition ~\newline
 }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHASH__DIGEST__TypeDef}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \\*HASH\+\_\+\+DIGEST }{\pageref{structHASH__DIGEST__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHASH__TypeDef}{HASH\+\_\+\+Type\+Def}} \\*HASH }{\pageref{structHASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__HandleTypeDef}{I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{structI2C__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__InitTypeDef}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{structI2C__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionIPSR__Type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structITM__Type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{structLL__UTILS__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{structLL__UTILS__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLTDC__Layer__TypeDef}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display layer x Controller }{\pageref{structLTDC__Layer__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLTDC__TypeDef}{LTDC\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display Controller }{\pageref{structLTDC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structNVIC__Type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVDTypeDef}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{structPWR__PVDTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{structRCC__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{structRCC__OscInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PLLInitTypeDef}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{structRCC__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{structRNG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__Block__TypeDef}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{structSAI__Block__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__TypeDef}{SAI\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{structSAI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCB__Type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCnSCB__Type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSDIO__TypeDef}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{structSDIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{structSYSCFG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{structTIM__Base__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{structTIM__BreakDeadTimeConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{structTIM__ClearInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{structTIM__ClockConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{structTIM__Encoder__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{structTIM__HallSensor__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{structTIM__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__IC__InitTypeDef}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{structTIM__IC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{structTIM__MasterConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{structTIM__OC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{structTIM__OnePulse__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{structTIM__SlaveConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTPI__Type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__InitTypeDef}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition }{\pageref{structUART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__DeviceTypeDef}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{structUSB__OTG__DeviceTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{structUSB__OTG__GlobalTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__HostChannelTypeDef}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__HostChannelTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__HostTypeDef}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{structUSB__OTG__HostTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__INEndpointTypeDef}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{structUSB__OTG__INEndpointTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__OUTEndpointTypeDef}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__OUTEndpointTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{structWWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionxPSR__Type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
