0.7
2020.1
May 27 2020
20:09:33
E:/vivadoproject/CPU_Design_two/CPU_Design_two.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sim_1/new/CPU_Desgn_two_sim.v,1624019269,verilog,,,,CPU_Design_sim,,,,,,,,
E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/ip/DM/sim/DM.v,1624028571,verilog,,E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/ip/ROM_B/sim/ROM_B.v,,DM,,,,,,,,
E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/ip/ROM_B/sim/ROM_B.v,1624019980,verilog,,E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/new/CPU_Design_two.v,,ROM_B,,,,,,,,
E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/new/CPU_Design_two.v,1624068547,verilog,,E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sim_1/new/CPU_Desgn_two_sim.v,,ALU;CPU;CPU_Design_three;CU;Code_Translation;Display;Div;ID2;IR_Register;MDR;PC;PC0;PC_ADD;PC_addr_ADD;Register_A_B;Register_F;Regs;immU,,,,,,,,
