Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:40 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/dut_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------+
|      Characteristics      |                             Path #1                            |
+---------------------------+----------------------------------------------------------------+
| Requirement               | 3.300                                                          |
| Path Delay                | 5.176                                                          |
| Logic Delay               | 1.309(26%)                                                     |
| Net Delay                 | 3.867(74%)                                                     |
| Clock Skew                | -0.049                                                         |
| Slack                     | -2.484                                                         |
| Clock Uncertainty         | 0.035                                                          |
| Clock Relationship        | Timed                                                          |
| Clock Delay Group         | Same Clock                                                     |
| Logic Levels              | 5                                                              |
| Routes                    | NA                                                             |
| Logical Path              | FDRE/C-(6)-LUT3-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-LUT5-(5)-FDRE/R |
| Start Point Clock         | ap_clk                                                         |
| End Point Clock           | ap_clk                                                         |
| DSP Block                 | None                                                           |
| RAM Registers             | None-None                                                      |
| IO Crossings              | 0                                                              |
| Config Crossings          | 0                                                              |
| SLR Crossings             | 0                                                              |
| PBlocks                   | 0                                                              |
| High Fanout               | 9                                                              |
| Dont Touch                | 0                                                              |
| Mark Debug                | 0                                                              |
| Start Point Pin Primitive | FDRE/C                                                         |
| End Point Pin Primitive   | FDRE/R                                                         |
| Start Point Pin           | i_fu_62_reg[0]/C                                               |
| End Point Pin             | i_fu_62_reg[0]/R                                               |
+---------------------------+----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+----+---+----+---+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 |  5 | 6 |  7 | 8 |
+-----------------+-------------+-----+-----+----+----+----+----+---+----+---+
| ap_clk          | 3.300ns     | 386 | 345 | 70 | 70 | 31 | 33 | 5 | 49 | 7 |
+-----------------+-------------+-----+-----+----+----+----+----+---+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 996 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


