# multicycle-riscv
Multicycle RISC-V processor following the design in "Digital Design and Computer Architecture: RISC-V Edition" (Harris &amp; Harris, Elsevier © 2021)

### Top-level block diagram
- `controller` and `datapath` modules combined in `riscv` module
- unified memory module combines instruction and data memory

![CamScanner 11-18-2024 23 55_1](https://github.com/user-attachments/assets/af3860e6-3ad3-4bc1-b596-9065b0a00dda)

### Multicycle processor datapath diagram
![Screenshot 2024-11-24 at 1 17 40 PM](https://github.com/user-attachments/assets/1602413c-be08-4590-9a98-ea9467eb295c)
