### Parsers
 - HDL (Verilog, VHDL, etc.)
   - [Icarus Verilog](https://github.com/steveicarus/iverilog), a Verilog simulation and synthesis tool compiling source code written in Verilog (IEEE-1364) into some target format
   - [verilog-parser](https://github.com/ben-marshall/verilog-parser), a parser for the IEEE 1364-2001 verilog standard
   - [pyverilog](https://pypi.org/project/pyverilog), a hardware design processing toolkit for Verilog HDL including verilog parser, dataflow analyzer, control-flow analyzer and code generator
   - [hdlparse](https://kevinpt.github.io/hdlparse/), a simple package implementing a rudimentary parser for VHDL and Verilog
 - LEF/DEF
   - Si2 [LEF/DEF Toolkit](https://projects.si2.org/openeda.si2.org/projects/lefdef/)
   - RazKarapetyan's [LEF/DEF parser](https://github.com/RazKarapetyan/LEF-DEF-parser)
   - Tri Minh Cao's [LEF parser](https://github.com/trimcao/lef-parser)
 - Liberty
   - Mirror of Synopsys's [Liberty parser library](https://github.com/eclufsc/libertyParser)
 - SDC
   - Synopsys TAP-in [SDC parser](https://www.synopsys.com/community/interoperability-programs/tap-in.html)
   - dalance's [SDC parser](https://github.com/dalance/sdc-parser)

