/** @file wlan_mac_low.c
 *  @brief Low-level WLAN MAC High Framework
 *
 *  This contains the low-level code for accessing the WLAN MAC Low Framework.
 *
 *  @copyright Copyright 2014-2015, Mango Communications. All rights reserved.
 *          Distributed under the Mango Communications Reference Design License
 *				See LICENSE.txt included in the design archive or
 *				at http://mangocomm.com/802.11/license
 *
 *  @author Chris Hunter (chunter [at] mangocomm.com)
 *  @author Patrick Murphy (murphpo [at] mangocomm.com)
 *  @author Erik Welsh (welsh [at] mangocomm.com)
 */

#include <string.h>
#include <stdlib.h>

#include "xparameters.h"
#include "w3_userio.h"
#include "w3_ad_controller.h"
#include "w3_clock_controller.h"
#include "w3_iic_eeprom.h"
#include "radio_controller.h"

#include "wlan_mac_ipc_util.h"
#include "wlan_mac_802_11_defs.h"
#include "wlan_mac_misc_util.h"
#include "wlan_phy_util.h"

#include "wlan_exp.h"
#include "wlan_mac_low.h"

#define DBG_PRINT 0

volatile static u32          mac_param_chan;                                        ///< Current channel of the lower-level MAC
volatile static u8           mac_param_band;                                        ///< Current band of the lower-level MAC
volatile static s8           mac_param_ctrl_tx_pow;                                 ///< Current transmit power (dBm) for control packets
volatile static u32          mac_param_rx_filter;                                   ///< Current filter applied to packet receptions
volatile static u8           rx_pkt_buf;                                            ///< Current receive buffer of the lower-level MAC
volatile static u8           cw_exp_min;											///< Current minimum contention window exponent
volatile static u8           cw_exp_max;											///< Current maximum contention window exponent

static u32  				 cpu_low_status;                                        ///< Status flags that are reported to upper-level MAC

static wlan_mac_hw_info    	 hw_info;                                               ///< Information about the hardware reported to upper-level MAC
static wlan_ipc_msg        	 ipc_msg_from_high;                                     ///< Buffer for incoming IPC messages
static u32                 	 ipc_msg_from_high_payload[IPC_BUFFER_MAX_NUM_WORDS];   ///< Buffer for payload of incoming IPC messages

// Callback function pointers
static function_ptr_t        frame_rx_callback;                                     ///< User callback frame receptions
static function_ptr_t        frame_tx_callback;                                     ///< User callback frame transmissions

static function_ptr_t        ipc_low_param_callback;                                ///< User callback for IPC_MBOX_LOW_PARAM ipc calls

//Note: this statically allocated space should be larger than the maximum number of attempts
//dot11ShortRetryLimit+dot11LongRetryLimit-1
static wlan_mac_low_tx_details low_tx_details[50]; //TODO make a #define

//Constant LUTs for MCS
const static u8 mcs_to_n_dbps_lut[64] = {N_DBPS_R6, N_DBPS_R9, N_DBPS_R12, N_DBPS_R18, N_DBPS_R24, N_DBPS_R36, N_DBPS_R48, N_DBPS_R54,
										 0,         0,         0,          0,          0,          0,          0,          0,
									     0,         0,         0,          0,          0,          0,          0,          0,
										 0,         0,         0,          0,          0,          0,          0,          0,
										 0,         0,         0,          0,          0,          0,          0,          0,
										 0,         0,         0,          0,          0,          0,          0,          0,
										 0,         0,         0,          0,          0,          0,          0,          0,
										 0,         0,         0,          0,          0,          0,          0,          0 };

const static u8 mcs_to_phy_rate_lut[64] = {WLAN_PHY_RATE_BPSK12, WLAN_PHY_RATE_BPSK34, WLAN_PHY_RATE_QPSK12, WLAN_PHY_RATE_QPSK34, WLAN_PHY_RATE_16QAM12, WLAN_PHY_RATE_16QAM34, WLAN_PHY_RATE_64QAM23, WLAN_PHY_RATE_64QAM34,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     0,
										   0,                     0,                    0,                    0,                    0,                     0,                     0,                     WLAN_PHY_RATE_DSSS_1M };

const static u8 mcs_to_resp_mcs[64] = {0, 0, 2, 2, 4, 4, 4, 4,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0,
									   0, 0, 0, 0, 0, 0, 0, 0 };


/**
 * @brief Initialize MAC Low Framework
 *
 * This function initializes the MAC Low Framework by setting
 * up the hardware and other subsystems in the framework.
 *
 * @param type
 * 	- lower-level MAC type
 * @return int status
 *  - initialization status (0 = success)
 */
int wlan_mac_low_init(u32 type){
	u32 status;
	rx_frame_info* rx_mpdu;
	wlan_ipc_msg ipc_msg_to_high;

	mac_param_band = RC_24GHZ;
	mac_param_ctrl_tx_pow = 10;
	cpu_low_status = 0;

	cw_exp_min = 4;
	//cw_exp_min = 1;
	cw_exp_max = 10;
	//cw_exp_max = 1;

	//mac_param_rx_filter    = (RX_FILTER_FCS_ALL | RX_FILTER_HDR_ADDR_MATCH_MPDU);
	mac_param_rx_filter    = (RX_FILTER_FCS_ALL | RX_FILTER_HDR_ALL);

	frame_rx_callback	   = (function_ptr_t)nullCallback;
	frame_tx_callback	   = (function_ptr_t)nullCallback;
	ipc_low_param_callback = (function_ptr_t)nullCallback;

	status = w3_node_init();

	if(status != 0) {
		xil_printf("Error in w3_node_init()! Exiting\n");
		return -1;
	}

	// TODO: This value should offset forward to the time when the timestamp bytes in the beacon are transmitter
	wlan_mac_set_timestamp_offset(0);

	//Disable timestamp insertion by default (start>end == disabled)
	wlan_phy_tx_timestamp_ins_start(1);
	wlan_phy_tx_timestamp_ins_end(0);

	wlan_lib_init();

	//create IPC message to receive into
	ipc_msg_from_high.payload_ptr = &(ipc_msg_from_high_payload[0]);

	//Begin by trying to lock packet buffer 0 for wireless receptions
	rx_pkt_buf = 0;
	if(lock_pkt_buf_rx(rx_pkt_buf) != PKT_BUF_MUTEX_SUCCESS){
		warp_printf(PL_ERROR, "Error: unable to lock pkt_buf %d\n", rx_pkt_buf);
		wlan_mac_low_send_exception(EXC_MUTEX_TX_FAILURE);
		return -1;
	} else {
		rx_mpdu = (rx_frame_info*)RX_PKT_BUF_TO_ADDR(rx_pkt_buf);
		rx_mpdu->state = RX_MPDU_STATE_RX_PENDING;
		wlan_phy_rx_pkt_buf_ofdm(rx_pkt_buf);
		wlan_phy_rx_pkt_buf_dsss(rx_pkt_buf);
	}

	//Move the PHY's starting address into the packet buffers by PHY_XX_PKT_BUF_PHY_HDR_OFFSET.
	//This accounts for the metadata located at the front of every packet buffer (Xx_mpdu_info)
	wlan_phy_rx_pkt_buf_phy_hdr_offset(PHY_RX_PKT_BUF_PHY_HDR_OFFSET);
	wlan_phy_tx_pkt_buf_phy_hdr_offset(PHY_TX_PKT_BUF_PHY_HDR_OFFSET);

	wlan_radio_init();
	wlan_phy_init();
	wlan_mac_low_dcf_init();

	// Initialize the HW info structure
	wlan_mac_low_init_hw_info(type);

	// Send a message to other processor to identify hw info of cpu low
	ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_HW_INFO);
	ipc_msg_to_high.num_payload_words = 8;
	ipc_msg_to_high.payload_ptr = (u32 *) &(hw_info);

	ipc_mailbox_write_msg(&ipc_msg_to_high);

	return 0;
}

inline u32 wlan_mac_low_poll_frame_rx(){
	u32 return_status = 0;
	phy_rx_details phy_details;
	int i;

	//Read the MAC/PHY status
	u32 mac_hw_status;
	u32 mac_hw_phy_rx_params;

	mac_hw_status = wlan_mac_get_status();

	//xil_printf("mac_hw_status = 0x%08x\n", mac_hw_status);

	//Check if PHY is currently receiving or has finished receiving
	if( mac_hw_status & (WLAN_MAC_STATUS_MASK_RX_PHY_ACTIVE | WLAN_MAC_STATUS_MASK_RX_PHY_BLOCKED_FCS_GOOD | WLAN_MAC_STATUS_MASK_RX_PHY_BLOCKED) ) {
		return_status |= POLL_MAC_STATUS_RECEIVED_PKT; //We received something in this poll

		i = 0;
		if(DBG_PRINT) xil_printf("MAC Rx: 0x%08x\n", mac_hw_status);
		//Check whether this is an OFDM or DSSS Rx
		if(wlan_mac_get_rx_phy_sel() == WLAN_MAC_PHY_RX_PARAMS_PHY_SEL_DSSS) {
			//DSSS Rx - PHY Rx length is already valid, other params unused for DSSS
			phy_details.phy_mode = PHY_RX_DETAILS_MODE_DSSS;
			phy_details.N_DBPS = 0; //Invalid for DSSS

			//Strip off extra pre-MAC-header bytes used in DSSS frames; this adjustment allows the next
			// function to treat OFDM and DSSS payloads the same
			phy_details.length = wlan_mac_get_rx_phy_length() - 5;
			phy_details.mcs = WLAN_MAC_MCS_1M;

			if(DBG_PRINT) xil_printf("DSSS Rx callback: %d / %d / %d\n", phy_details.phy_mode, phy_details.length, phy_details.mcs);

			//Call the user callback to handle this Rx, capture return value
			return_status |= frame_rx_callback(rx_pkt_buf, &phy_details);

			if(DBG_PRINT) xil_printf("DSSS Rx callback return: 0x%08x\n", return_status);

		} else {
			//OFDM Rx - must wait for PHY_RX_PARAMS to be valid before reading mcs/length
			do {
				mac_hw_phy_rx_params = wlan_mac_get_rx_params();
				if(DBG_PRINT) xil_printf("MAC Rx Poll 1 (%4d): 0x%08x  0x%08x\n", i++, mac_hw_phy_rx_params, wlan_mac_get_status());

			} while((mac_hw_phy_rx_params & WLAN_MAC_PHY_RX_PARAMS_MASK_PARAMS_VALID) == 0);
			i = 0;
			//Check if PHY is continuing Rx (11a: valid SIGNAL, 11n: valid+supported HT-SIG)
			if( (mac_hw_phy_rx_params & (WLAN_MAC_PHY_RX_PARAMS_MASK_UNSUPPORTED | WLAN_MAC_PHY_RX_PARAMS_MASK_RX_ERROR))) {
				//PHY is not processing this Rx - do not call user callback
				return_status = return_status & ~POLL_MAC_STATUS_RECEIVED_PKT;

				//Wait for PHY to finish, then clear block
				do {
					mac_hw_status = wlan_mac_get_status();
					if(DBG_PRINT) xil_printf("MAC Rx Poll 2 (%4d): 0x%08x  0x%08x\n", i++, mac_hw_phy_rx_params, wlan_mac_get_status());
				} while(mac_hw_status & WLAN_MAC_STATUS_MASK_RX_PHY_ACTIVE);

				wlan_mac_dcf_hw_unblock_rx_phy();

			} else {
				//PHY is processing this Rx - read mcs/length/phy-mode
				phy_details.phy_mode = wlan_mac_get_rx_phy_mode();
				phy_details.length = wlan_mac_get_rx_phy_length();
				phy_details.mcs = wlan_mac_get_rx_phy_mcs();

				phy_details.N_DBPS = wlan_mac_mcs_to_n_dbps(phy_details.mcs);

				if(DBG_PRINT) xil_printf("OFDM Rx callback: %d / %d / %d\n", phy_details.phy_mode, phy_details.length, phy_details.mcs);

				//Call the user callback to handle this Rx, capture return value
				return_status |= frame_rx_callback(rx_pkt_buf, &phy_details);

				if(DBG_PRINT) xil_printf("OFDM Rx callback return: 0x%08x\n", return_status);
			}
		}

		//Current frame_rx_callback() always unblocks PHY
		// uncomment this unblock_rx_phy if custom frame_rx_callback does not wait to unblock the PHY
		//wlan_mac_dcf_hw_unblock_rx_phy();
	}

	return return_status;
}


u8 wlan_mac_low_get_cw_exp_min(){
	return cw_exp_min;
}
u8 wlan_mac_low_get_cw_exp_max(){
	return cw_exp_max;
}

/**
 * @brief Finish Initializing MAC Low Framework
 *
 * This function finishes the initialization and notifies the upper-level
 * MAC that it has finished booting.
 *
 * @param None
 * @return None
 */
void wlan_mac_low_finish_init(){
	wlan_ipc_msg ipc_msg_to_high;
	u32 ipc_msg_to_high_payload[1];
	cpu_low_status |= CPU_STATUS_INITIALIZED;
	//Send a message to other processor to say that this processor is initialized and ready
	ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_CPU_STATUS);
	ipc_msg_to_high.num_payload_words = 1;
	ipc_msg_to_high.payload_ptr = &(ipc_msg_to_high_payload[0]);
	ipc_msg_to_high_payload[0] = cpu_low_status;
	ipc_mailbox_write_msg(&ipc_msg_to_high);
}

/**
 * @brief Initialize the DCF Hardware Core
 *
 * This function initializes the DCF hardware core.
 *
 * @param None
 * @return None
 */
void wlan_mac_low_dcf_init(){
	u16 i;
	rx_frame_info* rx_mpdu;

	//Enable blocking of the Rx PHY following good-FCS receptions and bad-FCS receptions
	// BLOCK_RX_ON_VALID_RXEND will block the Rx PHY on all RX_END events following valid RX_START events
	//  This allows the wlan_exp framework to count and log bad FCS receptions
	REG_SET_BITS(WLAN_MAC_REG_CONTROL, (WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_EN | WLAN_MAC_CTRL_MASK_BLOCK_RX_ON_TX | WLAN_MAC_CTRL_MASK_BLOCK_RX_ON_VALID_RXEND));

	//Enable the NAV counter
	REG_CLEAR_BITS(WLAN_MAC_REG_CONTROL, (WLAN_MAC_CTRL_MASK_DISABLE_NAV ));

	//MAC timing parameters are in terms of units of 100 nanoseconds
	wlan_mac_set_slot(T_SLOT*10);

	wlan_mac_set_DIFS((T_DIFS)*10);
	wlan_mac_set_TxDIFS(((T_DIFS)*10) - (TX_PHY_DLY_100NSEC));

	//Use postTx timer 2 for ACK timeout
	wlan_mac_set_postTx_timer2(T_TIMEOUT * 10);
	wlan_mac_postTx_timer2_en(1);

	//Use postRx timer 1 for SIFS
	wlan_mac_set_postRx_timer1((T_SIFS*10)-(TX_PHY_DLY_100NSEC));
	wlan_mac_postRx_timer1_en(1);

	//TODO: NAV adjust needs verification
	//NAV adjust time - signed char (Fix8_0) value
	wlan_mac_set_NAV_adj(0*10);
	wlan_mac_set_EIFS(T_EIFS*10);

	//Clear any stale Rx events
	wlan_mac_dcf_hw_unblock_rx_phy();

	for(i=0;i < NUM_RX_PKT_BUFS; i++){
		rx_mpdu = (rx_frame_info*)RX_PKT_BUF_TO_ADDR(i);
		rx_mpdu->state = RX_MPDU_STATE_EMPTY;
	}

}

/**
 * @brief Send Exception to Upper-Level MAC
 *
 * This function generates an IPC message for the upper-level MAC
 * to tell it that something has gone wrong
 *
 * @param u32 reason
 *  - reason code for the exception
 * @return None
 */
inline void wlan_mac_low_send_exception(u32 reason){
	wlan_ipc_msg ipc_msg_to_high;
	u32 ipc_msg_to_high_payload[2];
	//Send an exception to CPU_HIGH along with a reason
	cpu_low_status |= CPU_STATUS_EXCEPTION;
	ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_CPU_STATUS);
	ipc_msg_to_high.num_payload_words = 2;
	ipc_msg_to_high.payload_ptr = &(ipc_msg_to_high_payload[0]);
	ipc_msg_to_high_payload[0] = cpu_low_status;
	ipc_msg_to_high_payload[1] = reason;
	ipc_mailbox_write_msg(&ipc_msg_to_high);

	userio_write_hexdisp_left(USERIO_BASEADDR, reason & 0xF);
	userio_write_hexdisp_right(USERIO_BASEADDR, (reason>>4) & 0xF);

	while(1){
		userio_write_leds_red(USERIO_BASEADDR, 0x5);
		usleep(250000);
		userio_write_leds_red(USERIO_BASEADDR, 0xA);
		usleep(250000);
	}
}

/**
 * @brief Poll for IPC Receptions
 *
 * This function is a non-blocking poll for IPC receptions from the
 * upper-level MAC.
 *
 * @param None
 * @return None
 */
inline void wlan_mac_low_poll_ipc_rx(){
	//Poll mailbox read msg
	if(ipc_mailbox_read_msg(&ipc_msg_from_high) == IPC_MBOX_SUCCESS){
		process_ipc_msg_from_high(&ipc_msg_from_high);
	}
}

/**
 * @brief Process IPC Reception
 *
 * This is an internal function to the WLAN MAC Low framework to process
 * received IPC messages and call the appropriate callback.
 *
 * @param None
 * @return None
 */
void process_ipc_msg_from_high(wlan_ipc_msg* msg){
	u32                      status;
	wlan_ipc_msg             ipc_msg_to_high;

	tx_frame_info          * tx_mpdu;
	mac_header_80211       * tx_80211_header;

	u32                      temp1, temp2;

	u16                      tx_pkt_buf;
	u8                       rate;
	u16                      ACK_N_DBPS;
	u32                      isLocked, owner;
	u64                    * u_timestamp_ptr;
	s64                    * s_timestamp_ptr;
	u64                      new_timestamp;
	u32                      low_tx_details_size;
	u32*                     payload_to_write;

	switch(IPC_MBOX_MSG_ID_TO_MSG(msg->msg_id)){

		case IPC_MBOX_CPU_STATUS:
			ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_CPU_STATUS);
			ipc_msg_to_high.num_payload_words = 1;
			ipc_msg_to_high.payload_ptr = &cpu_low_status;
			ipc_mailbox_write_msg(&ipc_msg_to_high);
			break;

		case IPC_MBOX_MEM_READ_WRITE:
			switch(msg->arg0){
				case IPC_REG_WRITE_MODE:
					payload_to_write = (u32*)((u8*)ipc_msg_from_high_payload + sizeof(ipc_reg_read_write));

					//IMPORTANT: this memcpy assumes the payload provided by CPU high is ready as-is
					// Any byte swapping (i.e. for payloads that arrive over Ethernet) *must* be performed
					//  before the payload is passed to this function
					memcpy((u8*)(((ipc_reg_read_write*)ipc_msg_from_high_payload)->baseaddr),
						  (u8*)payload_to_write,
						  sizeof(u32)*((ipc_reg_read_write*)ipc_msg_from_high_payload)->num_words );

				break;
				case IPC_REG_READ_MODE:
					/*
					xil_printf("\nCPU Low Read:\n");
					xil_printf(" Addr: 0x%08x\n", (u32*)((ipc_reg_read_write*)ipc_msg_from_high_payload)->baseaddr);
					xil_printf(" N Wrds: %d\n", ((ipc_reg_read_write*)ipc_msg_from_high_payload)->num_words);

					xil_printf("Mem[0x%08x] = 0x%08x\n",
							(u32*)((ipc_reg_read_write*)ipc_msg_from_high_payload)->baseaddr,
							Xil_In32((u32*)((ipc_reg_read_write*)ipc_msg_from_high_payload)->baseaddr));
					 */
					ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_MEM_READ_WRITE);
					ipc_msg_to_high.num_payload_words = ((ipc_reg_read_write*)ipc_msg_from_high_payload)->num_words;
					ipc_msg_to_high.payload_ptr = (u32*)((ipc_reg_read_write*)ipc_msg_from_high_payload)->baseaddr;

					ipc_mailbox_write_msg(&ipc_msg_to_high);

				break;
			}
		break;

		case IPC_MBOX_LOW_PARAM:
			switch(msg->arg0){
				case IPC_REG_WRITE_MODE:
					switch(ipc_msg_from_high_payload[0]){
						case LOW_PARAM_PHYSICAL_CS_THRESH:
							if(ipc_msg_from_high_payload[1] < 1023){
								wlan_phy_rx_set_cca_thresh(ipc_msg_from_high_payload[1] * PHY_RX_RSSI_SUM_LEN);
							} else {
								wlan_phy_rx_set_cca_thresh(0xFFFF);
							}
						break;
						case LOW_PARAM_CW_EXP_MIN:
							cw_exp_min = ipc_msg_from_high_payload[1];
						break;
						case LOW_PARAM_CW_EXP_MAX:
							cw_exp_max = ipc_msg_from_high_payload[1];
						break;

						case LOW_PARAM_TIMESTAMP_OFFSET:
							wlan_mac_set_timestamp_offset((s32)(ipc_msg_from_high_payload[1]));
						break;

						case LOW_PARAM_BB_GAIN:
							if(ipc_msg_from_high_payload[1] <= 3){
								radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXGAIN_BB, ipc_msg_from_high_payload[1]);
							}
						break;

						case LOW_PARAM_LINEARITY_PA:
							if(ipc_msg_from_high_payload[1] <= 3){
								radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXLINEARITY_PADRIVER, ipc_msg_from_high_payload[1]);
							}
						break;

						case LOW_PARAM_LINEARITY_VGA:
							if(ipc_msg_from_high_payload[1] <= 3){
								radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXLINEARITY_VGA, ipc_msg_from_high_payload[1]);
							}
						break;

						case LOW_PARAM_LINEARITY_UPCONV:
							if(ipc_msg_from_high_payload[1] <= 3){
								radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXLINEARITY_UPCONV, ipc_msg_from_high_payload[1]);
							}
						break;

						case LOW_PARAM_AD_SCALING:
							ad_spi_write(AD_BASEADDR, AD_ALL_RF, 0x36, (0x1F & ipc_msg_from_high_payload[1]));
							ad_spi_write(AD_BASEADDR, AD_ALL_RF, 0x37, (0x1F & ipc_msg_from_high_payload[2]));
							ad_spi_write(AD_BASEADDR, AD_ALL_RF, 0x35, (0x1F & ipc_msg_from_high_payload[3]));
						break;

						case LOW_PARAM_PKT_DET_MIN_POWER:
							if( ipc_msg_from_high_payload[1]&0xFF000000 ){
								wlan_phy_enable_req_both_pkt_det();
								//The value sent from wlan_exp will be unsigned with 0 representing PKT_DET_MIN_POWER_MIN
								wlan_mac_low_set_pkt_det_min_power((ipc_msg_from_high_payload[1]&0x000000FF) - PKT_DET_MIN_POWER_MIN);

							} else {
								wlan_phy_disable_req_both_pkt_det();
							}
						break;


						default:
							ipc_low_param_callback(IPC_REG_WRITE_MODE, ipc_msg_from_high_payload);
						break;
					}
				break;

				case IPC_REG_READ_MODE:
					ipc_msg_to_high.msg_id            = IPC_MBOX_MSG_ID(IPC_MBOX_LOW_PARAM);

					switch(ipc_msg_from_high_payload[0]){
						case LOW_PARAM_PHYSICAL_CS_THRESH:
							temp1 = ((Xil_In32(WLAN_RX_PHY_CCA_CFG) & 0x0000FFFF) / 8);

							ipc_msg_to_high.num_payload_words = 1;
							ipc_msg_to_high.payload_ptr       = (u32 *)&temp1;
						break;
						case LOW_PARAM_CW_EXP_MIN:
							temp1 = cw_exp_min;

							ipc_msg_to_high.num_payload_words = 1;
							ipc_msg_to_high.payload_ptr       = (u32 *)&temp1;
						break;
						case LOW_PARAM_CW_EXP_MAX:
							temp1 = cw_exp_max;

							ipc_msg_to_high.num_payload_words = 1;
							ipc_msg_to_high.payload_ptr       = (u32 *)&temp1;
						break;
						case LOW_PARAM_TIMESTAMP_OFFSET:
							temp1 = Xil_In32(WLAN_MAC_REG_SET_TIMESTAMP_OFFSET);

							ipc_msg_to_high.num_payload_words = 1;
							ipc_msg_to_high.payload_ptr       = (u32 *)&temp1;
						break;
						default:
							// Set a Null response before executing the callback
							temp1                             = 0;
							ipc_msg_to_high.num_payload_words = 0;
							ipc_msg_to_high.payload_ptr       = (u32 *)&temp1;

							ipc_low_param_callback(IPC_REG_READ_MODE, ipc_msg_from_high_payload); //TODO: needs to have a return value?
						break;
					}

					ipc_mailbox_write_msg(&ipc_msg_to_high);
				break;
			}
		break;

		case IPC_MBOX_CONFIG_CHANNEL:
			mac_param_chan = ipc_msg_from_high_payload[0];
			if(wlan_lib_channel_verify(mac_param_chan) == 0){
				//wlan_mac_low_wlan_chan_to_rc_chan

				if(mac_param_chan <= 14){
					mac_param_band = RC_24GHZ;

				} else {
					mac_param_band = RC_5GHZ;
				}
				radio_controller_setCenterFrequency(RC_BASEADDR, (RC_ALL_RF), mac_param_band, wlan_mac_low_wlan_chan_to_rc_chan(mac_param_chan));
				wlan_mac_reset_NAV_counter();

			} else {
				xil_printf("Invalid channel selection %d\n", mac_param_chan);
			}


		break;

		case IPC_MBOX_LOW_RANDOM_SEED:
			srand(ipc_msg_from_high_payload[0]);
		break;

		case IPC_MBOX_CONFIG_TX_CTRL_POW:
			mac_param_ctrl_tx_pow = (s8)ipc_msg_from_high_payload[0];
		break;

		case IPC_MBOX_CONFIG_RX_FILTER:
			temp1 = (u32)ipc_msg_from_high_payload[0];
			temp2 = 0;
			if((temp1 & RX_FILTER_FCS_MASK) == RX_FILTER_FCS_NOCHANGE){
				temp2 |= (mac_param_rx_filter & RX_FILTER_FCS_MASK);
			} else {
				temp2 |= (temp1 & RX_FILTER_FCS_MASK);
			}
			if((temp1 & RX_FILTER_HDR_NOCHANGE) == RX_FILTER_HDR_NOCHANGE){
				temp2 |= (mac_param_rx_filter & RX_FILTER_HDR_NOCHANGE);
			} else {
				temp2 |= (temp1 & RX_FILTER_HDR_NOCHANGE);
			}

			mac_param_rx_filter = temp2;
		break;

		case IPC_MBOX_CONFIG_RX_ANT_MODE:
			wlan_rx_config_ant_mode(ipc_msg_from_high_payload[0]);
		break;

		case IPC_MBOX_SET_TIME:
		//Because the act of setting the delta timestamp takes time, we need to compensate for that time in the
		//value we correct. The below value was verified with a WN experiment that fed the log visualizer. We
		//iterated on this value until STAs align with the AP after the beacon.
		#define SET_TIME_CALIB 2
			switch(msg->arg0){
				default:
				case 0:
					//This message contains a new timestamp that should completely replace
					//the existing usec count
					u_timestamp_ptr = (u64*)(ipc_msg_from_high_payload);
					new_timestamp   = u_timestamp_ptr[0];
				break;

				case 1:
					//This message contains a timestamp correction factor.
					s_timestamp_ptr = (s64*)(ipc_msg_from_high_payload);
					new_timestamp   = get_usec_timestamp() + s_timestamp_ptr[0] + SET_TIME_CALIB;
				break;
			}
			wlan_mac_low_set_time(new_timestamp);
		break;

		case IPC_MBOX_CONFIG_PHY_TX:
			process_config_phy_tx((ipc_config_phy_tx*)ipc_msg_from_high_payload);
		break;

		case IPC_MBOX_CONFIG_PHY_RX:
			process_config_phy_rx((ipc_config_phy_rx*)ipc_msg_from_high_payload);
		break;

		case IPC_MBOX_TX_MPDU_READY:

			//Message is an indication that a Tx Pkt Buf needs processing
			tx_pkt_buf = msg->arg0;
			//TODO: Sanity check tx_pkt_buf so that it's within the number of tx packet bufs


			if(lock_pkt_buf_tx(tx_pkt_buf) != PKT_BUF_MUTEX_SUCCESS){
				warp_printf(PL_ERROR, "Error: unable to lock TX pkt_buf %d\n", tx_pkt_buf);

				status_pkt_buf_tx(tx_pkt_buf, &isLocked, &owner);

				warp_printf(PL_ERROR, "	TX pkt_buf %d status: isLocked = %d, owner = %d\n", tx_pkt_buf, isLocked, owner);

			} else {

				tx_mpdu = (tx_frame_info*)TX_PKT_BUF_TO_ADDR(tx_pkt_buf);

				tx_mpdu->delay_accept = (u32)(get_usec_timestamp() - tx_mpdu->timestamp_create);

				//Convert rate index into rate code used in PHY's SIGNAL field
				//ACK_N_DBPS is used to calculate duration of received ACKs.
				//The selection of ACK rates given DATA rates is specified in 9.7.6.5.2 of 802.11-2012
				rate = wlan_mac_mcs_to_phy_rate(tx_mpdu->params.phy.rate);
				ACK_N_DBPS = wlan_mac_mcs_to_n_dbps(wlan_mac_mcs_to_ctrl_resp_mcs(tx_mpdu->params.phy.rate));

				if((tx_mpdu->flags) & TX_MPDU_FLAGS_FILL_DURATION){
					//Get pointer to start of MAC header in packet buffer
					tx_80211_header = (mac_header_80211*)(TX_PKT_BUF_TO_ADDR(tx_pkt_buf)+PHY_TX_PKT_BUF_MPDU_OFFSET);

					//Compute and fill in the duration of any time-on-air following this packet's transmission
					// For DATA Tx, DURATION = T_SIFS + T_ACK, where T_ACK is function of the ACK Tx rate
					tx_80211_header->duration_id = wlan_ofdm_txtime(sizeof(mac_header_80211_ACK)+WLAN_PHY_FCS_NBYTES, ACK_N_DBPS) + T_SIFS;
				}

				if((tx_mpdu->flags) & TX_MPDU_FLAGS_FILL_TIMESTAMP){
					//Some management packets contain the node's local 64-bit microsecond timer value
					// The Tx hardware can insert this value into the outgoing byte stream automatically
					// This ensures the timestamp value is not skewed by any pre-Tx deferrals

					//The macros below set the first and last byte index where the Tx logic should insert
					// the 8-byte timestamp.
					//In the current implementation these indexes must span an 8-byte-aligned
					// region of the packet buffer (i.e. (start_ind % 8)==0 )
					wlan_phy_tx_timestamp_ins_start((24+PHY_TX_PKT_BUF_PHY_HDR_SIZE));
					wlan_phy_tx_timestamp_ins_end((31+PHY_TX_PKT_BUF_PHY_HDR_SIZE));

				} else {
					//When start>end, the Tx logic will not insert any timestamp
					wlan_phy_tx_timestamp_ins_start(1);
					wlan_phy_tx_timestamp_ins_end(0);
				}

				//Submit the MPDU for transmission - this callback will return only when the MPDU Tx is
				// complete (after all re-transmissions, ACK Rx, timeouts, etc.)

				status = frame_tx_callback(tx_pkt_buf, rate, tx_mpdu->length, low_tx_details);

				if((tx_mpdu->flags) & TX_MPDU_FLAGS_FILL_TIMESTAMP){
					//The Tx logic automatically inserted the timestamp at the time that the bytes
					//were being fed out to the Tx PHY. We can go back and re-insert this time into the
					//payload so that further processing (e.g. logging) sees the correct payload.

					//First, calculate what the value should be

					*((u64*)( (TX_PKT_BUF_TO_ADDR(tx_pkt_buf)+PHY_TX_PKT_BUF_MPDU_OFFSET + 24)) ) = (u64) ( (u64)get_tx_start_timestamp() + (s64)wlan_mac_get_timestamp_offset() );
				}

				//Record the total time this MPDU spent in the Tx state machine
				tx_mpdu->delay_done = (u32)(get_usec_timestamp() - (tx_mpdu->timestamp_create + (u64)(tx_mpdu->delay_accept)));

				low_tx_details_size = (tx_mpdu->num_tx_attempts)*sizeof(wlan_mac_low_tx_details);

				if(status == TX_MPDU_RESULT_SUCCESS){
					tx_mpdu->tx_result = TX_MPDU_RESULT_SUCCESS;
				} else {
					tx_mpdu->tx_result = TX_MPDU_RESULT_FAILURE;
				}

				//Revert the state of the packet buffer and return control to CPU High
				if(unlock_pkt_buf_tx(tx_pkt_buf) != PKT_BUF_MUTEX_SUCCESS){
					warp_printf(PL_ERROR, "Error: unable to unlock TX pkt_buf %d\n", tx_pkt_buf);
					wlan_mac_low_send_exception(EXC_MUTEX_TX_FAILURE);
				} else {
					ipc_msg_to_high.msg_id =  IPC_MBOX_MSG_ID(IPC_MBOX_TX_MPDU_DONE);

					//Add the per-Tx-event details to the IPC message so CPU High can add them to the log as TX_LOW entries
					if(low_tx_details != NULL){
						ipc_msg_to_high.payload_ptr = (u32*)low_tx_details;

						//Make sure we don't overfill the IPC mailbox with TX_LOW data; truncate the Tx details if necessary
						if(low_tx_details_size < (IPC_BUFFER_MAX_NUM_WORDS << 2)){
							ipc_msg_to_high.num_payload_words = ( low_tx_details_size ) >> 2; // # of u32 words
						} else {
							ipc_msg_to_high.num_payload_words = ( ((IPC_BUFFER_MAX_NUM_WORDS << 2)/sizeof(wlan_mac_low_tx_details)  )*sizeof(wlan_mac_low_tx_details) ) >> 2; // # of u32 words
						}
					} else {
						ipc_msg_to_high.num_payload_words = 0;
						ipc_msg_to_high.payload_ptr = NULL;
					}
					ipc_msg_to_high.arg0 = tx_pkt_buf;
					ipc_mailbox_write_msg(&ipc_msg_to_high);
				}
			}
		break;
	}
}

/**
 * @brief Set MAC microsecond timer
 *
 * This function sets the MAC core's microsecond timer
 * The timer starts at 0 at FPGA configuration time and counts up forever.
 * Some 802.11 handshakes require updating the local timer to match a partner
 *  node's timer value (reception of a beacon, for example)
 *
 * @param u64 new_time
 *  - the new base timestamp for the system
 * @return None
 */
void wlan_mac_low_set_time(u64 new_time) {
	Xil_Out32(WLAN_MAC_REG_SET_TIMESTAMP_LSB, (u32)new_time);
	Xil_Out32(WLAN_MAC_REG_SET_TIMESTAMP_MSB, (u32)(new_time>>32));

	Xil_Out32(WLAN_MAC_REG_CONTROL, (Xil_In32(WLAN_MAC_REG_CONTROL) & ~WLAN_MAC_CTRL_MASK_UPDATE_TIMESTAMP));
	Xil_Out32(WLAN_MAC_REG_CONTROL, (Xil_In32(WLAN_MAC_REG_CONTROL) | WLAN_MAC_CTRL_MASK_UPDATE_TIMESTAMP));
	Xil_Out32(WLAN_MAC_REG_CONTROL, (Xil_In32(WLAN_MAC_REG_CONTROL) & ~WLAN_MAC_CTRL_MASK_UPDATE_TIMESTAMP));
}


/**
 * @brief Initialize Hardware Info Struct
 *
 * This function initializes the hardware info struct with values read from the EEPROM.
 *
 * @param None
 * @return None
 */
void wlan_mac_low_init_hw_info( u32 type ) {

	// Initialize the wlan_mac_hw_info structure to all zeros
	//
	memset( (void*)( &hw_info ), 0x0, sizeof( wlan_mac_hw_info ) );

	// Set General Node information
	hw_info.type          = type;
    hw_info.serial_number = w3_eeprom_readSerialNum(EEPROM_BASEADDR);
    hw_info.fpga_dna[1]   = w3_eeprom_read_fpga_dna(EEPROM_BASEADDR, 1);
    hw_info.fpga_dna[0]   = w3_eeprom_read_fpga_dna(EEPROM_BASEADDR, 0);

    // Set HW Addresses
    //   - NOTE:  The w3_eeprom_readEthAddr() function handles the case when the WARP v3
    //     hardware does not have a valid Ethernet address
    //
    // Use address 0 for the WLAN interface, address 1 for the Ethernet interface
	w3_eeprom_readEthAddr(EEPROM_BASEADDR, 0, hw_info.hw_addr_wlan);
	w3_eeprom_readEthAddr(EEPROM_BASEADDR, 1, hw_info.hw_addr_wn);

    // WARPNet will use ethernet device 1 (ETH_B) by default
    hw_info.wn_eth_device = 1;

    // Set the NAV ignore addr to this HW address
    wlan_mac_set_nav_check_addr( hw_info.hw_addr_wlan );
}

/**
 * @brief Return Hardware Info Struct
 *
 * This function returns the hardware info struct stored in the MAC Low Framework
 *
 * @param None
 * @return None
 */
inline wlan_mac_hw_info* wlan_mac_low_get_hw_info(){
	return &hw_info;
}

/**
 * @brief Return Current Channel Selection
 *
 * This function returns the the current channel.
 *
 * @param None
 * @return None
 */
inline u32 wlan_mac_low_get_active_channel(){
	return mac_param_chan;
}

inline s8 wlan_mac_low_get_current_ctrl_tx_pow(){
	return mac_param_ctrl_tx_pow;
}

inline u32 wlan_mac_low_get_current_rx_filter(){
	return mac_param_rx_filter;
}


/**
 * @brief Calculates Rx Power (in dBm)
 *
 * This function calculates receive power for a given band, RSSI and LNA gain. This
 * provides a reasonable estimate of Rx power, accurate to a few dB for standard waveforms.
 *
 * This function does not use the VGA gain setting or I/Q magnitudes. The PHY should use these
 * to refine its own power measurement if needed.
 *
 * @param None
 * @return None
 */

#define POW_LOOKUP_SHIFT 3 //Shift from 10 bit RSSI to 7 bit for lookup
const s8 pow_lookup_B24[128] = {-90, -90, -89, -88, -88, -87, -87, -86, -86, -85, -84, -84, -83, -83, -82, -82,
								-81, -81, -80, -79, -79, -78, -78, -77, -77, -76, -75, -75, -74, -74, -73, -73,
								-72, -72, -71, -70, -70, -69, -69, -68, -68, -67, -66, -66, -65, -65, -64, -64,
								-63, -63, -62, -61, -61, -60, -60, -59, -59, -58, -58, -57, -56, -56, -55, -55,
								-54, -54, -53, -52, -52, -51, -51, -50, -50, -49, -49, -48, -47, -47, -46, -46,
								-45, -45, -44, -43, -43, -42, -42, -41, -41, -40, -40, -39, -38, -38, -37, -37,
								-36, -36, -35, -34, -34, -33, -33, -32, -32, -31, -31, -30, -29, -29, -28, -28,
								-27, -27, -26, -26, -25, -24, -24, -23, -23, -22, -22, -21, -20, -20, -19, -19};

const s8 pow_lookup_B5[128] = {-97, -97, -96, -96, -95, -94, -94, -93, -93, -92, -92, -91, -90, -90, -89, -89,
							   -88, -88, -87, -87, -86, -85, -85, -84, -84, -83, -83, -82, -81, -81, -80, -80,
							   -79, -79, -78, -78, -77, -76, -76, -75, -75, -74, -74, -73, -72, -72, -71, -71,
							   -70, -70, -69, -69, -68, -67, -67, -66, -66, -65, -65, -64, -63, -63, -62, -62,
							   -61, -61, -60, -60, -59, -58, -58, -57, -57, -56, -56, -55, -54, -54, -53, -53,
							   -52, -52, -51, -51, -50, -49, -49, -48, -48, -47, -47, -46, -45, -45, -44, -44,
							   -43, -43, -42, -42, -41, -40, -40, -39, -39, -38, -38, -37, -36, -36, -35, -35,
							   -34, -34, -33, -32, -32, -31, -31, -30, -30, -29, -29, -28, -27, -27, -26, -26};

const u16 rssi_lookup_B24[61] = {1, 16, 24, 40, 56, 72, 80, 96, 112, 128, 144, 152, 168, 184, 200, 208, 224, 240,
								256, 272, 280, 296, 312, 328, 336, 352, 368, 384, 400, 408, 424, 440, 456, 472,
								480, 496, 512, 528, 536, 552, 568, 584, 600, 608, 624, 640, 656, 664, 680, 696,
								712, 728, 736, 752, 768, 784, 792, 808, 824, 840, 856};

const u16 rssi_lookup_B5[61] = {96, 112, 128, 144, 160, 168, 184, 200, 216, 224, 240, 256, 272, 288, 296, 312,
							   328, 344, 352, 368, 384, 400, 416, 424, 440, 456, 472, 480, 496, 512, 528, 544,
							   552, 568, 584, 600, 608, 624, 640, 656, 672, 680, 696, 712, 728, 736, 752, 768,
							   784, 800, 808, 824, 840, 856, 864, 880, 896, 912, 920, 936, 952};


int wlan_mac_low_rx_power_to_rssi(s8 rx_pow){
	//rx_pow must be in the range [-90,-30] inclusive

	u8 band;
	u16 rssi_val = 0;

	band = mac_param_band;

	if( (rx_pow <= PKT_DET_MIN_POWER_MAX) && (rx_pow >= PKT_DET_MIN_POWER_MIN)){

		if(band == RC_24GHZ){
			rssi_val = rssi_lookup_B24[rx_pow-PKT_DET_MIN_POWER_MIN];
		} else if(band == RC_5GHZ){
			rssi_val = rssi_lookup_B5[rx_pow-PKT_DET_MIN_POWER_MIN];
		}
		return rssi_val;
	} else {
		return -1;
	}
}


int wlan_mac_low_set_pkt_det_min_power(s8 rx_pow){
	int rssi_val;

	rssi_val = wlan_mac_low_rx_power_to_rssi(rx_pow);

	if(rssi_val != -1){
		wlan_phy_rx_pktDet_RSSI_cfg( (PHY_RX_RSSI_SUM_LEN-1), (rssi_val << PHY_RX_RSSI_SUM_LEN_BITS), 1);
		return 0;
	} else {
		return -1;
	}

}

inline int wlan_mac_low_calculate_rx_power(u16 rssi, u8 lna_gain){

	u8 band;
	int power = -100;
	u16 adj_rssi = 0;

	band = mac_param_band;


	if(band == RC_24GHZ){
		switch(lna_gain){
			case 0:
			case 1:
				//Low LNA Gain State
				adj_rssi = rssi + (440 << PHY_RX_RSSI_SUM_LEN_BITS);
			break;

			case 2:
				//Medium LNA Gain State
				adj_rssi = rssi + (220 << PHY_RX_RSSI_SUM_LEN_BITS);
			break;

			case 3:
				//High LNA Gain State
				adj_rssi = rssi;
			break;
		}

		power = pow_lookup_B24[(adj_rssi >> (PHY_RX_RSSI_SUM_LEN_BITS+POW_LOOKUP_SHIFT))];



	} else if(band == RC_5GHZ){
		switch(lna_gain){
			case 0:
			case 1:
				//Low LNA Gain State
				adj_rssi = rssi + (540 << PHY_RX_RSSI_SUM_LEN_BITS);
			break;

			case 2:
				//Medium LNA Gain State
				adj_rssi = rssi + (280 << PHY_RX_RSSI_SUM_LEN_BITS);
			break;

			case 3:
				//High LNA Gain State
				adj_rssi = rssi;
			break;
		}

		power = pow_lookup_B5[(adj_rssi >> (PHY_RX_RSSI_SUM_LEN_BITS+POW_LOOKUP_SHIFT))];
	}

	return power;
}

/**
 * @brief Polls for PHY Rx Start
 *
 * This function polls for PHY receptions and calls the appropriate callback;
 *
 * @param None
 * @return u32
 * 	- status flags about the reception
 */
/**
 * @brief Set Frame Reception Callback
 *
 * Tells the framework which function should be called when
 * the PHY begins processing a frame reception
 *
 * @param function_ptr_t callback
 *  - Pointer to callback function
 * @return None
 *
 */
inline void wlan_mac_low_set_frame_rx_callback(function_ptr_t callback){
	frame_rx_callback = callback;
}

/**
 * @brief Set Frame Transmission Callback
 *
 * Tells the framework which function should be called when
 * an MPDU is passed down from the upper-level MAC for
 * wireless transmission
 *
 * @param function_ptr_t callback
 *  - Pointer to callback function
 * @return None
 *
 */
inline void wlan_mac_low_set_frame_tx_callback(function_ptr_t callback){
	frame_tx_callback = callback;
}

/**
 * @brief Set IPC_MBOX_LOW_PARAM Callback
 *
 * Tells the framework which function should be called when
 * an ipc message is received for the IPC_MBOX_LOW_PARAM command.
 *
 * @param function_ptr_t callback
 *  - Pointer to callback function
 * @return None
 *
 */
void wlan_mac_low_set_ipc_low_param_callback(function_ptr_t callback){
	ipc_low_param_callback = callback;
}

/**
 * @brief Notify upper-level MAC of frame reception
 *
 * Sends an IPC message to the upper-level MAC to notify it
 * that a frame has been received and is ready to be processed
 *
 * @param None
 * @return None
 * @note This function assumes it is called in the same context where
 * rx_pkt_buf is still valid.
 */
void wlan_mac_low_frame_ipc_send(){
	wlan_ipc_msg ipc_msg_to_high;

	ipc_msg_to_high.msg_id = IPC_MBOX_MSG_ID(IPC_MBOX_RX_MPDU_READY);
	ipc_msg_to_high.arg0 = rx_pkt_buf;
	ipc_msg_to_high.num_payload_words = 0;
	ipc_mailbox_write_msg(&ipc_msg_to_high);
}

/**
 * @brief Search for and Lock Empty Packet Buffer (Blocking)
 *
 * This is a blocking function for finding and locking an empty rx packet
 * buffer.
 *
 * @param None
 * @return None
 * @note This function assumes it is called in the same context where
 * rx_pkt_buf is still valid.
 */
inline void wlan_mac_low_lock_empty_rx_pkt_buf(){
	//This function blocks until it safely finds a packet buffer for the PHY RX to store a future reception
	rx_frame_info* rx_mpdu;
	u32 i = 1;

	while(1){
		rx_pkt_buf = (rx_pkt_buf+1) % NUM_RX_PKT_BUFS;
		rx_mpdu = (rx_frame_info*) RX_PKT_BUF_TO_ADDR(rx_pkt_buf);
		if((rx_mpdu->state) == RX_MPDU_STATE_EMPTY){
			if(lock_pkt_buf_rx(rx_pkt_buf) == PKT_BUF_MUTEX_SUCCESS){

				//By default Rx pkt buffers are not zeroed out, to save the performance penalty of bzero'ing 2KB
				// However zeroing out the pkt buffer can be helpful when debugging Rx PHY behaviors
				//bzero((void *)(RX_PKT_BUF_TO_ADDR(rx_pkt_buf)), 2048);

				rx_mpdu->state = RX_MPDU_STATE_RX_PENDING;

				//Set the OFDM and DSSS PHYs to use the same Rx pkt buffer
				wlan_phy_rx_pkt_buf_ofdm(rx_pkt_buf);
				wlan_phy_rx_pkt_buf_dsss(rx_pkt_buf);

				return;
			}
		}
		xil_printf("Searching for empty packet buff %d\n", i++);
	}
}

/**
 * @brief Get the Current Microsecond Timestamp
 *
 * This function returns the current timestamp of the system
 *
 * @param None
 * @return u64
 * - microsecond timestamp
 */
inline u64 get_usec_timestamp(){

	//The MAC core register interface is only 32-bit, so the 64-bit timestamp
	// is read from two 32-bit registers and reconstructed here.

	u32 timestamp_high_u32;
	u32 timestamp_low_u32;
	u64 timestamp_u64;

	timestamp_high_u32 = Xil_In32(WLAN_MAC_REG_TIMESTAMP_MSB);
	timestamp_low_u32 = Xil_In32(WLAN_MAC_REG_TIMESTAMP_LSB);

	//Catch very rare race when 32-LSB of 64-bit value wraps between the two 32-bit reads
	if( (timestamp_high_u32 & 0x1) != (Xil_In32(WLAN_MAC_REG_TIMESTAMP_MSB) & 0x1) ) {
		//32-LSB wrapped - start over
		timestamp_high_u32 = Xil_In32(WLAN_MAC_REG_TIMESTAMP_MSB);
		timestamp_low_u32 = Xil_In32(WLAN_MAC_REG_TIMESTAMP_LSB);
	}

	timestamp_u64 = (((u64)timestamp_high_u32)<<32) + ((u64)timestamp_low_u32);

	return timestamp_u64;
}

/**
 * @brief Get the Rx Start Microsecond Timestamp
 *
 * This function returns the Rx start timestamp of the system
 *
 * @param None
 * @return u64
 * - microsecond timestamp
 */
inline u64 get_rx_start_timestamp() {
	u32 timestamp_high_u32;
	u32 timestamp_low_u32;
	u64 timestamp_u64;

	//RX_START timestamp is captured once per reception - no race condition between 32-bit reads
	timestamp_high_u32 = Xil_In32(WLAN_MAC_REG_RX_TIMESTAMP_MSB);
	timestamp_low_u32 = Xil_In32(WLAN_MAC_REG_RX_TIMESTAMP_LSB);
	timestamp_u64 = (((u64)timestamp_high_u32)<<32) + ((u64)timestamp_low_u32);

	return timestamp_u64;
}


/**
 * @brief Get the Tx Start Microsecond Timestamp
 *
 * This function returns the Tx start timestamp of the system
 *
 * @param None
 * @return u64
 * - microsecond timestamp
 */
inline u64 get_tx_start_timestamp() {

	u32 timestamp_high_u32;
	u32 timestamp_low_u32;
	u64 timestamp_u64;

	//TX_START timestamp is captured once per transmission - no race condition between 32-bit reads
	timestamp_high_u32 = Xil_In32(WLAN_MAC_REG_TX_TIMESTAMP_MSB);
	timestamp_low_u32 = Xil_In32(WLAN_MAC_REG_TX_TIMESTAMP_LSB);
	timestamp_u64 = (((u64)timestamp_high_u32)<<32) + ((u64)timestamp_low_u32);

	return timestamp_u64;
}

/**
 * @brief Unblock the Receive PHY
 *
 * This function unblocks the receive PHY, allowing it to overwrite the currently selected
 * rx packet buffer
 *
 * @param None
 * @return None
 */
void wlan_mac_dcf_hw_unblock_rx_phy() {
	//Posedge on WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET unblocks PHY (clear then set here to ensure posedge)
	REG_CLEAR_BITS(WLAN_MAC_REG_CONTROL, WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET);
	REG_SET_BITS(WLAN_MAC_REG_CONTROL, WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET);
	REG_CLEAR_BITS(WLAN_MAC_REG_CONTROL, WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET);

/*
	//Debugging PHY unblock -> still blocked bug
	while(wlan_mac_get_status() & WLAN_MAC_STATUS_MASK_PHY_RX_ACTIVE) {
		xil_printf("ERROR: PHY still active at unblock!\n");
	}
	while(wlan_mac_get_status() & WLAN_MAC_STATUS_MASK_RX_PHY_BLOCKED) {
		xil_printf("ERROR: PHY still blocked after unblocking!\n");
		REG_SET_BITS(WLAN_MAC_REG_CONTROL, WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET);
		REG_CLEAR_BITS(WLAN_MAC_REG_CONTROL, WLAN_MAC_CTRL_MASK_RX_PHY_BLOCK_RESET);
	}
*/
	return;
}

/**
 * @brief Finish PHY Reception
 *
 * This function returns the rx start timestamp of the system
 *
 * @param None
 * @return u32
 * - FCS status (RX_MPDU_STATE_FCS_GOOD or RX_MPDU_STATE_FCS_BAD)
 */
inline u32 wlan_mac_dcf_hw_rx_finish(){
	u32 mac_hw_status;

	//Wait for the packet to finish
	do{
		mac_hw_status = wlan_mac_get_status();
	} while( mac_hw_status & WLAN_MAC_STATUS_MASK_RX_PHY_ACTIVE );

	//Check FCS
	if( mac_hw_status & WLAN_MAC_STATUS_MASK_RX_FCS_GOOD ) {
		return RX_MPDU_STATE_FCS_GOOD;

	} else {
		return RX_MPDU_STATE_FCS_BAD;
	}
}

/**
 * @brief Convert dBm to Tx Gain Target
 *
 * This function maps a transmit power (in dBm) to a radio gain target.
 *
 * @param s8 power
 * @return u8 gain_target
 * - gain target in range of [0,63]
 */
inline u8 wlan_mac_low_dbm_to_gain_target(s8 power){
	s8 power_railed;
	u8 return_value;

	if(power > TX_POWER_MAX_DBM){
		power_railed = TX_POWER_MAX_DBM;
	} else if( power < TX_POWER_MIN_DBM){
		power_railed = TX_POWER_MIN_DBM;
	} else {
		power_railed = power;
	}

	//return_value = (u8)(2*power_railed + 20);

	//This is only save because 'power' is constrained to less
	//than half the dynamic range of an s8 type
	return_value = (u8)((power_railed << 1) + 20);

	return return_value;
}

/**
 * @brief Force reset backoff counter in MAC hardware
 */
inline void wlan_mac_reset_backoff_counter() {
	Xil_Out32(WLAN_MAC_REG_CONTROL, Xil_In32(WLAN_MAC_REG_CONTROL) | WLAN_MAC_CTRL_MASK_RESET_BACKOFF);
	Xil_Out32(WLAN_MAC_REG_CONTROL, Xil_In32(WLAN_MAC_REG_CONTROL) & ~WLAN_MAC_CTRL_MASK_RESET_BACKOFF);
	return;
}

/**
 * @brief Force reset NAV counter in MAC hardware
 */
inline void wlan_mac_reset_NAV_counter() {
	Xil_Out32(WLAN_MAC_REG_CONTROL, Xil_In32(WLAN_MAC_REG_CONTROL) | WLAN_MAC_CTRL_MASK_RESET_NAV);
	Xil_Out32(WLAN_MAC_REG_CONTROL, Xil_In32(WLAN_MAC_REG_CONTROL) & ~WLAN_MAC_CTRL_MASK_RESET_NAV);
	return;
}

/**
 * @brief Map the WLAN channel frequencies onto the convention used by the radio controller
 */
inline u32 wlan_mac_low_wlan_chan_to_rc_chan(u32 mac_channel) {
	int return_value = 0;

	if(mac_channel >= 36){
		//5GHz Channel we need to tweak gain settings
		//so that tx power settings are accurate
		radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXGAIN_BB, 3);
	} else {
		radio_controller_setRadioParam(RC_BASEADDR, RC_ALL_RF, RC_PARAMID_TXGAIN_BB, 1);
	}

	switch(mac_channel){
		//2.4GHz channels
		case 1:
		case 2:
		case 3:
		case 4:
		case 5:
		case 6:
		case 7:
		case 8:
		case 9:
		case 10:
		case 11:
			return_value = mac_channel;
		break;
		//5GHz channels
		case 36: //5180MHz
			return_value = 1;
		break;
		case 40: //5200MHz
			return_value = 2;
		break;
		case 44: //5220MHz
			return_value = 3;
		break;
		case 48: //5240MHz
			return_value = 4;
		break;
	}

	return return_value;
}

void wlan_mac_set_nav_check_addr(u8* addr) {
	Xil_Out32(WLAN_MAC_REG_NAV_CHECK_ADDR_1, *((u32*)&(addr[0])) );
	Xil_Out32(WLAN_MAC_REG_NAV_CHECK_ADDR_2, *((u32*)&(addr[4])) );
	return;
}

inline u8 wlan_mac_mcs_to_n_dbps(u8 mcs){
	if( ((mcs >=0) && (mcs < WLAN_MAC_NUM_MCS)) || (mcs == WLAN_MAC_MCS_1M)){
		return mcs_to_n_dbps_lut[mcs];
	} else {
		xil_printf("Invalid MCS index %0x%x\n", mcs);
		return mcs_to_n_dbps_lut[0];
	}
}

inline u8 wlan_mac_mcs_to_phy_rate(u8 mcs){
	if( ((mcs >=0) && (mcs < WLAN_MAC_NUM_MCS)) || (mcs == WLAN_MAC_MCS_1M)){
		return mcs_to_phy_rate_lut[mcs];
	} else {
		xil_printf("Invalid MCS index %0x%x\n", mcs);
		return mcs_to_phy_rate_lut[0];
	}
}

inline u8 wlan_mac_mcs_to_ctrl_resp_mcs(u8 mcs){
	//Returns the fastest half-rate MCS lower than the provided MCS and
	//no larger that 24Mbps.

	u8 return_value = mcs;
	if(return_value > 4){
		return_value = 4;
	}

	if(return_value%2){
		return_value--;
	}

	return return_value;
}


