BUG_ON,FUNC_0
CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR,VAR_0
MFC_SPU_MAILBOX_WRITTEN_EVENT,VAR_1
gen_spu_event,FUNC_1
spin_lock,FUNC_2
spin_unlock,FUNC_3
spu_backing_wbox_write,FUNC_4
ctx,VAR_2
data,VAR_3
ret,VAR_4
slot,VAR_5
avail,VAR_6
