#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 14 08:49:04 2022
# Process ID: 16048
# Current directory: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15880 D:\WHUT\SocCompetition\ov5640x2_udp_ddr3_hdmi\ov5640x2_udp_ddr3_hdmi.xpr
# Log file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/vivado.log
# Journal file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {42} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.MMCM_CLKOUT4_DIVIDE {8} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {154.207} CONFIG.CLKOUT2_PHASE_ERROR {164.985} CONFIG.CLKOUT3_JITTER {240.354} CONFIG.CLKOUT3_PHASE_ERROR {164.985} CONFIG.CLKOUT4_JITTER {162.035} CONFIG.CLKOUT4_PHASE_ERROR {164.985} CONFIG.CLKOUT5_JITTER {154.207} CONFIG.CLKOUT5_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 4 pll_synth_1
export_simulation -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name dvi_pll -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dvi_pll} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {337.616} CONFIG.CLKOUT1_PHASE_ERROR {322.999} CONFIG.CLKOUT2_JITTER {258.703} CONFIG.CLKOUT2_PHASE_ERROR {322.999}] [get_ips dvi_pll]
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
catch { config_ip_cache -export [get_ips -all dvi_pll] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
launch_runs -jobs 4 dvi_pll_synth_1
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {5} CONFIG.CLKOUT5_JITTER {142.107}] [get_ips pll]
generate_target all [get_files  D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 4 pll_synth_1
export_simulation -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
add_files -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_parameter_cfg.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_driver.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/div_encoder.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/encode.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_ddr3_fifo -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_ddr3_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {64} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {6} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips wr_ddr3_fifo]
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_ddr3_fifo] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
launch_runs -jobs 4 wr_ddr3_fifo_synth_1
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name rd_ddr3_fifo -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rd_ddr3_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {512} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {6} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {61} CONFIG.Full_Threshold_Negate_Value {60} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips rd_ddr3_fifo]
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
catch { config_ip_cache -export [get_ips -all rd_ddr3_fifo] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
launch_runs -jobs 4 rd_ddr3_fifo_synth_1
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs -jobs 4 mig_7series_0_synth_1
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/fifo2mig_axi.v
update_compile_order -fileset sources_1
add_files -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ddr3_ctrl_2port.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD TMDS_33 [get_ports [list {hdmi1_dat_p[2]} {hdmi1_dat_p[1]} {hdmi1_dat_p[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {hdmi2_dat_p[2]} {hdmi2_dat_p[1]} {hdmi2_dat_p[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list hdmi1_clk_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi1_oe]]
set_property IOSTANDARD TMDS_33 [get_ports [list hdmi2_clk_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi2_oe]]
set_property package_pin "" [get_ports [list  hdmi1_clk_p]]
place_ports hdmi1_clk_p K4
place_ports {hdmi1_dat_p[0]} L3
save_constraints
close_design
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
synth_design -rtl -name rtl_1
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
close_hw
