#! /nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/va_math.vpi";
S_0xbc0200 .scope module, "adder" "adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7ff2eae54060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbdeba0_0 .net *"_ivl_10", 0 0, L_0x7ff2eae54060;  1 drivers
v0xbdd2e0_0 .net *"_ivl_11", 1 0, L_0xc01d60;  1 drivers
v0xbbc9e0_0 .net *"_ivl_3", 1 0, L_0xc01a90;  1 drivers
L_0x7ff2eae54018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbb8d80_0 .net *"_ivl_6", 0 0, L_0x7ff2eae54018;  1 drivers
v0xbfd700_0 .net *"_ivl_7", 1 0, L_0xc01be0;  1 drivers
o0x7ff2eae9d108 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfd830_0 .net "a", 0 0, o0x7ff2eae9d108;  0 drivers
o0x7ff2eae9d138 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfd8f0_0 .net "b", 0 0, o0x7ff2eae9d138;  0 drivers
v0xbfd9b0_0 .net "c", 0 0, L_0xc01870;  1 drivers
v0xbfda70_0 .net "s", 0 0, L_0xc01970;  1 drivers
L_0xc01870 .part L_0xc01d60, 1, 1;
L_0xc01970 .part L_0xc01d60, 0, 1;
L_0xc01a90 .concat [ 1 1 0 0], o0x7ff2eae9d108, L_0x7ff2eae54018;
L_0xc01be0 .concat [ 1 1 0 0], o0x7ff2eae9d138, L_0x7ff2eae54060;
L_0xc01d60 .arith/sum 2, L_0xc01a90, L_0xc01be0;
S_0xbc0390 .scope module, "div_by_12_count" "div_by_12_count" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INOUT 1 "VDD";
    .port_info 4 /INOUT 1 "VSS";
o0x7ff2eae9d288 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfdbf0_0 .net "VDD", 0 0, o0x7ff2eae9d288;  0 drivers
o0x7ff2eae9d2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfdcd0_0 .net "VSS", 0 0, o0x7ff2eae9d2b8;  0 drivers
o0x7ff2eae9d2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfdd90_0 .net "clk", 0 0, o0x7ff2eae9d2e8;  0 drivers
v0xbfde30_0 .var "count", 2 0;
v0xbfdf10_0 .var "out", 0 0;
o0x7ff2eae9d378 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfdfd0_0 .net "reset", 0 0, o0x7ff2eae9d378;  0 drivers
E_0xbbe4b0 .event posedge, v0xbfdd90_0;
S_0xbc36f0 .scope module, "div_by_9_count" "div_by_9_count" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INOUT 1 "VDD";
    .port_info 4 /INOUT 1 "VSS";
L_0xbdd1c0 .functor XOR 1, v0xbfe4b0_0, v0xbfe5c0_0, C4<0>, C4<0>;
o0x7ff2eae9d498 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfe190_0 .net "VDD", 0 0, o0x7ff2eae9d498;  0 drivers
o0x7ff2eae9d4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfe270_0 .net "VSS", 0 0, o0x7ff2eae9d4c8;  0 drivers
o0x7ff2eae9d4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfe330_0 .net "clk", 0 0, o0x7ff2eae9d4f8;  0 drivers
v0xbfe3d0_0 .var "count", 3 0;
v0xbfe4b0_0 .var "m1", 0 0;
v0xbfe5c0_0 .var "m2", 0 0;
v0xbfe680_0 .net "out", 0 0, L_0xbdd1c0;  1 drivers
o0x7ff2eae9d5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfe740_0 .net "reset", 0 0, o0x7ff2eae9d5e8;  0 drivers
E_0xb85e90 .event negedge, v0xbfe330_0;
E_0xbaa4f0 .event posedge, v0xbfe330_0;
S_0xbc3880 .scope module, "gray_counter" "gray_counter" 5 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "out";
o0x7ff2eae9d708 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfe8e0_0 .net "clk", 0 0, o0x7ff2eae9d708;  0 drivers
v0xbfe9c0_0 .var "out", 3 0;
v0xbfeaa0_0 .var "q", 3 0;
o0x7ff2eae9d798 .functor BUFZ 1, C4<z>; HiZ drive
v0xbfeb60_0 .net "reset", 0 0, o0x7ff2eae9d798;  0 drivers
E_0xbe0370 .event posedge, v0xbfe8e0_0;
S_0xbc3a10 .scope module, "testbench" "testbench" 6 1;
 .timescale 0 0;
v0xc01360_0 .var "clk", 0 0;
o0x7ff2eae9e068 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0xc01420_0 .net "clk_rx", 6 0, o0x7ff2eae9e068;  0 drivers
v0xc01500_0 .net "count", 0 0, L_0xc02320;  1 drivers
RS_0x7ff2eae9d978 .resolv tri, v0xbff500_0, v0xbffc30_0;
v0xc015a0_0 .net8 "q", 0 0, RS_0x7ff2eae9d978;  2 drivers
v0xc01640_0 .net "q1", 0 0, v0xc010d0_0;  1 drivers
v0xc01730_0 .net "q2", 0 0, L_0xc021c0;  1 drivers
v0xc017d0_0 .var "rst", 0 0;
L_0xc02320 .part v0xbff010_0, 0, 1;
S_0xbfeca0 .scope module, "counter" "counter" 6 15, 7 1 0, S_0xbc3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "counter";
v0xbfef30_0 .net "clk", 0 0, v0xc01360_0;  1 drivers
v0xbff010_0 .var "counter", 6 0;
v0xbff0f0_0 .net "rst", 0 0, v0xc017d0_0;  1 drivers
E_0xbe0c30 .event posedge, v0xbfef30_0;
S_0xbff210 .scope module, "d2" "div_by_2" 6 11, 5 1 0, S_0xbc3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_rx";
    .port_info 2 /OUTPUT 1 "clk_tx";
v0xbff440_0 .net "clk_rx", 0 0, v0xc01360_0;  alias, 1 drivers
v0xbff500_0 .var "clk_tx", 0 0;
v0xbff5a0_0 .net "rst_n", 0 0, v0xc017d0_0;  alias, 1 drivers
S_0xbff6b0 .scope module, "dut" "div_by_80_50dut" 6 12, 8 1 0, S_0xbc3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INOUT 1 "VDD";
    .port_info 4 /INOUT 1 "VSS";
o0x7ff2eae9da38 .functor BUFZ 1, C4<z>; HiZ drive
v0xbff8f0_0 .net "VDD", 0 0, o0x7ff2eae9da38;  0 drivers
o0x7ff2eae9da68 .functor BUFZ 1, C4<z>; HiZ drive
v0xbff990_0 .net "VSS", 0 0, o0x7ff2eae9da68;  0 drivers
v0xbffa50_0 .net "clk", 0 0, v0xc01360_0;  alias, 1 drivers
v0xbffb70_0 .var "count", 5 0;
v0xbffc30_0 .var "out", 0 0;
v0xbffd20_0 .net "reset", 0 0, v0xc017d0_0;  alias, 1 drivers
S_0xbffe90 .scope module, "dut2" "div_by_9_50dut" 6 13, 9 1 0, S_0xbc3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INOUT 1 "VDD";
    .port_info 4 /INOUT 1 "VSS";
L_0xbbc880 .functor NOT 1, v0xc008a0_0, C4<0>, C4<0>, C4<0>;
L_0xbb8c20 .functor OR 1, v0xc00660_0, v0xc00720_0, C4<0>, C4<0>;
L_0xc01f90 .functor AND 1, L_0xbbc880, L_0xbb8c20, C4<1>, C4<1>;
L_0xc020d0 .functor AND 1, v0xc01360_0, v0xc00720_0, C4<1>, C4<1>;
L_0xc021c0 .functor OR 1, L_0xc01f90, L_0xc020d0, C4<0>, C4<0>;
o0x7ff2eae9dbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc00070_0 .net "VDD", 0 0, o0x7ff2eae9dbb8;  0 drivers
o0x7ff2eae9dbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc00150_0 .net "VSS", 0 0, o0x7ff2eae9dbe8;  0 drivers
v0xc00210_0 .net *"_ivl_0", 0 0, L_0xbbc880;  1 drivers
v0xc002d0_0 .net *"_ivl_2", 0 0, L_0xbb8c20;  1 drivers
v0xc003b0_0 .net *"_ivl_4", 0 0, L_0xc01f90;  1 drivers
v0xc004e0_0 .net *"_ivl_6", 0 0, L_0xc020d0;  1 drivers
v0xc005c0_0 .net "clk", 0 0, v0xc01360_0;  alias, 1 drivers
v0xc00660_0 .var "mid1", 0 0;
v0xc00720_0 .var "mid2", 0 0;
v0xc007e0_0 .var "mid3", 0 0;
v0xc008a0_0 .var "mid4", 0 0;
v0xc00960_0 .net "out", 0 0, L_0xc021c0;  alias, 1 drivers
v0xc00a20_0 .net "reset", 0 0, v0xc017d0_0;  alias, 1 drivers
S_0xc00b60 .scope module, "dut3" "div_by_12_50dut" 6 14, 10 1 0, S_0xbc3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INOUT 1 "VDD";
    .port_info 4 /INOUT 1 "VSS";
o0x7ff2eae9deb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc00d40_0 .net "VDD", 0 0, o0x7ff2eae9deb8;  0 drivers
o0x7ff2eae9dee8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc00e20_0 .net "VSS", 0 0, o0x7ff2eae9dee8;  0 drivers
v0xc00ee0_0 .net "clk", 0 0, v0xc01360_0;  alias, 1 drivers
v0xc01010_0 .var "count", 2 0;
v0xc010d0_0 .var "out", 0 0;
v0xc01190_0 .net "reset", 0 0, v0xc017d0_0;  alias, 1 drivers
    .scope S_0xbc0390;
T_0 ;
    %wait E_0xbbe4b0;
    %load/vec4 v0xbfdfd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbfde30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbfdf10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbfde30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbfde30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xbfde30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbfde30_0, 0;
T_0.3 ;
    %load/vec4 v0xbfde30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0xbfdf10_0;
    %inv;
    %store/vec4 v0xbfdf10_0, 0, 1;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xbc36f0;
T_1 ;
    %wait E_0xbaa4f0;
    %load/vec4 v0xbfe740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbfe3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbfe4b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xbfe3d0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbfe3d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xbfe3d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xbfe3d0_0, 0;
T_1.3 ;
    %load/vec4 v0xbfe3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0xbfe4b0_0;
    %inv;
    %assign/vec4 v0xbfe4b0_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xbc36f0;
T_2 ;
    %wait E_0xb85e90;
    %load/vec4 v0xbfe740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbfe5c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xbfe3d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0xbfe5c0_0;
    %inv;
    %assign/vec4 v0xbfe5c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xbc3880;
T_3 ;
    %wait E_0xbe0370;
    %load/vec4 v0xbfeb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbfeaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xbfe9c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbfeaa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xbfeaa0_0, 0;
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 2, 3;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xbfeaa0_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xbfe9c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xbff210;
T_4 ;
    %wait E_0xbe0c30;
    %load/vec4 v0xbff5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbff500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbff500_0;
    %inv;
    %assign/vec4 v0xbff500_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbff6b0;
T_5 ;
    %wait E_0xbe0c30;
    %load/vec4 v0xbffd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xbffb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbffc30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 2, 3;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
T_5.2 ;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
T_5.4 ;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbffb70_0, 4, 5;
T_5.6 ;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0xbffb70_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xbffc30_0;
    %inv;
    %assign/vec4 v0xbffc30_0, 0;
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xbffe90;
T_6 ;
    %wait E_0xbe0c30;
    %load/vec4 v0xc00a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc00660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc00720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc007e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc008a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xc00720_0;
    %inv;
    %load/vec4 v0xc007e0_0;
    %load/vec4 v0xc008a0_0;
    %inv;
    %or;
    %and;
    %assign/vec4 v0xc00660_0, 0;
    %load/vec4 v0xc008a0_0;
    %inv;
    %load/vec4 v0xc00660_0;
    %load/vec4 v0xc00720_0;
    %or;
    %and;
    %assign/vec4 v0xc00720_0, 0;
    %load/vec4 v0xc00660_0;
    %inv;
    %load/vec4 v0xc00720_0;
    %load/vec4 v0xc008a0_0;
    %or;
    %and;
    %assign/vec4 v0xc007e0_0, 0;
    %load/vec4 v0xc007e0_0;
    %assign/vec4 v0xc008a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xc00b60;
T_7 ;
    %wait E_0xbe0c30;
    %load/vec4 v0xc01190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc01010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc010d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xc01010_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc01010_0, 4, 5;
    %load/vec4 v0xc01010_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc01010_0, 4, 5;
    %load/vec4 v0xc01010_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc01010_0, 4, 5;
    %load/vec4 v0xc01010_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0xc01010_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xc010d0_0;
    %inv;
    %store/vec4 v0xc010d0_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xbfeca0;
T_8 ;
    %wait E_0xbe0c30;
    %load/vec4 v0xbff0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xbff010_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xbff010_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xbff010_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xbc3a10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc017d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc01360_0, 0, 1;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v0xc01360_0;
    %inv;
    %store/vec4 v0xc01360_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0xbc3a10;
T_10 ;
    %vpi_call 6 23 "$dumpvars" {0 0 0};
    %vpi_call 6 24 "$monitor", "Time: %0d ns, clk: %b, q: %b q1: %b", $time, v0xc01360_0, v0xc015a0_0, v0xc01640_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc017d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc017d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 6 27 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "adder.v";
    "div_by_12_count.v";
    "div_by_9_count.v";
    "div_by_2.v";
    "testbench.v";
    "counter.v";
    "div_by_80_50dut.v";
    "div_by_9_50dut.v";
    "div_by_12_50dut.v";
