#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DC */
#define DC__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DC__0__MASK 0x20u
#define DC__0__PC CYREG_PRT2_PC5
#define DC__0__PORT 2u
#define DC__0__SHIFT 5u
#define DC__AG CYREG_PRT2_AG
#define DC__AMUX CYREG_PRT2_AMUX
#define DC__BIE CYREG_PRT2_BIE
#define DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define DC__BYP CYREG_PRT2_BYP
#define DC__CTL CYREG_PRT2_CTL
#define DC__DM0 CYREG_PRT2_DM0
#define DC__DM1 CYREG_PRT2_DM1
#define DC__DM2 CYREG_PRT2_DM2
#define DC__DR CYREG_PRT2_DR
#define DC__INP_DIS CYREG_PRT2_INP_DIS
#define DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DC__LCD_EN CYREG_PRT2_LCD_EN
#define DC__MASK 0x20u
#define DC__PORT 2u
#define DC__PRT CYREG_PRT2_PRT
#define DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DC__PS CYREG_PRT2_PS
#define DC__SHIFT 5u
#define DC__SLW CYREG_PRT2_SLW

/* CLK */
#define CLK__0__INTTYPE CYREG_PICU0_INTTYPE7
#define CLK__0__MASK 0x80u
#define CLK__0__PC CYREG_PRT0_PC7
#define CLK__0__PORT 0u
#define CLK__0__SHIFT 7u
#define CLK__AG CYREG_PRT0_AG
#define CLK__AMUX CYREG_PRT0_AMUX
#define CLK__BIE CYREG_PRT0_BIE
#define CLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define CLK__BYP CYREG_PRT0_BYP
#define CLK__CTL CYREG_PRT0_CTL
#define CLK__DM0 CYREG_PRT0_DM0
#define CLK__DM1 CYREG_PRT0_DM1
#define CLK__DM2 CYREG_PRT0_DM2
#define CLK__DR CYREG_PRT0_DR
#define CLK__INP_DIS CYREG_PRT0_INP_DIS
#define CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CLK__LCD_EN CYREG_PRT0_LCD_EN
#define CLK__MASK 0x80u
#define CLK__PORT 0u
#define CLK__PRT CYREG_PRT0_PRT
#define CLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CLK__PS CYREG_PRT0_PS
#define CLK__SHIFT 7u
#define CLK__SLW CYREG_PRT0_SLW

/* DIN */
#define DIN__0__INTTYPE CYREG_PICU0_INTTYPE5
#define DIN__0__MASK 0x20u
#define DIN__0__PC CYREG_PRT0_PC5
#define DIN__0__PORT 0u
#define DIN__0__SHIFT 5u
#define DIN__AG CYREG_PRT0_AG
#define DIN__AMUX CYREG_PRT0_AMUX
#define DIN__BIE CYREG_PRT0_BIE
#define DIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define DIN__BYP CYREG_PRT0_BYP
#define DIN__CTL CYREG_PRT0_CTL
#define DIN__DM0 CYREG_PRT0_DM0
#define DIN__DM1 CYREG_PRT0_DM1
#define DIN__DM2 CYREG_PRT0_DM2
#define DIN__DR CYREG_PRT0_DR
#define DIN__INP_DIS CYREG_PRT0_INP_DIS
#define DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DIN__LCD_EN CYREG_PRT0_LCD_EN
#define DIN__MASK 0x20u
#define DIN__PORT 0u
#define DIN__PRT CYREG_PRT0_PRT
#define DIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DIN__PS CYREG_PRT0_PS
#define DIN__SHIFT 5u
#define DIN__SLW CYREG_PRT0_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT2_PC2
#define LED__0__PORT 2u
#define LED__0__SHIFT 2u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 2u
#define LED__SLW CYREG_PRT2_SLW

/* CSLD */
#define CSLD__0__INTTYPE CYREG_PICU0_INTTYPE6
#define CSLD__0__MASK 0x40u
#define CSLD__0__PC CYREG_PRT0_PC6
#define CSLD__0__PORT 0u
#define CSLD__0__SHIFT 6u
#define CSLD__AG CYREG_PRT0_AG
#define CSLD__AMUX CYREG_PRT0_AMUX
#define CSLD__BIE CYREG_PRT0_BIE
#define CSLD__BIT_MASK CYREG_PRT0_BIT_MASK
#define CSLD__BYP CYREG_PRT0_BYP
#define CSLD__CTL CYREG_PRT0_CTL
#define CSLD__DM0 CYREG_PRT0_DM0
#define CSLD__DM1 CYREG_PRT0_DM1
#define CSLD__DM2 CYREG_PRT0_DM2
#define CSLD__DR CYREG_PRT0_DR
#define CSLD__INP_DIS CYREG_PRT0_INP_DIS
#define CSLD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CSLD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CSLD__LCD_EN CYREG_PRT0_LCD_EN
#define CSLD__MASK 0x40u
#define CSLD__PORT 0u
#define CSLD__PRT CYREG_PRT0_PRT
#define CSLD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CSLD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CSLD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CSLD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CSLD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CSLD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CSLD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CSLD__PS CYREG_PRT0_PS
#define CSLD__SHIFT 6u
#define CSLD__SLW CYREG_PRT0_SLW

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RESET__0__MASK 0x40u
#define RESET__0__PC CYREG_PRT2_PC6
#define RESET__0__PORT 2u
#define RESET__0__SHIFT 6u
#define RESET__AG CYREG_PRT2_AG
#define RESET__AMUX CYREG_PRT2_AMUX
#define RESET__BIE CYREG_PRT2_BIE
#define RESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define RESET__BYP CYREG_PRT2_BYP
#define RESET__CTL CYREG_PRT2_CTL
#define RESET__DM0 CYREG_PRT2_DM0
#define RESET__DM1 CYREG_PRT2_DM1
#define RESET__DM2 CYREG_PRT2_DM2
#define RESET__DR CYREG_PRT2_DR
#define RESET__INP_DIS CYREG_PRT2_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT2_LCD_EN
#define RESET__MASK 0x40u
#define RESET__PORT 2u
#define RESET__PRT CYREG_PRT2_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RESET__PS CYREG_PRT2_PS
#define RESET__SHIFT 6u
#define RESET__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MISO_1__0__MASK 0x40u
#define MISO_1__0__PC CYREG_PRT1_PC6
#define MISO_1__0__PORT 1u
#define MISO_1__0__SHIFT 6u
#define MISO_1__AG CYREG_PRT1_AG
#define MISO_1__AMUX CYREG_PRT1_AMUX
#define MISO_1__BIE CYREG_PRT1_BIE
#define MISO_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_1__BYP CYREG_PRT1_BYP
#define MISO_1__CTL CYREG_PRT1_CTL
#define MISO_1__DM0 CYREG_PRT1_DM0
#define MISO_1__DM1 CYREG_PRT1_DM1
#define MISO_1__DM2 CYREG_PRT1_DM2
#define MISO_1__DR CYREG_PRT1_DR
#define MISO_1__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_1__MASK 0x40u
#define MISO_1__PORT 1u
#define MISO_1__PRT CYREG_PRT1_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_1__PS CYREG_PRT1_PS
#define MISO_1__SHIFT 6u
#define MISO_1__SLW CYREG_PRT1_SLW

/* SS_TFT */
#define SS_TFT__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SS_TFT__0__MASK 0x80u
#define SS_TFT__0__PC CYREG_PRT2_PC7
#define SS_TFT__0__PORT 2u
#define SS_TFT__0__SHIFT 7u
#define SS_TFT__AG CYREG_PRT2_AG
#define SS_TFT__AMUX CYREG_PRT2_AMUX
#define SS_TFT__BIE CYREG_PRT2_BIE
#define SS_TFT__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS_TFT__BYP CYREG_PRT2_BYP
#define SS_TFT__CTL CYREG_PRT2_CTL
#define SS_TFT__DM0 CYREG_PRT2_DM0
#define SS_TFT__DM1 CYREG_PRT2_DM1
#define SS_TFT__DM2 CYREG_PRT2_DM2
#define SS_TFT__DR CYREG_PRT2_DR
#define SS_TFT__INP_DIS CYREG_PRT2_INP_DIS
#define SS_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS_TFT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS_TFT__LCD_EN CYREG_PRT2_LCD_EN
#define SS_TFT__MASK 0x80u
#define SS_TFT__PORT 2u
#define SS_TFT__PRT CYREG_PRT2_PRT
#define SS_TFT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS_TFT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS_TFT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS_TFT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS_TFT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS_TFT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS_TFT__PS CYREG_PRT2_PS
#define SS_TFT__SHIFT 7u
#define SS_TFT__SLW CYREG_PRT2_SLW

/* emFile_Clock_1 */
#define emFile_Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define emFile_Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define emFile_Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define emFile_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_Clock_1__INDEX 0x01u
#define emFile_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_Clock_1__PM_ACT_MSK 0x02u
#define emFile_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_Clock_1__PM_STBY_MSK 0x02u

/* emFile_miso0 */
#define emFile_miso0__0__INTTYPE CYREG_PICU15_INTTYPE3
#define emFile_miso0__0__MASK 0x08u
#define emFile_miso0__0__PC CYREG_IO_PC_PRT15_PC3
#define emFile_miso0__0__PORT 15u
#define emFile_miso0__0__SHIFT 3u
#define emFile_miso0__AG CYREG_PRT15_AG
#define emFile_miso0__AMUX CYREG_PRT15_AMUX
#define emFile_miso0__BIE CYREG_PRT15_BIE
#define emFile_miso0__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_miso0__BYP CYREG_PRT15_BYP
#define emFile_miso0__CTL CYREG_PRT15_CTL
#define emFile_miso0__DM0 CYREG_PRT15_DM0
#define emFile_miso0__DM1 CYREG_PRT15_DM1
#define emFile_miso0__DM2 CYREG_PRT15_DM2
#define emFile_miso0__DR CYREG_PRT15_DR
#define emFile_miso0__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_miso0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_miso0__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_miso0__MASK 0x08u
#define emFile_miso0__PORT 15u
#define emFile_miso0__PRT CYREG_PRT15_PRT
#define emFile_miso0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_miso0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_miso0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_miso0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_miso0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_miso0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_miso0__PS CYREG_PRT15_PS
#define emFile_miso0__SHIFT 3u
#define emFile_miso0__SLW CYREG_PRT15_SLW

/* emFile_mosi0 */
#define emFile_mosi0__0__INTTYPE CYREG_PICU15_INTTYPE2
#define emFile_mosi0__0__MASK 0x04u
#define emFile_mosi0__0__PC CYREG_IO_PC_PRT15_PC2
#define emFile_mosi0__0__PORT 15u
#define emFile_mosi0__0__SHIFT 2u
#define emFile_mosi0__AG CYREG_PRT15_AG
#define emFile_mosi0__AMUX CYREG_PRT15_AMUX
#define emFile_mosi0__BIE CYREG_PRT15_BIE
#define emFile_mosi0__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_mosi0__BYP CYREG_PRT15_BYP
#define emFile_mosi0__CTL CYREG_PRT15_CTL
#define emFile_mosi0__DM0 CYREG_PRT15_DM0
#define emFile_mosi0__DM1 CYREG_PRT15_DM1
#define emFile_mosi0__DM2 CYREG_PRT15_DM2
#define emFile_mosi0__DR CYREG_PRT15_DR
#define emFile_mosi0__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_mosi0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_mosi0__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_mosi0__MASK 0x04u
#define emFile_mosi0__PORT 15u
#define emFile_mosi0__PRT CYREG_PRT15_PRT
#define emFile_mosi0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_mosi0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_mosi0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_mosi0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_mosi0__PS CYREG_PRT15_PS
#define emFile_mosi0__SHIFT 2u
#define emFile_mosi0__SLW CYREG_PRT15_SLW

/* emFile_sclk0 */
#define emFile_sclk0__0__INTTYPE CYREG_PICU15_INTTYPE1
#define emFile_sclk0__0__MASK 0x02u
#define emFile_sclk0__0__PC CYREG_IO_PC_PRT15_PC1
#define emFile_sclk0__0__PORT 15u
#define emFile_sclk0__0__SHIFT 1u
#define emFile_sclk0__AG CYREG_PRT15_AG
#define emFile_sclk0__AMUX CYREG_PRT15_AMUX
#define emFile_sclk0__BIE CYREG_PRT15_BIE
#define emFile_sclk0__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_sclk0__BYP CYREG_PRT15_BYP
#define emFile_sclk0__CTL CYREG_PRT15_CTL
#define emFile_sclk0__DM0 CYREG_PRT15_DM0
#define emFile_sclk0__DM1 CYREG_PRT15_DM1
#define emFile_sclk0__DM2 CYREG_PRT15_DM2
#define emFile_sclk0__DR CYREG_PRT15_DR
#define emFile_sclk0__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_sclk0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_sclk0__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_sclk0__MASK 0x02u
#define emFile_sclk0__PORT 15u
#define emFile_sclk0__PRT CYREG_PRT15_PRT
#define emFile_sclk0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_sclk0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_sclk0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_sclk0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_sclk0__PS CYREG_PRT15_PS
#define emFile_sclk0__SHIFT 1u
#define emFile_sclk0__SLW CYREG_PRT15_SLW

/* emFile_SPI0_BSPIM */
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define emFile_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define emFile_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define emFile_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST

/* emFile_SPI0_CS */
#define emFile_SPI0_CS__0__INTTYPE CYREG_PICU15_INTTYPE0
#define emFile_SPI0_CS__0__MASK 0x01u
#define emFile_SPI0_CS__0__PC CYREG_IO_PC_PRT15_PC0
#define emFile_SPI0_CS__0__PORT 15u
#define emFile_SPI0_CS__0__SHIFT 0u
#define emFile_SPI0_CS__AG CYREG_PRT15_AG
#define emFile_SPI0_CS__AMUX CYREG_PRT15_AMUX
#define emFile_SPI0_CS__BIE CYREG_PRT15_BIE
#define emFile_SPI0_CS__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_SPI0_CS__BYP CYREG_PRT15_BYP
#define emFile_SPI0_CS__CTL CYREG_PRT15_CTL
#define emFile_SPI0_CS__DM0 CYREG_PRT15_DM0
#define emFile_SPI0_CS__DM1 CYREG_PRT15_DM1
#define emFile_SPI0_CS__DM2 CYREG_PRT15_DM2
#define emFile_SPI0_CS__DR CYREG_PRT15_DR
#define emFile_SPI0_CS__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_SPI0_CS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_SPI0_CS__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_SPI0_CS__MASK 0x01u
#define emFile_SPI0_CS__PORT 15u
#define emFile_SPI0_CS__PRT CYREG_PRT15_PRT
#define emFile_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_SPI0_CS__PS CYREG_PRT15_PS
#define emFile_SPI0_CS__SHIFT 0u
#define emFile_SPI0_CS__SLW CYREG_PRT15_SLW

/* MISO_TFT */
#define MISO_TFT__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MISO_TFT__0__MASK 0x02u
#define MISO_TFT__0__PC CYREG_PRT2_PC1
#define MISO_TFT__0__PORT 2u
#define MISO_TFT__0__SHIFT 1u
#define MISO_TFT__AG CYREG_PRT2_AG
#define MISO_TFT__AMUX CYREG_PRT2_AMUX
#define MISO_TFT__BIE CYREG_PRT2_BIE
#define MISO_TFT__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_TFT__BYP CYREG_PRT2_BYP
#define MISO_TFT__CTL CYREG_PRT2_CTL
#define MISO_TFT__DM0 CYREG_PRT2_DM0
#define MISO_TFT__DM1 CYREG_PRT2_DM1
#define MISO_TFT__DM2 CYREG_PRT2_DM2
#define MISO_TFT__DR CYREG_PRT2_DR
#define MISO_TFT__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_TFT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_TFT__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_TFT__MASK 0x02u
#define MISO_TFT__PORT 2u
#define MISO_TFT__PRT CYREG_PRT2_PRT
#define MISO_TFT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_TFT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_TFT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_TFT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_TFT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_TFT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_TFT__PS CYREG_PRT2_PS
#define MISO_TFT__SHIFT 1u
#define MISO_TFT__SLW CYREG_PRT2_SLW

/* MOSI_TFT */
#define MOSI_TFT__0__INTTYPE CYREG_PICU2_INTTYPE4
#define MOSI_TFT__0__MASK 0x10u
#define MOSI_TFT__0__PC CYREG_PRT2_PC4
#define MOSI_TFT__0__PORT 2u
#define MOSI_TFT__0__SHIFT 4u
#define MOSI_TFT__AG CYREG_PRT2_AG
#define MOSI_TFT__AMUX CYREG_PRT2_AMUX
#define MOSI_TFT__BIE CYREG_PRT2_BIE
#define MOSI_TFT__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI_TFT__BYP CYREG_PRT2_BYP
#define MOSI_TFT__CTL CYREG_PRT2_CTL
#define MOSI_TFT__DM0 CYREG_PRT2_DM0
#define MOSI_TFT__DM1 CYREG_PRT2_DM1
#define MOSI_TFT__DM2 CYREG_PRT2_DM2
#define MOSI_TFT__DR CYREG_PRT2_DR
#define MOSI_TFT__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI_TFT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI_TFT__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI_TFT__MASK 0x10u
#define MOSI_TFT__PORT 2u
#define MOSI_TFT__PRT CYREG_PRT2_PRT
#define MOSI_TFT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI_TFT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI_TFT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI_TFT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI_TFT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI_TFT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI_TFT__PS CYREG_PRT2_PS
#define MOSI_TFT__SHIFT 4u
#define MOSI_TFT__SLW CYREG_PRT2_SLW

/* SCLK_TFT */
#define SCLK_TFT__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SCLK_TFT__0__MASK 0x08u
#define SCLK_TFT__0__PC CYREG_PRT2_PC3
#define SCLK_TFT__0__PORT 2u
#define SCLK_TFT__0__SHIFT 3u
#define SCLK_TFT__AG CYREG_PRT2_AG
#define SCLK_TFT__AMUX CYREG_PRT2_AMUX
#define SCLK_TFT__BIE CYREG_PRT2_BIE
#define SCLK_TFT__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK_TFT__BYP CYREG_PRT2_BYP
#define SCLK_TFT__CTL CYREG_PRT2_CTL
#define SCLK_TFT__DM0 CYREG_PRT2_DM0
#define SCLK_TFT__DM1 CYREG_PRT2_DM1
#define SCLK_TFT__DM2 CYREG_PRT2_DM2
#define SCLK_TFT__DR CYREG_PRT2_DR
#define SCLK_TFT__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK_TFT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK_TFT__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK_TFT__MASK 0x08u
#define SCLK_TFT__PORT 2u
#define SCLK_TFT__PRT CYREG_PRT2_PRT
#define SCLK_TFT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK_TFT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK_TFT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK_TFT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK_TFT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK_TFT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK_TFT__PS CYREG_PRT2_PS
#define SCLK_TFT__SHIFT 3u
#define SCLK_TFT__SLW CYREG_PRT2_SLW

/* SPIM_TFT_BSPIM */
#define SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_TFT_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_TFT_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define SPIM_TFT_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_TFT_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define SPIM_TFT_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_TFT_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_TFT_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_TFT_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_TFT_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_TFT_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_TFT_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_TFT_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_TFT_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_TFT_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_TFT_BSPIM_RxStsReg__4__POS 4
#define SPIM_TFT_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_TFT_BSPIM_RxStsReg__5__POS 5
#define SPIM_TFT_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_TFT_BSPIM_RxStsReg__6__POS 6
#define SPIM_TFT_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_TFT_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_TFT_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_TFT_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_TFT_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SPIM_TFT_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define SPIM_TFT_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define SPIM_TFT_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_TFT_BSPIM_TxStsReg__0__POS 0
#define SPIM_TFT_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_TFT_BSPIM_TxStsReg__1__POS 1
#define SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_TFT_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_TFT_BSPIM_TxStsReg__2__POS 2
#define SPIM_TFT_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_TFT_BSPIM_TxStsReg__3__POS 3
#define SPIM_TFT_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_TFT_BSPIM_TxStsReg__4__POS 4
#define SPIM_TFT_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_TFT_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_TFT_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_TFT_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST

/* SPIM_TFT_IntClock */
#define SPIM_TFT_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SPIM_TFT_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SPIM_TFT_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SPIM_TFT_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_TFT_IntClock__INDEX 0x03u
#define SPIM_TFT_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_TFT_IntClock__PM_ACT_MSK 0x08u
#define SPIM_TFT_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_TFT_IntClock__PM_STBY_MSK 0x08u

/* SPIM_Audio_BSPIM */
#define SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_Audio_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_Audio_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_Audio_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_Audio_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_Audio_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_Audio_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_Audio_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_Audio_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_Audio_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_Audio_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_Audio_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_Audio_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_Audio_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_Audio_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_Audio_BSPIM_RxStsReg__4__POS 4
#define SPIM_Audio_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_Audio_BSPIM_RxStsReg__5__POS 5
#define SPIM_Audio_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_Audio_BSPIM_RxStsReg__6__POS 6
#define SPIM_Audio_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_Audio_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_Audio_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_Audio_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_Audio_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPIM_Audio_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPIM_Audio_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB07_A0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB07_A1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB07_D0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB07_D1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_Audio_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPIM_Audio_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB07_F0
#define SPIM_Audio_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB07_F1
#define SPIM_Audio_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_Audio_BSPIM_TxStsReg__0__POS 0
#define SPIM_Audio_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_Audio_BSPIM_TxStsReg__1__POS 1
#define SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_Audio_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_Audio_BSPIM_TxStsReg__2__POS 2
#define SPIM_Audio_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_Audio_BSPIM_TxStsReg__3__POS 3
#define SPIM_Audio_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_Audio_BSPIM_TxStsReg__4__POS 4
#define SPIM_Audio_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_Audio_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_Audio_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_Audio_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST

/* SPIM_Audio_IntClock */
#define SPIM_Audio_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SPIM_Audio_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SPIM_Audio_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SPIM_Audio_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_Audio_IntClock__INDEX 0x04u
#define SPIM_Audio_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_Audio_IntClock__PM_ACT_MSK 0x10u
#define SPIM_Audio_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_Audio_IntClock__PM_STBY_MSK 0x10u

/* FlexSensor_1 */
#define FlexSensor_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define FlexSensor_1__0__MASK 0x10u
#define FlexSensor_1__0__PC CYREG_PRT0_PC4
#define FlexSensor_1__0__PORT 0u
#define FlexSensor_1__0__SHIFT 4u
#define FlexSensor_1__AG CYREG_PRT0_AG
#define FlexSensor_1__AMUX CYREG_PRT0_AMUX
#define FlexSensor_1__BIE CYREG_PRT0_BIE
#define FlexSensor_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define FlexSensor_1__BYP CYREG_PRT0_BYP
#define FlexSensor_1__CTL CYREG_PRT0_CTL
#define FlexSensor_1__DM0 CYREG_PRT0_DM0
#define FlexSensor_1__DM1 CYREG_PRT0_DM1
#define FlexSensor_1__DM2 CYREG_PRT0_DM2
#define FlexSensor_1__DR CYREG_PRT0_DR
#define FlexSensor_1__INP_DIS CYREG_PRT0_INP_DIS
#define FlexSensor_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FlexSensor_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FlexSensor_1__LCD_EN CYREG_PRT0_LCD_EN
#define FlexSensor_1__MASK 0x10u
#define FlexSensor_1__PORT 0u
#define FlexSensor_1__PRT CYREG_PRT0_PRT
#define FlexSensor_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FlexSensor_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FlexSensor_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FlexSensor_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FlexSensor_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FlexSensor_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FlexSensor_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FlexSensor_1__PS CYREG_PRT0_PS
#define FlexSensor_1__SHIFT 4u
#define FlexSensor_1__SLW CYREG_PRT0_SLW

/* FlexSensor_2 */
#define FlexSensor_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define FlexSensor_2__0__MASK 0x08u
#define FlexSensor_2__0__PC CYREG_PRT0_PC3
#define FlexSensor_2__0__PORT 0u
#define FlexSensor_2__0__SHIFT 3u
#define FlexSensor_2__AG CYREG_PRT0_AG
#define FlexSensor_2__AMUX CYREG_PRT0_AMUX
#define FlexSensor_2__BIE CYREG_PRT0_BIE
#define FlexSensor_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define FlexSensor_2__BYP CYREG_PRT0_BYP
#define FlexSensor_2__CTL CYREG_PRT0_CTL
#define FlexSensor_2__DM0 CYREG_PRT0_DM0
#define FlexSensor_2__DM1 CYREG_PRT0_DM1
#define FlexSensor_2__DM2 CYREG_PRT0_DM2
#define FlexSensor_2__DR CYREG_PRT0_DR
#define FlexSensor_2__INP_DIS CYREG_PRT0_INP_DIS
#define FlexSensor_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FlexSensor_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FlexSensor_2__LCD_EN CYREG_PRT0_LCD_EN
#define FlexSensor_2__MASK 0x08u
#define FlexSensor_2__PORT 0u
#define FlexSensor_2__PRT CYREG_PRT0_PRT
#define FlexSensor_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FlexSensor_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FlexSensor_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FlexSensor_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FlexSensor_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FlexSensor_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FlexSensor_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FlexSensor_2__PS CYREG_PRT0_PS
#define FlexSensor_2__SHIFT 3u
#define FlexSensor_2__SLW CYREG_PRT0_SLW

/* I2C_MASTER_L_I2C_FF */
#define I2C_MASTER_L_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_MASTER_L_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_MASTER_L_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_MASTER_L_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_MASTER_L_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_MASTER_L_I2C_FF__D CYREG_I2C_D
#define I2C_MASTER_L_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_MASTER_L_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_MASTER_L_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_MASTER_L_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_MASTER_L_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_MASTER_L_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_MASTER_L_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_MASTER_L_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_MASTER_L_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_MASTER_L_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_MASTER_L_I2C_IRQ */
#define I2C_MASTER_L_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_MASTER_L_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_MASTER_L_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_MASTER_L_I2C_IRQ__INTC_NUMBER 15u
#define I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_MASTER_L_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_MASTER_L_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* get_adcs_isr */
#define get_adcs_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define get_adcs_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define get_adcs_isr__INTC_MASK 0x02u
#define get_adcs_isr__INTC_NUMBER 1u
#define get_adcs_isr__INTC_PRIOR_NUM 7u
#define get_adcs_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define get_adcs_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define get_adcs_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Get_ADCs_Timer_TimerUDB */
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB04_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB04_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB04_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB04_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB04_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB04_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB05_A0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB05_A1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB05_D0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB05_D1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB05_F0
#define Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB05_F1

/* audiotimer_isr */
#define audiotimer_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define audiotimer_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define audiotimer_isr__INTC_MASK 0x20000u
#define audiotimer_isr__INTC_NUMBER 17u
#define audiotimer_isr__INTC_PRIOR_NUM 0u
#define audiotimer_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define audiotimer_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define audiotimer_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_L_ADC_SAR */
#define ADC_FlexSensor_L_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_FlexSensor_L_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_FlexSensor_L_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_FlexSensor_L_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_FlexSensor_L_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_FlexSensor_L_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_FlexSensor_L_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_FlexSensor_L_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_FlexSensor_L_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_FlexSensor_L_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_FlexSensor_L_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_FlexSensor_L_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_FlexSensor_L_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_FlexSensor_L_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_FlexSensor_L_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_FlexSensor_L_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_FlexSensor_L_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_FlexSensor_L_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_FlexSensor_L_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_FlexSensor_L_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_FlexSensor_L_Bypass */
#define ADC_FlexSensor_L_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_FlexSensor_L_Bypass__0__MASK 0x04u
#define ADC_FlexSensor_L_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_FlexSensor_L_Bypass__0__PORT 0u
#define ADC_FlexSensor_L_Bypass__0__SHIFT 2u
#define ADC_FlexSensor_L_Bypass__AG CYREG_PRT0_AG
#define ADC_FlexSensor_L_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_FlexSensor_L_Bypass__BIE CYREG_PRT0_BIE
#define ADC_FlexSensor_L_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_FlexSensor_L_Bypass__BYP CYREG_PRT0_BYP
#define ADC_FlexSensor_L_Bypass__CTL CYREG_PRT0_CTL
#define ADC_FlexSensor_L_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_FlexSensor_L_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_FlexSensor_L_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_FlexSensor_L_Bypass__DR CYREG_PRT0_DR
#define ADC_FlexSensor_L_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_FlexSensor_L_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_FlexSensor_L_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_FlexSensor_L_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_FlexSensor_L_Bypass__MASK 0x04u
#define ADC_FlexSensor_L_Bypass__PORT 0u
#define ADC_FlexSensor_L_Bypass__PRT CYREG_PRT0_PRT
#define ADC_FlexSensor_L_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_FlexSensor_L_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_FlexSensor_L_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_FlexSensor_L_Bypass__PS CYREG_PRT0_PS
#define ADC_FlexSensor_L_Bypass__SHIFT 2u
#define ADC_FlexSensor_L_Bypass__SLW CYREG_PRT0_SLW

/* ADC_FlexSensor_L_IRQ */
#define ADC_FlexSensor_L_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_FlexSensor_L_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_FlexSensor_L_IRQ__INTC_MASK 0x01u
#define ADC_FlexSensor_L_IRQ__INTC_NUMBER 0u
#define ADC_FlexSensor_L_IRQ__INTC_PRIOR_NUM 7u
#define ADC_FlexSensor_L_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_FlexSensor_L_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_FlexSensor_L_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_L_theACLK */
#define ADC_FlexSensor_L_theACLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_FlexSensor_L_theACLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_FlexSensor_L_theACLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_FlexSensor_L_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_FlexSensor_L_theACLK__INDEX 0x02u
#define ADC_FlexSensor_L_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_FlexSensor_L_theACLK__PM_ACT_MSK 0x04u
#define ADC_FlexSensor_L_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_FlexSensor_L_theACLK__PM_STBY_MSK 0x04u

/* ADC_FlexSensor_R_DEC */
#define ADC_FlexSensor_R_DEC__COHER CYREG_DEC_COHER
#define ADC_FlexSensor_R_DEC__CR CYREG_DEC_CR
#define ADC_FlexSensor_R_DEC__DR1 CYREG_DEC_DR1
#define ADC_FlexSensor_R_DEC__DR2 CYREG_DEC_DR2
#define ADC_FlexSensor_R_DEC__DR2H CYREG_DEC_DR2H
#define ADC_FlexSensor_R_DEC__GCOR CYREG_DEC_GCOR
#define ADC_FlexSensor_R_DEC__GCORH CYREG_DEC_GCORH
#define ADC_FlexSensor_R_DEC__GVAL CYREG_DEC_GVAL
#define ADC_FlexSensor_R_DEC__OCOR CYREG_DEC_OCOR
#define ADC_FlexSensor_R_DEC__OCORH CYREG_DEC_OCORH
#define ADC_FlexSensor_R_DEC__OCORM CYREG_DEC_OCORM
#define ADC_FlexSensor_R_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_FlexSensor_R_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_FlexSensor_R_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_FlexSensor_R_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_FlexSensor_R_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_FlexSensor_R_DEC__PM_ACT_MSK 0x01u
#define ADC_FlexSensor_R_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_FlexSensor_R_DEC__PM_STBY_MSK 0x01u
#define ADC_FlexSensor_R_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_FlexSensor_R_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_FlexSensor_R_DEC__SR CYREG_DEC_SR
#define ADC_FlexSensor_R_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_FlexSensor_R_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_FlexSensor_R_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_FlexSensor_R_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_FlexSensor_R_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_FlexSensor_R_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_FlexSensor_R_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_FlexSensor_R_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_FlexSensor_R_DSM */
#define ADC_FlexSensor_R_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_FlexSensor_R_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_FlexSensor_R_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_FlexSensor_R_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_FlexSensor_R_DSM__CLK CYREG_DSM0_CLK
#define ADC_FlexSensor_R_DSM__CR0 CYREG_DSM0_CR0
#define ADC_FlexSensor_R_DSM__CR1 CYREG_DSM0_CR1
#define ADC_FlexSensor_R_DSM__CR10 CYREG_DSM0_CR10
#define ADC_FlexSensor_R_DSM__CR11 CYREG_DSM0_CR11
#define ADC_FlexSensor_R_DSM__CR12 CYREG_DSM0_CR12
#define ADC_FlexSensor_R_DSM__CR13 CYREG_DSM0_CR13
#define ADC_FlexSensor_R_DSM__CR14 CYREG_DSM0_CR14
#define ADC_FlexSensor_R_DSM__CR15 CYREG_DSM0_CR15
#define ADC_FlexSensor_R_DSM__CR16 CYREG_DSM0_CR16
#define ADC_FlexSensor_R_DSM__CR17 CYREG_DSM0_CR17
#define ADC_FlexSensor_R_DSM__CR2 CYREG_DSM0_CR2
#define ADC_FlexSensor_R_DSM__CR3 CYREG_DSM0_CR3
#define ADC_FlexSensor_R_DSM__CR4 CYREG_DSM0_CR4
#define ADC_FlexSensor_R_DSM__CR5 CYREG_DSM0_CR5
#define ADC_FlexSensor_R_DSM__CR6 CYREG_DSM0_CR6
#define ADC_FlexSensor_R_DSM__CR7 CYREG_DSM0_CR7
#define ADC_FlexSensor_R_DSM__CR8 CYREG_DSM0_CR8
#define ADC_FlexSensor_R_DSM__CR9 CYREG_DSM0_CR9
#define ADC_FlexSensor_R_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_FlexSensor_R_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_FlexSensor_R_DSM__MISC CYREG_DSM0_MISC
#define ADC_FlexSensor_R_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_FlexSensor_R_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_FlexSensor_R_DSM__REF0 CYREG_DSM0_REF0
#define ADC_FlexSensor_R_DSM__REF1 CYREG_DSM0_REF1
#define ADC_FlexSensor_R_DSM__REF2 CYREG_DSM0_REF2
#define ADC_FlexSensor_R_DSM__REF3 CYREG_DSM0_REF3
#define ADC_FlexSensor_R_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_FlexSensor_R_DSM__SW0 CYREG_DSM0_SW0
#define ADC_FlexSensor_R_DSM__SW2 CYREG_DSM0_SW2
#define ADC_FlexSensor_R_DSM__SW3 CYREG_DSM0_SW3
#define ADC_FlexSensor_R_DSM__SW4 CYREG_DSM0_SW4
#define ADC_FlexSensor_R_DSM__SW6 CYREG_DSM0_SW6
#define ADC_FlexSensor_R_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_FlexSensor_R_DSM__TST0 CYREG_DSM0_TST0
#define ADC_FlexSensor_R_DSM__TST1 CYREG_DSM0_TST1

/* ADC_FlexSensor_R_Ext_CP_Clk */
#define ADC_FlexSensor_R_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_FlexSensor_R_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_FlexSensor_R_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_FlexSensor_R_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_FlexSensor_R_Ext_CP_Clk__INDEX 0x00u
#define ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_FlexSensor_R_IRQ */
#define ADC_FlexSensor_R_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_FlexSensor_R_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_FlexSensor_R_IRQ__INTC_MASK 0x20000000u
#define ADC_FlexSensor_R_IRQ__INTC_NUMBER 29u
#define ADC_FlexSensor_R_IRQ__INTC_PRIOR_NUM 7u
#define ADC_FlexSensor_R_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_FlexSensor_R_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_FlexSensor_R_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_R_theACLK */
#define ADC_FlexSensor_R_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_FlexSensor_R_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_FlexSensor_R_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_FlexSensor_R_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_FlexSensor_R_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_FlexSensor_R_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_FlexSensor_R_theACLK__INDEX 0x00u
#define ADC_FlexSensor_R_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_FlexSensor_R_theACLK__PM_ACT_MSK 0x01u
#define ADC_FlexSensor_R_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_FlexSensor_R_theACLK__PM_STBY_MSK 0x01u

/* AudioTimer_TimerHW */
#define AudioTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define AudioTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define AudioTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define AudioTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define AudioTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define AudioTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define AudioTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define AudioTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define AudioTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define AudioTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define AudioTimer_TimerHW__PM_ACT_MSK 0x01u
#define AudioTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define AudioTimer_TimerHW__PM_STBY_MSK 0x01u
#define AudioTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define AudioTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define AudioTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* timestamp_timer_isr */
#define timestamp_timer_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define timestamp_timer_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define timestamp_timer_isr__INTC_MASK 0x04u
#define timestamp_timer_isr__INTC_NUMBER 2u
#define timestamp_timer_isr__INTC_PRIOR_NUM 1u
#define timestamp_timer_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define timestamp_timer_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define timestamp_timer_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TimeStamp_Timer_TimerUDB */
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "KovidKonsole"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
