Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Chen, J., Reed, M. A., Rawlett, A. M., and Tour, J. M. 1999. Observation of a large on--off ratio and negative differential resistance in an electronic molecular switch. Science 286, 1550--1552.
Chen, J. and Reed, M. A. 2000. Molecular wires, switches and memories. In Proceedings of the International Conference on Molecular Electronics, December 2000, Kona, HI.
Collier, C. P., Mattersteig, G., Wong, E., Luo, Y., Beverly, K., Sampaio, J. S., Raymo, F., Stoddart, J., and Heath, J. 2000. A catenane-based solid state reconfigurable switch. Science 289, 1172--1175.
Collier, C. P., Wong, E. W., Belohradsky, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates. Science 285, 391--394.
Cui, Y. and Lieber, C. 2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291, 851.
Cui, Y., Lieber, C., Lauhon, L., Gudiksen, M., and Wang, J. 2001. Diameter controlled synthesis of single crystal silicon nanowires. Appl. Physics Lett. 78, 15, 2214--2216.
Datta, K., Mukherjee, A., and Ravindran, A. 2005. Routing for reliability in molecular diode-based nanofabrics. In Proceedings of the 8th Military and Aerospace Programmable Logic Device International Conference (Sept.).
André DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046210]
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]
Derycke, V., Martel, R., Appenzeller, J., and Avouris, P. 2001. Carbon nanotube inter- and intramolecular logic gates. Nano Lett. 1, 9, 453--456.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Goldstein, S. C. and Rosewater, D. 2002. What makes a good molecular scale computer device? Tech. rep. School of Computer Science, Carnegie Mellon University, CMU-CS-02-181 (Sept.).
Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Synthetic control of the diameter and length of semiconductor nanowires. J. Physical Chem. B 105, 4062--4064.
Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K.-H., and Lieber, C. 2001a. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313.
Huang, Y., Duan, X., Wei, Q., and Lieber, C. 2001b. Directed assembly of one dimensional nanostructures into functional networks. Science 291, 630--633.
Kamins, T. I., Williams R. S., Chen, Y., Chang, Y.-L., and Chang Y. A. 2000. Chemical vapor deposition of Si nanowires nucleated by TiSi2 islands on Si. Appl. Physics Lett. 76, 562--564.
Kirkpatrick, S., Gelatt, C. Jr., and Vecchi, M. 1983. Optimization by simulated annealing. Science 220, 671--680.
Luo, Y., Collier, C. P., Nielsen, K., Jeppesen, J., Perkins, J., Deionno, E., Pease, A., Stoddart, J. F., and Heath, J. R. 2002. Molecular electronics random access memory circuits. J. ChemPhysChem 3, 519.
Ma, X., Strukov, D. B., Lee, J. H., and Likharev, K. K. 2005. Afterlife for silicon: CMOL circuit architectures. In Proceedings of the 5th IEEE Conference on Nanotechnology 1, 11--15 (May), 175--178.
MCNC. url: www.mcnc.org.
Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. In Proceedings of International Test Conference. 1201--1210.
Morales, A. and Lieber, C. 1998. A laser ablation method for the synthesis of crystalline semiconductor nanowires. Science 279, 208--211.
RASP-syn. url: http://ballade.cs.ucla.edu/software_release/rasp/htdocs.
Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube based nonvolatile random access memory for molecular computing. Science 289, 94--97.
Semiconductor Industries Association Roadmap. http://public.itrs.net.
Soh, C., Quate, C., Morpurgo, C., Marcus, C., Kong, C., and Dai, C. 1999. Integrated nanotube circuits: Controlled growth and ohmic contacting of single-walled carbon nanotubes. Appl. Physics Lett. 75, 5, 627--629.
Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proceedings of the IEEE Conference on Molecular Electronics (Nov). 1940--1957.
Strukov, D. B. and Likharev, K. K. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. IEEE Trans. Nanotechn. To appear.
Trans, S. J., Verschueren, A. R. M., and Dekker, C. 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393, 49--51.
VPR and VPACK. url: http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html.
Wind, S. J., Appenzeller, J., Martel, R., Deycke, V., and Avouris, P. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Appl. Physics Lett. 80, 20, 3817--3819.
SIS logic synthesis package. url:www-cad.eecs.berkeley.edu.
