set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem[66:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem[25:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem[35:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem[35:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem[24:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[64:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[64:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[69:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem[73:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[1:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem[31:0]}  \
   -storage_type {SPI}  \
   -content_type {MEMORY_FILE}  \
   -memory_file_format {}  \
   -memory_file {C:/Users/info/Downloads/mpf_tu0775_df/mpf_tu0775_df/Libero_Project/MiV_uart_blinky.hex}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem[31:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1[31:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q[8]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_ROM}  \
   -content_type_changed {0} 
set_client \
   -logical_instance_name  {SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q[8]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_ROM}  \
   -content_type_changed {0} 
