Analysis & Synthesis Status : Successful - Sun Apr 17 00:18:40 2016
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : memoriaReg
Top-level Entity Name : Block1
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 13
    Dedicated logic registers : 10
Total registers : 10
Total pins : 3
Total virtual pins : 0
Total block memory bits : 445
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
