/** @file clock.c */

#include "arch/mach/clock.h"
#include "io.h"
#include "arch/mach/regs.h"
#include "arch/regs.h"
#include <assert.h>

#define PLLRDY			25
#define PLLON			24
#define CSSON			19
#define HSEON			16
#define HSERDY			17

#define SW			0
#define SWS			2
#define HPRE			4
#if defined(stm32f1) || defined(stm32f3)
#define PLLMUL			18
#define PLLSRC			16
#define ADCPRE			14
#define PPRE2			11
#define PPRE1			8
#elif defined(stm32f4)
#define RTCPRE			16
#define PPRE2			13
#define PPRE1			10

#define PLLQ			24
#define PLLSRC			22
#define PLLP			16
#define PLLN			6
#define PLLM			0
#define PLLR			28

#define MHZ			1000000UL
#else
#error undefined machine
#endif

/* SYSCLK */
unsigned long get_pllclk()
{
	unsigned long clk, pllm;
#ifdef stm32f4
	unsigned long plln, pllp;
#endif

	switch ((RCC_CFGR >> SWS) & 0x3) {
	case 0x00:
		clk = HSI;
		break;
	case 0x01:
		clk = HSE;
		break;
	case 0x02:
#if defined(stm32f1) || defined(stm32f3)
		pllm = ((RCC_CFGR >> PLLMUL) & 0xf) + 2;
		if ((RCC_CFGR >> PLLSRC) & 1) { /* HSE selected */
			if (RCC_CFGR & 0x20000) /* mask PLLXTPRE[17] */
				clk = (HSE >> 1) * pllm;
			else
				clk = HSE * pllm;
		} else {
			clk = (HSI >> 1) * pllm;
		}
#elif defined(stm32f4)
		pllm = ((RCC_PLLCFGR >> PLLM) & 0x3f);
		plln = (RCC_PLLCFGR >> PLLN) & 0x1ff;
		pllp = (RCC_PLLCFGR >> PLLP) & 3;
		pllp = (pllp + 1) * 2;
		assert(pllp && (pllp <= 8) && !(pllp & 1));

		if ((RCC_PLLCFGR >> PLLSRC) & 1) /* HSE selected */
			clk = HSE / pllm;
		else
			clk = HSI / pllm;

		clk = clk * plln / pllp;
#else
#error undefined machine
#endif
		break;
	default:
		clk = HSI;
		break;
	}

	return clk;
}

/* AHB */
unsigned long get_hclk()
{
	unsigned long clk, pre, pllclk;

	pllclk = get_pllclk();
#if defined(stm32f1) || defined(stm32f3)
	pre = (RCC_CFGR >> HPRE) & 0xf; /* mask HPRE[7:4] */
	pre = pre? pre - 7 : 0;         /* get prescaler division factor */
#elif defined(stm32f4)
	pre = ((RCC_CFGR >> HPRE) & 0x8) ? ((RCC_CFGR >> HPRE) & 0x7) + 1 : 0;
#else
#error undefined machine
#endif
	clk = pllclk >> pre;

	return clk;
}

/* APB1 */
unsigned long get_pclk1()
{
	unsigned long clk, pre, hclk;

	hclk = get_hclk();
#if defined(stm32f1) || defined(stm32f3)
	pre = (RCC_CFGR >> PPRE1) & 0x7; /* mask PPRE1[10:8] */
	pre = pre ? pre - 3 : 0;
#elif defined(stm32f4)
	pre = ((RCC_CFGR >> PPRE1) & 0x4)? ((RCC_CFGR >> PPRE1) & 0x3) + 1 : 0;
#else
#error undefined machine
#endif
	clk = hclk >> pre;

	return clk;
}

/* APB2 */
unsigned long get_pclk2()
{
	unsigned long clk, pre, hclk;

	hclk = get_hclk();
#if defined(stm32f1) || defined(stm32f3)
	pre = (RCC_CFGR >> PPRE2) & 0x7; /* mask PPRE2[13:11] */
	pre = pre? pre - 3 : 0;
#elif defined(stm32f4)
	pre = ((RCC_CFGR >> PPRE2) & 0x4)? ((RCC_CFGR >> PPRE2) & 0x3) + 1 : 0;
#else
#error undefined machine
#endif
	clk = hclk >> pre;

	return clk;
}

unsigned long get_adclk()
{
#if defined(stm32f1) || defined(stm32f3)
	unsigned long clk, pre, pclk2;

	pclk2 = get_pclk2();
	pre = (RCC_CFGR >> ADCPRE) & 0x3; /* mask PPRE2[15:14] */
	pre = (pre + 1) << 1;             /* get prescaler division factor */
	clk = pclk2 / pre;

	return clk;
#elif defined(stm32f4)
	return 0;
#else
#error undefined machine
#endif
}

unsigned long get_stkclk()
{
	unsigned long clk, hclk;

	hclk = get_hclk();

	if (STK_CTRL & 4)
		clk = hclk;
	else
		clk = hclk >> 3;

	return clk;
}

unsigned long get_sysclk_freq()
{
	return get_stkclk();
}

void __turn_apb1_clock(const unsigned long bit, const bool on)
{
	SET_CLOCK_APB1(bit, on);
}

void __turn_apb2_clock(const unsigned long bit, const bool on)
{
	SET_CLOCK_APB2(bit, on);
}

void __turn_ahb1_clock(const unsigned long bit, const bool on)
{
	SET_CLOCK_AHB1(bit, on);
}

void __turn_port_clock(const reg_t * const port, const bool on)
{
	unsigned int bit;

	bit = (int)(((uintptr_t)port >> 10) & 0xf);
#ifdef stm32f3
	bit += 17;
#endif

#ifdef stm32f1
	__turn_apb2_clock(bit, on);
#elif defined(stm32f3) || defined(stm32f4)
	__turn_ahb1_clock(bit, on);
#else
#error undefined machine
#endif
}

unsigned long __read_apb1_clock()
{
	return RCC_APB1ENR;
}

unsigned long __read_apb2_clock()
{
	return RCC_APB2ENR;
}

unsigned long __read_ahb1_clock()
{
	return RCC_AHB1ENR;
}

void __reset_apb1_device(const unsigned long bit)
{
	RESET_PERI_APB1(bit);
}

void __reset_apb2_device(const unsigned long bit)
{
	RESET_PERI_APB2(bit);
}

#include "kernel/init.h"

#ifdef stm32f1	/* 72MHz */
void __attribute__((weak)) clock_init()
{
	/* flash access time adjustment */
	FLASH_ACR |= 2UL; /* two wait states for flash access */
	/* prefetch buffer gets activated from reset. disable to avoid extra
	 * flash access that consumes 20mA for 128-bit line fetching */
	while ((FLASH_ACR & 7) != 2);

	/* 1. Turn on HSE oscillator. */
	BITBAND(&RCC_CR, HSEON, true);

	/* 2. Wait for HSE to be stable. */
	while (!gbi(RCC_CR, HSERDY));

	/* 3. Set PLL multification factor, and PLL source clock. */
	/* 4. Set prescalers' factors. */
	/* APB1 <= 36MHz <= APB2 <= 72MHz <= AHB <= 72MHz
	 * ADC <= 14MHz
	 * USB = 48MHz */
	RCC_CFGR = ((72000000UL / HSE - 2) << PLLMUL) |
		(4UL << PPRE1) | (2UL << ADCPRE) | (1UL << PLLSRC);

	/* 5. Turn on PLL. */
	BITBAND(&RCC_CR, PLLON, true);

	/* 6. Wait for PLL to be stable. */
	while (!gbi(RCC_CR, PLLRDY));

	/* 7. Select PLL as system clock. */
	RCC_CFGR |= 2UL << SW;

	/* 8. Check if its change is done. */
	while (((RCC_CFGR >> SWS) & 3) != 2);

	//BITBAND(&RCC_CR, CSSON, true);
}
#elif defined(stm32f4)	/* 168MHz */
void __attribute__((weak)) clock_init()
{
	FLASH_ACR |= 5; /* five wait states */
	/* enable prefetch, data cache(8 lines * 128 bits = 128 bytes) and
	 * instruction cache(64 lines * 128 bits = 1024 bytes) */
	FLASH_ACR |= 0x700;
	while ((FLASH_ACR & 7) != 5);

	/* Select power scale mode, PWR_CR */

	/* 1. Turn on HSE oscillator. */
	BITBAND(&RCC_CR, HSEON, true);

	/* 2. Wait for HSE to be stable. */
	while (!gbi(RCC_CR, HSERDY));

	/* 3. Set PLL multification factor, and PLL source clock. */
	/* 4. Set prescalers' factors. */
	/* APB1 <= 42MHz <= APB2 <= 84MHz <= AHB <= 168MHz */
	RCC_CFGR = (8UL << RTCPRE) | (4UL << PPRE2) | (5UL << PPRE1);
	RCC_PLLCFGR = (7UL << PLLQ) | (1UL << PLLSRC) | (336UL << PLLN) | (8UL << PLLM);

	/* 5. Turn on PLL. */
	BITBAND(&RCC_CR, PLLON, true);

	/* 6. Wait for PLL to be stable. */
	while (!gbi(RCC_CR, PLLRDY));

	/* 7. Select PLL as system clock. */
	RCC_CFGR |= 2UL << SW;

	/* 8. Check if its change is done. */
	while (((RCC_CFGR >> SWS) & 3) != 2);

	/* 9. Turn off HSI */
	RCC_CR &= ~1UL;

	//BITBAND(&RCC_CR, CSSON, true);
}
#elif defined(stm32f3)	/* 72MHz */
void __attribute__((weak)) clock_init()
{
	/* flash access time adjustment */
	FLASH_ACR |= 2; /* two wait states for flash access */
	/* enable prefetch buffer */
	FLASH_ACR |= 0x10;
	while ((FLASH_ACR & 7) != 2);

	/* 1. Turn on HSE oscillator. */
	BITBAND(&RCC_CR, HSEON, true);

	/* 2. Wait for HSE to be stable. */
	while (!gbi(RCC_CR, HSERDY));

	/* 3. Set PLL multification factor, and PLL source clock. */
	/* 4. Set prescalers' factors. */
	/* APB1 <= 36MHz <= APB2 <= 72MHz <= AHB <= 72MHz
	 * ADC <= 14MHz
	 * USB = 48MHz */
	RCC_CFGR = (7UL << PLLMUL) | (4UL << PPRE1) | (2UL << ADCPRE) | (1UL << PLLSRC);

	/* 5. Turn on PLL. */
	BITBAND(&RCC_CR, PLLON, true);

	/* 6. Wait for PLL to be stable. */
	while (!gbi(RCC_CR, PLLRDY));

	/* 7. Select PLL as system clock. */
	RCC_CFGR |= 2UL << SW;

	/* 8. Check if its change is done. */
	while (((RCC_CFGR >> SWS) & 3) != 2);

	//BITBAND(&RCC_CR, CSSON, true);
	/* For program and erase operations on the Flash memory (write/erase),
	 * the internal RC oscillator (HSI) must be ON.  */
}
#else
#error undefined machine
#endif
REGISTER_INIT(clock_init, 0);
