Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 21:54:31 2025
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_echo_top_timing_summary_routed.rpt -pb uart_echo_top_timing_summary_routed.pb -rpx uart_echo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_echo_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.821        0.000                      0                  126        0.152        0.000                      0                  126        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.821        0.000                      0                  126        0.152        0.000                      0                  126        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.436%)  route 2.863ns (77.564%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.752     8.852    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.493    14.864    u_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[0]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    14.673    u_tx/reset_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.436%)  route 2.863ns (77.564%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.752     8.852    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.493    14.864    u_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[1]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    14.673    u_tx/reset_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.436%)  route 2.863ns (77.564%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.752     8.852    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.493    14.864    u_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[2]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    14.673    u_tx/reset_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.436%)  route 2.863ns (77.564%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.752     8.852    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.493    14.864    u_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  u_tx/reset_cntr_reg[3]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    14.673    u_tx/reset_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.540%)  route 2.846ns (77.460%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.735     8.835    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  u_tx/reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.497    14.868    u_tx/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  u_tx/reset_cntr_reg[16]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_tx/reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.540%)  route 2.846ns (77.460%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.735     8.835    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  u_tx/reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.497    14.868    u_tx/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  u_tx/reset_cntr_reg[17]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_tx/reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.828ns (22.447%)  route 2.861ns (77.553%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.750     8.850    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.494    14.865    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[4]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    14.697    u_tx/reset_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.828ns (22.447%)  route 2.861ns (77.553%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.750     8.850    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.494    14.865    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[5]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    14.697    u_tx/reset_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.828ns (22.447%)  route 2.861ns (77.553%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.750     8.850    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.494    14.865    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[6]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    14.697    u_tx/reset_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 u_tx/reset_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/reset_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.828ns (22.447%)  route 2.861ns (77.553%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610     5.161    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  u_tx/reset_cntr_reg[7]/Q
                         net (fo=2, routed)           0.686     6.304    u_tx/reset_cntr_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.428 r  u_tx/FSM_sequential_uartState[2]_i_5/O
                         net (fo=2, routed)           1.005     7.433    u_tx/FSM_sequential_uartState[2]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.557 r  u_tx/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.418     7.976    u_tx/reset_cntr[0]_i_3_n_0
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  u_tx/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.750     8.850    u_tx/reset_cntr[0]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.494    14.865    u_tx/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  u_tx/reset_cntr_reg[7]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    14.697    u_tx/reset_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_tx/uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.496    u_tx/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_tx/uartData_reg[3]/Q
                         net (fo=1, routed)           0.117     1.754    u_tx/Inst_UART_TX_CTRL/Q[2]
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.011    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.070     1.602    u_tx/Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tx/uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.496    u_tx/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_tx/uartData_reg[4]/Q
                         net (fo=1, routed)           0.120     1.757    u_tx/Inst_UART_TX_CTRL/Q[3]
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.011    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.072     1.604    u_tx/Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_tx/strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/strIndex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.584     1.497    u_tx/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  u_tx/strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  u_tx/strIndex_reg[2]/Q
                         net (fo=9, routed)           0.072     1.734    u_tx/strIndex_reg[2]
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  u_tx/strIndex[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_tx/p_0_in__0[5]
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.852     2.010    u_tx/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[5]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.092     1.602    u_tx/strIndex_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_tx/uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.349%)  route 0.117ns (47.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.496    u_tx/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  u_tx/uartData_reg[1]/Q
                         net (fo=1, routed)           0.117     1.741    u_tx/Inst_UART_TX_CTRL/Q[1]
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.011    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.012     1.544    u_tx/Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_tx/uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.496    u_tx/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_tx/uartData_reg[0]/Q
                         net (fo=1, routed)           0.167     1.804    u_tx/Inst_UART_TX_CTRL/Q[0]
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.011    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.070     1.602    u_tx/Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_tx/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.547%)  route 0.148ns (41.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.495    u_tx/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  u_tx/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  u_tx/uartSend_reg/Q
                         net (fo=7, routed)           0.148     1.807    u_tx/Inst_UART_TX_CTRL/uartSend
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.009    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.092     1.622    u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_tx/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.383%)  route 0.149ns (41.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.495    u_tx/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  u_tx/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  u_tx/uartSend_reg/Q
                         net (fo=7, routed)           0.149     1.808    u_tx/Inst_UART_TX_CTRL/uartSend
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.009    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091     1.621    u_tx/Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_tx/strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.649%)  route 0.154ns (45.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.584     1.497    u_tx/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  u_tx/strIndex_reg[4]/Q
                         net (fo=9, routed)           0.154     1.793    u_tx/strIndex_reg[4]
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  u_tx/uartData[4]_i_2/O
                         net (fo=1, routed)           0.000     1.838    u_tx/sendStr__0[4]
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     2.009    u_tx/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  u_tx/uartData_reg[4]/C
                         clock pessimism             -0.498     1.510    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.092     1.602    u_tx/uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_tx/strIndex_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/strIndex_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.584     1.497    u_tx/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_tx/strIndex_reg[6]/Q
                         net (fo=3, routed)           0.167     1.805    u_tx/strIndex_reg[6]
    SLICE_X61Y82         LUT5 (Prop_lut5_I4_O)        0.042     1.847 r  u_tx/strIndex[7]_i_2/O
                         net (fo=1, routed)           0.000     1.847    u_tx/p_0_in__0[7]
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.852     2.010    u_tx/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  u_tx/strIndex_reg[7]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.107     1.604    u_tx/strIndex_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_tx/FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.495    u_tx/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  u_tx/FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  u_tx/FSM_sequential_uartState_reg[0]/Q
                         net (fo=7, routed)           0.185     1.845    u_tx/Inst_UART_TX_CTRL/uartState__0[0]
    SLICE_X60Y80         LUT5 (Prop_lut5_I2_O)        0.043     1.888 r  u_tx/Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_tx/Inst_UART_TX_CTRL_n_2
    SLICE_X60Y80         FDRE                                         r  u_tx/FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.008    u_tx/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  u_tx/FSM_sequential_uartState_reg[1]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.131     1.626    u_tx/FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y78    u_tx/reset_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80    u_tx/reset_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80    u_tx/reset_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81    u_tx/reset_cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81    u_tx/reset_cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81    u_tx/reset_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78    u_tx/reset_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78    u_tx/reset_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80    u_tx/reset_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80    u_tx/reset_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80    u_tx/FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78    u_tx/reset_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78    u_tx/reset_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80    u_tx/reset_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80    u_tx/reset_cntr_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 4.002ns (68.378%)  route 1.851ns (31.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.163    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y80         FDSE                                         r  u_tx/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDSE (Prop_fdse_C_Q)         0.456     5.619 r  u_tx/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.851     7.470    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    11.017 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    11.017    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.388ns (77.461%)  route 0.404ns (22.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.496    u_tx/Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y80         FDSE                                         r  u_tx/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  u_tx/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.404     2.041    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247     3.288 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.288    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





