// Seed: 2055471220
module module_0;
  always_comb id_1 = 1;
  assign id_1 = 1;
  tri0 id_2, id_3;
  tri id_4, id_5, id_6;
  uwire id_7, id_8, id_9;
  always
    if (1 & id_8 || 1) begin
      begin
        id_2 = 1'd0;
      end
    end : id_10
  wire id_11;
  assign id_6 = id_2;
  assign id_3 = id_8;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    .id_33(id_6),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_28 <= id_13 == id_1;
  wire id_34;
  initial id_2 = id_5;
  wire id_35 = id_30;
  module_0(); id_36(
      .id_0(id_9),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_20),
      .id_4(&1),
      .id_5(1),
      .id_6(id_26),
      .id_7(id_34),
      .id_8(id_1),
      .id_9(id_34)
  );
endmodule
