/*
 * system.h - SOPC Builder system and BSP software package information
 *
 * Machine generated for CPU 'cpu' in SOPC Builder design 'system'
 * SOPC Builder design path: E:/Lab_EDABK/TKS_slide/BTGK_UART/UART/quartus/system.sopcinfo
 *
 * Generated: Wed Oct 14 18:07:49 ICT 2026
 */

/*
 * DO NOT MODIFY THIS FILE
 *
 * Changing this file will have subtle consequences
 * which will almost certainly lead to a nonfunctioning
 * system. If you do modify this file, be aware that your
 * changes will be overwritten and lost when this file
 * is generated again.
 *
 * DO NOT MODIFY THIS FILE
 */

/*
 * License Agreement
 *
 * Copyright (c) 2008
 * Altera Corporation, San Jose, California, USA.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This agreement shall be governed in all respects by the laws of the State
 * of California and by the laws of the United States of America.
 */

#ifndef __SYSTEM_H_
#define __SYSTEM_H_

/* Include definitions from linker script generator */
#include "linker.h"


/*
 * CPU configuration
 *
 */

#define ALT_CPU_ARCHITECTURE "intel_niosv_m"
#define ALT_CPU_CPU_FREQ 50000000u
#define ALT_CPU_DATA_ADDR_WIDTH 0x20
#define ALT_CPU_DCACHE_LINE_SIZE 0
#define ALT_CPU_DCACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_DCACHE_SIZE 0
#define ALT_CPU_FREQ 50000000
#define ALT_CPU_HAS_CSR_SUPPORT 1
#define ALT_CPU_ICACHE_LINE_SIZE 0
#define ALT_CPU_ICACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_ICACHE_SIZE 0
#define ALT_CPU_INST_ADDR_WIDTH 0x20
#define ALT_CPU_INT_MODE 0
#define ALT_CPU_MTIME_OFFSET 0x00020000
#define ALT_CPU_NAME "cpu"
#define ALT_CPU_NIOSV_CORE_VARIANT 1
#define ALT_CPU_NUM_GPR 32
#define ALT_CPU_RESET_ADDR 0x00000000
#define ALT_CPU_TICKS_PER_SEC NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND
#define ALT_CPU_TIMER_DEVICE_TYPE 2


/*
 * CPU configuration (with legacy prefix - don't use these anymore)
 *
 */

#define ABBOTTSLAKE_CPU_FREQ 50000000u
#define ABBOTTSLAKE_DATA_ADDR_WIDTH 0x20
#define ABBOTTSLAKE_DCACHE_LINE_SIZE 0
#define ABBOTTSLAKE_DCACHE_LINE_SIZE_LOG2 0
#define ABBOTTSLAKE_DCACHE_SIZE 0
#define ABBOTTSLAKE_HAS_CSR_SUPPORT 1
#define ABBOTTSLAKE_ICACHE_LINE_SIZE 0
#define ABBOTTSLAKE_ICACHE_LINE_SIZE_LOG2 0
#define ABBOTTSLAKE_ICACHE_SIZE 0
#define ABBOTTSLAKE_INST_ADDR_WIDTH 0x20
#define ABBOTTSLAKE_INT_MODE 0
#define ABBOTTSLAKE_MTIME_OFFSET 0x00020000
#define ABBOTTSLAKE_NIOSV_CORE_VARIANT 1
#define ABBOTTSLAKE_NUM_GPR 32
#define ABBOTTSLAKE_RESET_ADDR 0x00000000
#define ABBOTTSLAKE_TICKS_PER_SEC NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND
#define ABBOTTSLAKE_TIMER_DEVICE_TYPE 2


/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __AVALON_TO_APB_BRIDGE
#define __INTEL_NIOSV_M


/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Cyclone IV E"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/null"
#define ALT_LOG_PORT_BASE 0x0
#define ALT_LOG_PORT_DEV null
#define ALT_LOG_PORT_TYPE ""
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart"
#define ALT_STDERR_BASE 0x21000
#define ALT_STDERR_DEV jtag_uart
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart"
#define ALT_STDIN_BASE 0x21000
#define ALT_STDIN_DEV jtag_uart
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart"
#define ALT_STDOUT_BASE 0x21000
#define ALT_STDOUT_DEV jtag_uart
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "system"
#define ALT_SYS_CLK_TICKS_PER_SEC ALT_CPU_TICKS_PER_SEC
#define ALT_TIMESTAMP_CLK_TIMER_DEVICE_TYPE ALT_CPU_TIMER_DEVICE_TYPE


/*
 * avalon_to_apb_bridge configuration
 *
 */

#define ALT_MODULE_CLASS_avalon_to_apb_bridge avalon_to_apb_bridge
#define AVALON_TO_APB_BRIDGE_BASE 0x22000
#define AVALON_TO_APB_BRIDGE_IRQ -1
#define AVALON_TO_APB_BRIDGE_IRQ_INTERRUPT_CONTROLLER_ID -1
#define AVALON_TO_APB_BRIDGE_NAME "/dev/avalon_to_apb_bridge"
#define AVALON_TO_APB_BRIDGE_SPAN 4096
#define AVALON_TO_APB_BRIDGE_TYPE "avalon_to_apb_bridge"


/*
 * cpu configuration
 *
 */

#define ALT_MODULE_CLASS_cpu intel_niosv_m
#define CPU_BASE 0x20000
#define CPU_CPU_FREQ 50000000u
#define CPU_DATA_ADDR_WIDTH 0x20
#define CPU_DCACHE_LINE_SIZE 0
#define CPU_DCACHE_LINE_SIZE_LOG2 0
#define CPU_DCACHE_SIZE 0
#define CPU_HAS_CSR_SUPPORT 1
#define CPU_ICACHE_LINE_SIZE 0
#define CPU_ICACHE_LINE_SIZE_LOG2 0
#define CPU_ICACHE_SIZE 0
#define CPU_INST_ADDR_WIDTH 0x20
#define CPU_INTERRUPT_CONTROLLER_ID 0
#define CPU_INT_MODE 0
#define CPU_IRQ -1
#define CPU_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CPU_MTIME_OFFSET 0x00020000
#define CPU_NAME "/dev/cpu"
#define CPU_NIOSV_CORE_VARIANT 1
#define CPU_NUM_GPR 32
#define CPU_RESET_ADDR 0x00000000
#define CPU_SPAN 64
#define CPU_TICKS_PER_SEC NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND
#define CPU_TIMER_DEVICE_TYPE 2
#define CPU_TYPE "intel_niosv_m"


/*
 * hal2 configuration
 *
 */

#define ALT_MAX_FD 32
#define ALT_SYS_CLK CPU
#define ALT_TIMESTAMP_CLK CPU
#define INTEL_FPGA_DFL_START_ADDRESS 0xffffffffffffffff
#define INTEL_FPGA_USE_DFL_WALKER 0


/*
 * intel_niosv_m_hal_driver configuration
 *
 */

#define NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND 1000


/*
 * jtag_uart configuration
 *
 */

#define ALT_MODULE_CLASS_jtag_uart altera_avalon_jtag_uart
#define JTAG_UART_BASE 0x21000
#define JTAG_UART_IRQ 0
#define JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID 0
#define JTAG_UART_NAME "/dev/jtag_uart"
#define JTAG_UART_READ_DEPTH 64
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_SPAN 8
#define JTAG_UART_TYPE "altera_avalon_jtag_uart"
#define JTAG_UART_WRITE_DEPTH 64
#define JTAG_UART_WRITE_THRESHOLD 8


/*
 * on_chip_mem configuration
 *
 */

#define ALT_MODULE_CLASS_on_chip_mem altera_avalon_onchip_memory2
#define ON_CHIP_MEM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ON_CHIP_MEM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ON_CHIP_MEM_BASE 0x0
#define ON_CHIP_MEM_CONTENTS_INFO ""
#define ON_CHIP_MEM_DUAL_PORT 0
#define ON_CHIP_MEM_GUI_RAM_BLOCK_TYPE "AUTO"
#define ON_CHIP_MEM_INIT_CONTENTS_FILE "system_on_chip_mem"
#define ON_CHIP_MEM_INIT_MEM_CONTENT 1
#define ON_CHIP_MEM_INSTANCE_ID "NONE"
#define ON_CHIP_MEM_IRQ -1
#define ON_CHIP_MEM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define ON_CHIP_MEM_NAME "/dev/on_chip_mem"
#define ON_CHIP_MEM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ON_CHIP_MEM_RAM_BLOCK_TYPE "AUTO"
#define ON_CHIP_MEM_READ_DURING_WRITE_MODE "DONT_CARE"
#define ON_CHIP_MEM_SINGLE_CLOCK_OP 0
#define ON_CHIP_MEM_SIZE_MULTIPLE 1
#define ON_CHIP_MEM_SIZE_VALUE 40960
#define ON_CHIP_MEM_SPAN 40960
#define ON_CHIP_MEM_TYPE "altera_avalon_onchip_memory2"
#define ON_CHIP_MEM_WRITABLE 1

#endif /* __SYSTEM_H_ */
