--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5265202141470 paths analyzed, 8268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  46.716ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_RAM1_1_7 (SLICE_X12Y15.F4), 2351 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 (FF)
  Destination:          cpu0_RAM1_1_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.183ns (Levels of Logic = 17)
  Clock Path Skew:      -0.108ns (0.564 - 0.672)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 to cpu0_RAM1_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.YQ      Tcko                  0.580   Operand2<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4
    SLICE_X45Y11.F1      net (fanout=5)        1.725   Operand2<4>
    SLICE_X45Y11.COUT    Topcyf                1.195   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X12Y15.G3      net (fanout=32)       2.940   cpu0_N02
    SLICE_X12Y15.Y       Tilo                  0.707   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>_SW0
    SLICE_X12Y15.F4      net (fanout=1)        0.577   cpu0_RAM1_1_mux0000<15>_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.802   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>
                                                       cpu0_RAM1_1_7
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (7.249ns logic, 8.934ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 (FF)
  Destination:          cpu0_RAM1_1_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.182ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (0.564 - 0.666)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 to cpu0_RAM1_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.YQ      Tcko                  0.580   Operand2<23>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22
    SLICE_X45Y15.G2      net (fanout=5)        2.261   Operand2<22>
    SLICE_X45Y15.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X12Y15.G3      net (fanout=32)       2.940   cpu0_N02
    SLICE_X12Y15.Y       Tilo                  0.707   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>_SW0
    SLICE_X12Y15.F4      net (fanout=1)        0.577   cpu0_RAM1_1_mux0000<15>_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.802   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>
                                                       cpu0_RAM1_1_7
    -------------------------------------------------  ---------------------------
    Total                                     16.182ns (6.712ns logic, 9.470ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 (FF)
  Destination:          cpu0_RAM1_1_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.183ns (Levels of Logic = 14)
  Clock Path Skew:      -0.093ns (0.564 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 to cpu0_RAM1_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.XQ       Tcko                  0.591   Operand2<19>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19
    SLICE_X45Y14.G4      net (fanout=5)        2.121   Operand2<19>
    SLICE_X45Y14.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X12Y15.G3      net (fanout=32)       2.940   cpu0_N02
    SLICE_X12Y15.Y       Tilo                  0.707   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>_SW0
    SLICE_X12Y15.F4      net (fanout=1)        0.577   cpu0_RAM1_1_mux0000<15>_SW0/O
    SLICE_X12Y15.CLK     Tfck                  0.802   cpu0_RAM1_1_7
                                                       cpu0_RAM1_1_mux0000<15>
                                                       cpu0_RAM1_1_7
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (6.853ns logic, 9.330ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_RAM3_1_3 (SLICE_X10Y18.F4), 2351 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 (FF)
  Destination:          cpu0_RAM3_1_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.665ns (Levels of Logic = 17)
  Clock Path Skew:      -0.095ns (0.577 - 0.672)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 to cpu0_RAM3_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.YQ      Tcko                  0.580   Operand2<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4
    SLICE_X45Y11.F1      net (fanout=5)        1.725   Operand2<4>
    SLICE_X45Y11.COUT    Topcyf                1.195   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X10Y18.G4      net (fanout=32)       2.939   cpu0_N02
    SLICE_X10Y18.Y       Tilo                  0.707   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>_SW0
    SLICE_X10Y18.F4      net (fanout=1)        0.060   cpu0_RAM3_1_mux0000<27>_SW0/O
    SLICE_X10Y18.CLK     Tfck                  0.802   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>
                                                       cpu0_RAM3_1_3
    -------------------------------------------------  ---------------------------
    Total                                     15.665ns (7.249ns logic, 8.416ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 (FF)
  Destination:          cpu0_RAM3_1_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.664ns (Levels of Logic = 13)
  Clock Path Skew:      -0.089ns (0.577 - 0.666)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 to cpu0_RAM3_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.YQ      Tcko                  0.580   Operand2<23>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22
    SLICE_X45Y15.G2      net (fanout=5)        2.261   Operand2<22>
    SLICE_X45Y15.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X10Y18.G4      net (fanout=32)       2.939   cpu0_N02
    SLICE_X10Y18.Y       Tilo                  0.707   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>_SW0
    SLICE_X10Y18.F4      net (fanout=1)        0.060   cpu0_RAM3_1_mux0000<27>_SW0/O
    SLICE_X10Y18.CLK     Tfck                  0.802   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>
                                                       cpu0_RAM3_1_3
    -------------------------------------------------  ---------------------------
    Total                                     15.664ns (6.712ns logic, 8.952ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 (FF)
  Destination:          cpu0_RAM3_1_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.665ns (Levels of Logic = 14)
  Clock Path Skew:      -0.080ns (0.577 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 to cpu0_RAM3_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.XQ       Tcko                  0.591   Operand2<19>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19
    SLICE_X45Y14.G4      net (fanout=5)        2.121   Operand2<19>
    SLICE_X45Y14.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X10Y18.G4      net (fanout=32)       2.939   cpu0_N02
    SLICE_X10Y18.Y       Tilo                  0.707   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>_SW0
    SLICE_X10Y18.F4      net (fanout=1)        0.060   cpu0_RAM3_1_mux0000<27>_SW0/O
    SLICE_X10Y18.CLK     Tfck                  0.802   cpu0_RAM3_1_3
                                                       cpu0_RAM3_1_mux0000<27>
                                                       cpu0_RAM3_1_3
    -------------------------------------------------  ---------------------------
    Total                                     15.665ns (6.853ns logic, 8.812ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_RAM2_1_6 (SLICE_X11Y19.F4), 2351 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 (FF)
  Destination:          cpu0_RAM2_1_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.590ns (Levels of Logic = 17)
  Clock Path Skew:      -0.095ns (0.577 - 0.672)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4 to cpu0_RAM2_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.YQ      Tcko                  0.580   Operand2<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_4
    SLICE_X45Y11.F1      net (fanout=5)        1.725   Operand2<4>
    SLICE_X45Y11.COUT    Topcyf                1.195   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<2>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<3>
    SLICE_X45Y12.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<5>
    SLICE_X45Y13.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<7>
    SLICE_X45Y14.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X11Y19.G1      net (fanout=32)       3.019   cpu0_N02
    SLICE_X11Y19.Y       Tilo                  0.648   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>_SW0
    SLICE_X11Y19.F4      net (fanout=1)        0.044   cpu0_RAM2_1_mux0000<22>_SW0/O
    SLICE_X11Y19.CLK     Tfck                  0.722   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>
                                                       cpu0_RAM2_1_6
    -------------------------------------------------  ---------------------------
    Total                                     15.590ns (7.110ns logic, 8.480ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 (FF)
  Destination:          cpu0_RAM2_1_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.589ns (Levels of Logic = 13)
  Clock Path Skew:      -0.089ns (0.577 - 0.666)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22 to cpu0_RAM2_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.YQ      Tcko                  0.580   Operand2<23>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_22
    SLICE_X45Y15.G2      net (fanout=5)        2.261   Operand2<22>
    SLICE_X45Y15.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X11Y19.G1      net (fanout=32)       3.019   cpu0_N02
    SLICE_X11Y19.Y       Tilo                  0.648   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>_SW0
    SLICE_X11Y19.F4      net (fanout=1)        0.044   cpu0_RAM2_1_mux0000<22>_SW0/O
    SLICE_X11Y19.CLK     Tfck                  0.722   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>
                                                       cpu0_RAM2_1_6
    -------------------------------------------------  ---------------------------
    Total                                     15.589ns (6.573ns logic, 9.016ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 (FF)
  Destination:          cpu0_RAM2_1_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.590ns (Levels of Logic = 14)
  Clock Path Skew:      -0.080ns (0.577 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19 to cpu0_RAM2_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.XQ       Tcko                  0.591   Operand2<19>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_19
    SLICE_X45Y14.G4      net (fanout=5)        2.121   Operand2<19>
    SLICE_X45Y14.COUT    Topcyg                1.178   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_lut<9>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<9>
    SLICE_X45Y15.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<11>
    SLICE_X45Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<13>
    SLICE_X45Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.F1      net (fanout=51)       1.341   cpu0_Mcompar_prev_op2_cmp_ne0000_cy<15>
    SLICE_X46Y12.X       Tilo                  0.692   cpu0_prev_op2_mux0000<8>
                                                       cpu0_prev_op2_mux0000<8>1
    SLICE_X47Y15.F1      net (fanout=1)        0.737   cpu0_prev_op2_mux0000<8>
    SLICE_X47Y15.COUT    Topcyf                1.195   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_lut<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<4>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<5>
    SLICE_X47Y16.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<6>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<7>
    SLICE_X47Y17.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<8>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<9>
    SLICE_X47Y18.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<10>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<11>
    SLICE_X47Y19.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<12>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<13>
    SLICE_X47Y20.COUT    Tbyp                  0.130   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<14>
                                                       cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.G2      net (fanout=2)        1.614   cpu0_Mcompar_RAM2_1_cmp_ne0000_cy<15>
    SLICE_X23Y19.Y       Tilo                  0.648   N144
                                                       cpu0_RAM0_1_mux0000<0>2
    SLICE_X11Y19.G1      net (fanout=32)       3.019   cpu0_N02
    SLICE_X11Y19.Y       Tilo                  0.648   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>_SW0
    SLICE_X11Y19.F4      net (fanout=1)        0.044   cpu0_RAM2_1_mux0000<22>_SW0/O
    SLICE_X11Y19.CLK     Tfck                  0.722   cpu0_RAM2_1_6
                                                       cpu0_RAM2_1_mux0000<22>
                                                       cpu0_RAM2_1_6
    -------------------------------------------------  ---------------------------
    Total                                     15.590ns (6.714ns logic, 8.876ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F (SLICE_X24Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_7 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.702 - 0.595)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_7 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.464   mcs0/U0/iomodule_0/write_data<15>
                                                       mcs0/U0/iomodule_0/write_data_7
    SLICE_X24Y17.BY      net (fanout=4)        0.418   mcs0/U0/iomodule_0/write_data<7>
    SLICE_X24Y17.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.338ns logic, 0.418ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_G (SLICE_X24Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_7 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.702 - 0.595)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_7 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.464   mcs0/U0/iomodule_0/write_data<15>
                                                       mcs0/U0/iomodule_0/write_data_7
    SLICE_X24Y17.BY      net (fanout=4)        0.418   mcs0/U0/iomodule_0/write_data<7>
    SLICE_X24Y17.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.338ns logic, 0.418ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X30Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.025 - 0.022)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y19.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X30Y19.BY      net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X30Y19.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.338ns logic, 0.376ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   46.716|   12.732|   16.291|   15.731|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265202141470 paths, 0 nets, and 25515 connections

Design statistics:
   Minimum period:  46.716ns{1}   (Maximum frequency:  21.406MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 08:10:46 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



