TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/CRCCombinational_Tester.v

TOPLEVEL=CRCCombinational_Tester
MODULE=CRCCombinational_Tester

include ../../common/Makefile.sim
