Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 87402c2e8e0b422a8fe6636a546ac4f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock_devider [clock_devider_default]
Compiling architecture design_1_clock_devider_0_0_arch of entity xil_defaultlib.design_1_clock_devider_0_0 [design_1_clock_devider_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.horizontal_counter [horizontal_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.vertical_counter [vertical_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture design_1_top_0_0_arch of entity xil_defaultlib.design_1_top_0_0 [design_1_top_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
