
Line Following.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004040  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800414c  0800414c  0001414c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041f0  080041f0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080041f0  080041f0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080041f0  080041f0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041f0  080041f0  000141f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041f4  080041f4  000141f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080041f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000068  08004260  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08004260  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099c4  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c3f  00000000  00000000  00029a55  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a88  00000000  00000000  0002b698  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009a0  00000000  00000000  0002c120  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015720  00000000  00000000  0002cac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000069ab  00000000  00000000  000421e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006d9d5  00000000  00000000  00048b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b6560  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003144  00000000  00000000  000b65dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004134 	.word	0x08004134

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004134 	.word	0x08004134

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	6a1a      	ldr	r2, [r3, #32]
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	431a      	orrs	r2, r3
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	621a      	str	r2, [r3, #32]
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	683a      	ldr	r2, [r7, #0]
 8000676:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr

08000682 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000682:	b480      	push	{r7}
 8000684:	b083      	sub	sp, #12
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	683a      	ldr	r2, [r7, #0]
 8000690:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	0a1b      	lsrs	r3, r3, #8
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	611a      	str	r2, [r3, #16]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr

080006ba <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006ba:	b480      	push	{r7}
 80006bc:	b083      	sub	sp, #12
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
 80006c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	0a1b      	lsrs	r3, r3, #8
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	615a      	str	r2, [r3, #20]
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <USR1_Motor1_EnablePWM>:
 *  Created on: Sep 3, 2020
 *      Author: vanti
 */
#include "MotorControl.h"
void USR1_Motor1_EnablePWM(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
 80006dc:	2101      	movs	r1, #1
 80006de:	4802      	ldr	r0, [pc, #8]	; (80006e8 <USR1_Motor1_EnablePWM+0x10>)
 80006e0:	f7ff ffb2 	bl	8000648 <LL_TIM_CC_EnableChannel>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40012c00 	.word	0x40012c00

080006ec <USR1_Motor2_EnablePWM>:
	LL_TIM_CC_DisableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}


void USR1_Motor2_EnablePWM(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH3);
 80006f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f4:	4802      	ldr	r0, [pc, #8]	; (8000700 <USR1_Motor2_EnablePWM+0x14>)
 80006f6:	f7ff ffa7 	bl	8000648 <LL_TIM_CC_EnableChannel>
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40012c00 	.word	0x40012c00

08000704 <USR1_Motor1_SetPWM>:
{
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}

void USR1_Motor1_SetPWM(int32_t PWMVal) // PWM Val between 0-7200
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8000712:	db03      	blt.n	800071c <USR1_Motor1_SetPWM+0x18>
	{
		PWMVal = 7200;
 8000714:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	e005      	b.n	8000728 <USR1_Motor1_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 8000722:	dc01      	bgt.n	8000728 <USR1_Motor1_SetPWM+0x24>
	{
		PWMVal = -7200;
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <USR1_Motor1_SetPWM+0x60>)
 8000726:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b00      	cmp	r3, #0
 800072c:	db0a      	blt.n	8000744 <USR1_Motor1_SetPWM+0x40>
	{
		LL_TIM_OC_SetCompareCH1(TIM1, (uint16_t)PWMVal);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	b29b      	uxth	r3, r3
 8000732:	4619      	mov	r1, r3
 8000734:	480c      	ldr	r0, [pc, #48]	; (8000768 <USR1_Motor1_SetPWM+0x64>)
 8000736:	f7ff ff97 	bl	8000668 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 800073a:	490c      	ldr	r1, [pc, #48]	; (800076c <USR1_Motor1_SetPWM+0x68>)
 800073c:	480c      	ldr	r0, [pc, #48]	; (8000770 <USR1_Motor1_SetPWM+0x6c>)
 800073e:	f7ff ffbc 	bl	80006ba <LL_GPIO_ResetOutputPin>
	} else
	{
		LL_TIM_OC_SetCompareCH1(TIM1,7200 + PWMVal);
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
	}
}
 8000742:	e00a      	b.n	800075a <USR1_Motor1_SetPWM+0x56>
		LL_TIM_OC_SetCompareCH1(TIM1,7200 + PWMVal);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 800074a:	4619      	mov	r1, r3
 800074c:	4806      	ldr	r0, [pc, #24]	; (8000768 <USR1_Motor1_SetPWM+0x64>)
 800074e:	f7ff ff8b 	bl	8000668 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
 8000752:	4906      	ldr	r1, [pc, #24]	; (800076c <USR1_Motor1_SetPWM+0x68>)
 8000754:	4806      	ldr	r0, [pc, #24]	; (8000770 <USR1_Motor1_SetPWM+0x6c>)
 8000756:	f7ff ffa1 	bl	800069c <LL_GPIO_SetOutputPin>
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	ffffe3e0 	.word	0xffffe3e0
 8000768:	40012c00 	.word	0x40012c00
 800076c:	04800080 	.word	0x04800080
 8000770:	40010c00 	.word	0x40010c00

08000774 <USR1_Motor2_SetPWM>:
void USR1_Motor2_SetPWM(int32_t PWMVal) // PWM Val between 0-7200
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8000782:	db03      	blt.n	800078c <USR1_Motor2_SetPWM+0x18>
	{
		PWMVal = 7200;
 8000784:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	e005      	b.n	8000798 <USR1_Motor2_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 8000792:	dc01      	bgt.n	8000798 <USR1_Motor2_SetPWM+0x24>
	{
		PWMVal = -7200;
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <USR1_Motor2_SetPWM+0x60>)
 8000796:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	db0a      	blt.n	80007b4 <USR1_Motor2_SetPWM+0x40>
	{
		LL_TIM_OC_SetCompareCH3(TIM1, (uint16_t)PWMVal);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	4619      	mov	r1, r3
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <USR1_Motor2_SetPWM+0x64>)
 80007a6:	f7ff ff6c 	bl	8000682 <LL_TIM_OC_SetCompareCH3>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9);
 80007aa:	490c      	ldr	r1, [pc, #48]	; (80007dc <USR1_Motor2_SetPWM+0x68>)
 80007ac:	480c      	ldr	r0, [pc, #48]	; (80007e0 <USR1_Motor2_SetPWM+0x6c>)
 80007ae:	f7ff ff84 	bl	80006ba <LL_GPIO_ResetOutputPin>
	} else
	{
		LL_TIM_OC_SetCompareCH3(TIM1, 7200 + PWMVal);
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
	}
}
 80007b2:	e00a      	b.n	80007ca <USR1_Motor2_SetPWM+0x56>
		LL_TIM_OC_SetCompareCH3(TIM1, 7200 + PWMVal);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80007ba:	4619      	mov	r1, r3
 80007bc:	4806      	ldr	r0, [pc, #24]	; (80007d8 <USR1_Motor2_SetPWM+0x64>)
 80007be:	f7ff ff60 	bl	8000682 <LL_TIM_OC_SetCompareCH3>
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
 80007c2:	4906      	ldr	r1, [pc, #24]	; (80007dc <USR1_Motor2_SetPWM+0x68>)
 80007c4:	4806      	ldr	r0, [pc, #24]	; (80007e0 <USR1_Motor2_SetPWM+0x6c>)
 80007c6:	f7ff ff69 	bl	800069c <LL_GPIO_SetOutputPin>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	ffffe3e0 	.word	0xffffe3e0
 80007d8:	40012c00 	.word	0x40012c00
 80007dc:	04020002 	.word	0x04020002
 80007e0:	40010800 	.word	0x40010800

080007e4 <USR1_Servo_SetAngle>:

void USR1_Servo_SetAngle(float ServoAngle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	float a;
	a = 15+ServoAngle/18;
 80007ec:	490d      	ldr	r1, [pc, #52]	; (8000824 <USR1_Servo_SetAngle+0x40>)
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fe6e 	bl	80004d0 <__aeabi_fdiv>
 80007f4:	4603      	mov	r3, r0
 80007f6:	490c      	ldr	r1, [pc, #48]	; (8000828 <USR1_Servo_SetAngle+0x44>)
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff fcad 	bl	8000158 <__addsf3>
 80007fe:	4603      	mov	r3, r0
 8000800:	60fb      	str	r3, [r7, #12]

	SetServoCompare(15+ServoAngle/18);
 8000802:	4908      	ldr	r1, [pc, #32]	; (8000824 <USR1_Servo_SetAngle+0x40>)
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f7ff fe63 	bl	80004d0 <__aeabi_fdiv>
 800080a:	4603      	mov	r3, r0
 800080c:	4906      	ldr	r1, [pc, #24]	; (8000828 <USR1_Servo_SetAngle+0x44>)
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff fca2 	bl	8000158 <__addsf3>
 8000814:	4603      	mov	r3, r0
 8000816:	4618      	mov	r0, r3
 8000818:	f001 fe7a 	bl	8002510 <SetServoCompare>
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	41900000 	.word	0x41900000
 8000828:	41700000 	.word	0x41700000

0800082c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800085c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800085e:	4a04      	ldr	r2, [pc, #16]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	60d3      	str	r3, [r2, #12]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000878:	4b04      	ldr	r3, [pc, #16]	; (800088c <__NVIC_GetPriorityGrouping+0x18>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	f003 0307 	and.w	r3, r3, #7
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	db0b      	blt.n	80008ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	f003 021f 	and.w	r2, r3, #31
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <__NVIC_EnableIRQ+0x34>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	095b      	lsrs	r3, r3, #5
 80008b0:	2001      	movs	r0, #1
 80008b2:	fa00 f202 	lsl.w	r2, r0, r2
 80008b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091c:	b480      	push	{r7}
 800091e:	b089      	sub	sp, #36	; 0x24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	f1c3 0307 	rsb	r3, r3, #7
 8000936:	2b04      	cmp	r3, #4
 8000938:	bf28      	it	cs
 800093a:	2304      	movcs	r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3304      	adds	r3, #4
 8000942:	2b06      	cmp	r3, #6
 8000944:	d902      	bls.n	800094c <NVIC_EncodePriority+0x30>
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3b03      	subs	r3, #3
 800094a:	e000      	b.n	800094e <NVIC_EncodePriority+0x32>
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	f04f 32ff 	mov.w	r2, #4294967295
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	401a      	ands	r2, r3
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000964:	f04f 31ff 	mov.w	r1, #4294967295
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	43d9      	mvns	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	4313      	orrs	r3, r2
         );
}
 8000976:	4618      	mov	r0, r3
 8000978:	3724      	adds	r7, #36	; 0x24
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <LL_ADC_REG_SetSequencerRanks>:
  *         
  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000980:	b490      	push	{r4, r7}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	332c      	adds	r3, #44	; 0x2c
 8000990:	4619      	mov	r1, r3
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000998:	f44f 7240 	mov.w	r2, #768	; 0x300
 800099c:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	fa92 f2a2 	rbit	r2, r2
 80009a4:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	fab2 f282 	clz	r2, r2
 80009ac:	b2d2      	uxtb	r2, r2
 80009ae:	40d3      	lsrs	r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	440b      	add	r3, r1
 80009b4:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 80009b6:	6822      	ldr	r2, [r4, #0]
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	f003 031f 	and.w	r3, r3, #31
 80009be:	211f      	movs	r1, #31
 80009c0:	fa01 f303 	lsl.w	r3, r1, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	401a      	ands	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f003 011f 	and.w	r1, r3, #31
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	f003 031f 	and.w	r3, r3, #31
 80009d4:	fa01 f303 	lsl.w	r3, r1, r3
 80009d8:	4313      	orrs	r3, r2
 80009da:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80009dc:	bf00      	nop
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc90      	pop	{r4, r7}
 80009e4:	4770      	bx	lr

080009e6 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80009e6:	b480      	push	{r7}
 80009e8:	b083      	sub	sp, #12
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
 80009ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_DMA, DMATransfer);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	431a      	orrs	r2, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	609a      	str	r2, [r3, #8]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr

08000a0a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000a0a:	b490      	push	{r4, r7}
 8000a0c:	b08a      	sub	sp, #40	; 0x28
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	330c      	adds	r3, #12
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000a26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	fa92 f2a2 	rbit	r2, r2
 8000a2e:	613a      	str	r2, [r7, #16]
  return result;
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	fab2 f282 	clz	r2, r2
 8000a36:	b2d2      	uxtb	r2, r2
 8000a38:	40d3      	lsrs	r3, r2
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	440b      	add	r3, r1
 8000a3e:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8000a40:	6822      	ldr	r2, [r4, #0]
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000a48:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000a4c:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a4e:	69f9      	ldr	r1, [r7, #28]
 8000a50:	fa91 f1a1 	rbit	r1, r1
 8000a54:	61b9      	str	r1, [r7, #24]
  return result;
 8000a56:	69b9      	ldr	r1, [r7, #24]
 8000a58:	fab1 f181 	clz	r1, r1
 8000a5c:	b2c9      	uxtb	r1, r1
 8000a5e:	40cb      	lsrs	r3, r1
 8000a60:	2107      	movs	r1, #7
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	401a      	ands	r2, r3
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000a70:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000a74:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a78:	fa91 f1a1 	rbit	r1, r1
 8000a7c:	6239      	str	r1, [r7, #32]
  return result;
 8000a7e:	6a39      	ldr	r1, [r7, #32]
 8000a80:	fab1 f181 	clz	r1, r1
 8000a84:	b2c9      	uxtb	r1, r1
 8000a86:	40cb      	lsrs	r3, r1
 8000a88:	6879      	ldr	r1, [r7, #4]
 8000a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	6023      	str	r3, [r4, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8000a92:	bf00      	nop
 8000a94:	3728      	adds	r7, #40	; 0x28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc90      	pop	{r4, r7}
 8000a9a:	4770      	bx	lr

08000a9c <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	f043 0201 	orr.w	r2, r3, #1
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	609a      	str	r2, [r3, #8]
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <LL_ADC_StartCalibration>:
  * @rmtoll CR2      CAL            LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f043 0204 	orr.w	r2, r3, #4
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	609a      	str	r2, [r3, #8]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR2      CAL            LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	f003 0304 	and.w	r3, r3, #4
 8000ae8:	2b04      	cmp	r3, #4
 8000aea:	bf0c      	ite	eq
 8000aec:	2301      	moveq	r3, #1
 8000aee:	2300      	movne	r3, #0
 8000af0:	b2db      	uxtb	r3, r3
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bc80      	pop	{r7}
 8000b18:	4770      	bx	lr
	...

08000b1c <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	; (8000b54 <LL_DMA_EnableChannel+0x38>)
 8000b2c:	5cd3      	ldrb	r3, [r2, r3]
 8000b2e:	461a      	mov	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4413      	add	r3, r2
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	683a      	ldr	r2, [r7, #0]
 8000b38:	3a01      	subs	r2, #1
 8000b3a:	4906      	ldr	r1, [pc, #24]	; (8000b54 <LL_DMA_EnableChannel+0x38>)
 8000b3c:	5c8a      	ldrb	r2, [r1, r2]
 8000b3e:	4611      	mov	r1, r2
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	440a      	add	r2, r1
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6013      	str	r3, [r2, #0]
}
 8000b4a:	bf00      	nop
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	0800414c 	.word	0x0800414c

08000b58 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	4a0c      	ldr	r2, [pc, #48]	; (8000b9c <LL_DMA_SetDataTransferDirection+0x44>)
 8000b6a:	5cd3      	ldrb	r3, [r2, r3]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	4413      	add	r3, r2
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000b78:	f023 0310 	bic.w	r3, r3, #16
 8000b7c:	68ba      	ldr	r2, [r7, #8]
 8000b7e:	3a01      	subs	r2, #1
 8000b80:	4906      	ldr	r1, [pc, #24]	; (8000b9c <LL_DMA_SetDataTransferDirection+0x44>)
 8000b82:	5c8a      	ldrb	r2, [r1, r2]
 8000b84:	4611      	mov	r1, r2
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	440a      	add	r2, r1
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8000b92:	bf00      	nop
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	0800414c 	.word	0x0800414c

08000ba0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	4a0b      	ldr	r2, [pc, #44]	; (8000be0 <LL_DMA_SetMode+0x40>)
 8000bb2:	5cd3      	ldrb	r3, [r2, r3]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4413      	add	r3, r2
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f023 0220 	bic.w	r2, r3, #32
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	4906      	ldr	r1, [pc, #24]	; (8000be0 <LL_DMA_SetMode+0x40>)
 8000bc6:	5ccb      	ldrb	r3, [r1, r3]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	440b      	add	r3, r1
 8000bce:	4619      	mov	r1, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000bd6:	bf00      	nop
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	0800414c 	.word	0x0800414c

08000be4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <LL_DMA_SetPeriphIncMode+0x40>)
 8000bf6:	5cd3      	ldrb	r3, [r2, r3]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	4906      	ldr	r1, [pc, #24]	; (8000c24 <LL_DMA_SetPeriphIncMode+0x40>)
 8000c0a:	5ccb      	ldrb	r3, [r1, r3]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	440b      	add	r3, r1
 8000c12:	4619      	mov	r1, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	0800414c 	.word	0x0800414c

08000c28 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	4a0b      	ldr	r2, [pc, #44]	; (8000c68 <LL_DMA_SetMemoryIncMode+0x40>)
 8000c3a:	5cd3      	ldrb	r3, [r2, r3]
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4413      	add	r3, r2
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	4906      	ldr	r1, [pc, #24]	; (8000c68 <LL_DMA_SetMemoryIncMode+0x40>)
 8000c4e:	5ccb      	ldrb	r3, [r1, r3]
 8000c50:	4619      	mov	r1, r3
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	440b      	add	r3, r1
 8000c56:	4619      	mov	r1, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	0800414c 	.word	0x0800414c

08000c6c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	4a0b      	ldr	r2, [pc, #44]	; (8000cac <LL_DMA_SetPeriphSize+0x40>)
 8000c7e:	5cd3      	ldrb	r3, [r2, r3]
 8000c80:	461a      	mov	r2, r3
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	4906      	ldr	r1, [pc, #24]	; (8000cac <LL_DMA_SetPeriphSize+0x40>)
 8000c92:	5ccb      	ldrb	r3, [r1, r3]
 8000c94:	4619      	mov	r1, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	440b      	add	r3, r1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8000ca2:	bf00      	nop
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	0800414c 	.word	0x0800414c

08000cb0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <LL_DMA_SetMemorySize+0x40>)
 8000cc2:	5cd3      	ldrb	r3, [r2, r3]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	4413      	add	r3, r2
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	4906      	ldr	r1, [pc, #24]	; (8000cf0 <LL_DMA_SetMemorySize+0x40>)
 8000cd6:	5ccb      	ldrb	r3, [r1, r3]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	440b      	add	r3, r1
 8000cde:	4619      	mov	r1, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr
 8000cf0:	0800414c 	.word	0x0800414c

08000cf4 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	4a0b      	ldr	r2, [pc, #44]	; (8000d34 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000d06:	5cd3      	ldrb	r3, [r2, r3]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	4906      	ldr	r1, [pc, #24]	; (8000d34 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000d1a:	5ccb      	ldrb	r3, [r1, r3]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	440b      	add	r3, r1
 8000d22:	4619      	mov	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	600b      	str	r3, [r1, #0]
             Priority);
}
 8000d2a:	bf00      	nop
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc80      	pop	{r7}
 8000d32:	4770      	bx	lr
 8000d34:	0800414c 	.word	0x0800414c

08000d38 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <LL_DMA_SetDataLength+0x40>)
 8000d4a:	5cd3      	ldrb	r3, [r2, r3]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4413      	add	r3, r2
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	0c1b      	lsrs	r3, r3, #16
 8000d56:	041b      	lsls	r3, r3, #16
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	3a01      	subs	r2, #1
 8000d5c:	4906      	ldr	r1, [pc, #24]	; (8000d78 <LL_DMA_SetDataLength+0x40>)
 8000d5e:	5c8a      	ldrb	r2, [r1, r2]
 8000d60:	4611      	mov	r1, r2
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	440a      	add	r2, r1
 8000d66:	4611      	mov	r1, r2
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000d6e:	bf00      	nop
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	0800414c 	.word	0x0800414c

08000d7c <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	4a06      	ldr	r2, [pc, #24]	; (8000da8 <LL_DMA_SetMemoryAddress+0x2c>)
 8000d8e:	5cd3      	ldrb	r3, [r2, r3]
 8000d90:	461a      	mov	r2, r3
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	4413      	add	r3, r2
 8000d96:	461a      	mov	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	60d3      	str	r3, [r2, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	0800414c 	.word	0x0800414c

08000dac <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <LL_DMA_SetPeriphAddress+0x2c>)
 8000dbe:	5cd3      	ldrb	r3, [r2, r3]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6093      	str	r3, [r2, #8]
}
 8000dcc:	bf00      	nop
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	0800414c 	.word	0x0800414c

08000ddc <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	601a      	str	r2, [r3, #0]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr

08000dfa <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b083      	sub	sp, #12
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	601a      	str	r2, [r3, #0]
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	60da      	str	r2, [r3, #12]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	f023 0201 	bic.w	r2, r3, #1
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	60da      	str	r2, [r3, #12]
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
	...

08000e5c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <LL_RCC_HSE_Enable+0x18>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a03      	ldr	r2, [pc, #12]	; (8000e74 <LL_RCC_HSE_Enable+0x18>)
 8000e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6a:	6013      	str	r3, [r2, #0]
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr
 8000e74:	40021000 	.word	0x40021000

08000e78 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <LL_RCC_HSE_IsReady+0x20>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000e88:	bf0c      	ite	eq
 8000e8a:	2301      	moveq	r3, #1
 8000e8c:	2300      	movne	r3, #0
 8000e8e:	b2db      	uxtb	r3, r3
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	40021000 	.word	0x40021000

08000e9c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <LL_RCC_SetSysClkSource+0x24>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f023 0203 	bic.w	r2, r3, #3
 8000eac:	4904      	ldr	r1, [pc, #16]	; (8000ec0 <LL_RCC_SetSysClkSource+0x24>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	604b      	str	r3, [r1, #4]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <LL_RCC_GetSysClkSource+0x14>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 030c 	and.w	r3, r3, #12
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <LL_RCC_SetAHBPrescaler+0x24>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000eec:	4904      	ldr	r1, [pc, #16]	; (8000f00 <LL_RCC_SetAHBPrescaler+0x24>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000

08000f04 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f14:	4904      	ldr	r1, [pc, #16]	; (8000f28 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bc80      	pop	{r7}
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000

08000f2c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f3c:	4904      	ldr	r1, [pc, #16]	; (8000f50 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	604b      	str	r3, [r1, #4]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8000f5c:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <LL_RCC_SetADCClockSource+0x24>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000f64:	4904      	ldr	r1, [pc, #16]	; (8000f78 <LL_RCC_SetADCClockSource+0x24>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	604b      	str	r3, [r1, #4]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bc80      	pop	{r7}
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <LL_RCC_PLL_Enable+0x18>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a03      	ldr	r2, [pc, #12]	; (8000f94 <LL_RCC_PLL_Enable+0x18>)
 8000f86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr
 8000f94:	40021000 	.word	0x40021000

08000f98 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <LL_RCC_PLL_IsReady+0x20>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fa4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000fa8:	bf0c      	ite	eq
 8000faa:	2301      	moveq	r3, #1
 8000fac:	2300      	movne	r3, #0
 8000fae:	b2db      	uxtb	r3, r3
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	40021000 	.word	0x40021000

08000fbc <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	430b      	orrs	r3, r1
 8000fd8:	4903      	ldr	r1, [pc, #12]	; (8000fe8 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ff6:	695a      	ldr	r2, [r3, #20]
 8000ff8:	4907      	ldr	r1, [pc, #28]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001002:	695a      	ldr	r2, [r3, #20]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4013      	ands	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000

0800101c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001026:	69da      	ldr	r2, [r3, #28]
 8001028:	4907      	ldr	r1, [pc, #28]	; (8001048 <LL_APB1_GRP1_EnableClock+0x2c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4313      	orrs	r3, r2
 800102e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001030:	4b05      	ldr	r3, [pc, #20]	; (8001048 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001032:	69da      	ldr	r2, [r3, #28]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4013      	ands	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800103a:	68fb      	ldr	r3, [r7, #12]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001056:	699a      	ldr	r2, [r3, #24]
 8001058:	4907      	ldr	r1, [pc, #28]	; (8001078 <LL_APB2_GRP1_EnableClock+0x2c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4313      	orrs	r3, r2
 800105e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001062:	699a      	ldr	r2, [r3, #24]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000

0800107c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <LL_FLASH_SetLatency+0x24>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f023 0207 	bic.w	r2, r3, #7
 800108c:	4904      	ldr	r1, [pc, #16]	; (80010a0 <LL_FLASH_SetLatency+0x24>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4313      	orrs	r3, r2
 8001092:	600b      	str	r3, [r1, #0]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40022000 	.word	0x40022000

080010a4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <LL_FLASH_GetLatency+0x14>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0307 	and.w	r3, r3, #7
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	40022000 	.word	0x40022000

080010bc <LL_TIM_EnableCounter>:
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f043 0201 	orr.w	r2, r3, #1
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	601a      	str	r2, [r3, #0]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <LL_TIM_EnableARRPreload>:
{
 80010da:	b480      	push	{r7}
 80010dc:	b083      	sub	sp, #12
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	601a      	str	r2, [r3, #0]
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <LL_TIM_DisableARRPreload>:
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <LL_TIM_SetCounter>:
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <LL_TIM_GetCounter>:
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
	...

08001148 <LL_TIM_OC_DisableFast>:
{
 8001148:	b4b0      	push	{r4, r5, r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d01c      	beq.n	8001192 <LL_TIM_OC_DisableFast+0x4a>
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	2b04      	cmp	r3, #4
 800115c:	d017      	beq.n	800118e <LL_TIM_OC_DisableFast+0x46>
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	2b10      	cmp	r3, #16
 8001162:	d012      	beq.n	800118a <LL_TIM_OC_DisableFast+0x42>
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	2b40      	cmp	r3, #64	; 0x40
 8001168:	d00d      	beq.n	8001186 <LL_TIM_OC_DisableFast+0x3e>
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001170:	d007      	beq.n	8001182 <LL_TIM_OC_DisableFast+0x3a>
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001178:	d101      	bne.n	800117e <LL_TIM_OC_DisableFast+0x36>
 800117a:	2305      	movs	r3, #5
 800117c:	e00a      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 800117e:	2306      	movs	r3, #6
 8001180:	e008      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 8001182:	2304      	movs	r3, #4
 8001184:	e006      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 8001186:	2303      	movs	r3, #3
 8001188:	e004      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 800118a:	2302      	movs	r3, #2
 800118c:	e002      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 800118e:	2301      	movs	r3, #1
 8001190:	e000      	b.n	8001194 <LL_TIM_OC_DisableFast+0x4c>
 8001192:	2300      	movs	r3, #0
 8001194:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3318      	adds	r3, #24
 800119a:	461a      	mov	r2, r3
 800119c:	4629      	mov	r1, r5
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <LL_TIM_OC_DisableFast+0x7c>)
 80011a0:	5c5b      	ldrb	r3, [r3, r1]
 80011a2:	4413      	add	r3, r2
 80011a4:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80011a6:	6822      	ldr	r2, [r4, #0]
 80011a8:	4629      	mov	r1, r5
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <LL_TIM_OC_DisableFast+0x80>)
 80011ac:	5c5b      	ldrb	r3, [r3, r1]
 80011ae:	4619      	mov	r1, r3
 80011b0:	2304      	movs	r3, #4
 80011b2:	408b      	lsls	r3, r1
 80011b4:	43db      	mvns	r3, r3
 80011b6:	4013      	ands	r3, r2
 80011b8:	6023      	str	r3, [r4, #0]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	bcb0      	pop	{r4, r5, r7}
 80011c2:	4770      	bx	lr
 80011c4:	08004154 	.word	0x08004154
 80011c8:	0800415c 	.word	0x0800415c

080011cc <LL_TIM_OC_EnablePreload>:
{
 80011cc:	b4b0      	push	{r4, r5, r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d01c      	beq.n	8001216 <LL_TIM_OC_EnablePreload+0x4a>
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	2b04      	cmp	r3, #4
 80011e0:	d017      	beq.n	8001212 <LL_TIM_OC_EnablePreload+0x46>
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	2b10      	cmp	r3, #16
 80011e6:	d012      	beq.n	800120e <LL_TIM_OC_EnablePreload+0x42>
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2b40      	cmp	r3, #64	; 0x40
 80011ec:	d00d      	beq.n	800120a <LL_TIM_OC_EnablePreload+0x3e>
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011f4:	d007      	beq.n	8001206 <LL_TIM_OC_EnablePreload+0x3a>
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011fc:	d101      	bne.n	8001202 <LL_TIM_OC_EnablePreload+0x36>
 80011fe:	2305      	movs	r3, #5
 8001200:	e00a      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 8001202:	2306      	movs	r3, #6
 8001204:	e008      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 8001206:	2304      	movs	r3, #4
 8001208:	e006      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 800120a:	2303      	movs	r3, #3
 800120c:	e004      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 800120e:	2302      	movs	r3, #2
 8001210:	e002      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 8001212:	2301      	movs	r3, #1
 8001214:	e000      	b.n	8001218 <LL_TIM_OC_EnablePreload+0x4c>
 8001216:	2300      	movs	r3, #0
 8001218:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3318      	adds	r3, #24
 800121e:	461a      	mov	r2, r3
 8001220:	4629      	mov	r1, r5
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <LL_TIM_OC_EnablePreload+0x7c>)
 8001224:	5c5b      	ldrb	r3, [r3, r1]
 8001226:	4413      	add	r3, r2
 8001228:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800122a:	6822      	ldr	r2, [r4, #0]
 800122c:	4629      	mov	r1, r5
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <LL_TIM_OC_EnablePreload+0x80>)
 8001230:	5c5b      	ldrb	r3, [r3, r1]
 8001232:	4619      	mov	r1, r3
 8001234:	2308      	movs	r3, #8
 8001236:	408b      	lsls	r3, r1
 8001238:	4313      	orrs	r3, r2
 800123a:	6023      	str	r3, [r4, #0]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	bcb0      	pop	{r4, r5, r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	08004154 	.word	0x08004154
 800124c:	0800415c 	.word	0x0800415c

08001250 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8001250:	b4b0      	push	{r4, r5, r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d01c      	beq.n	800129c <LL_TIM_IC_SetActiveInput+0x4c>
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	2b04      	cmp	r3, #4
 8001266:	d017      	beq.n	8001298 <LL_TIM_IC_SetActiveInput+0x48>
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2b10      	cmp	r3, #16
 800126c:	d012      	beq.n	8001294 <LL_TIM_IC_SetActiveInput+0x44>
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	2b40      	cmp	r3, #64	; 0x40
 8001272:	d00d      	beq.n	8001290 <LL_TIM_IC_SetActiveInput+0x40>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800127a:	d007      	beq.n	800128c <LL_TIM_IC_SetActiveInput+0x3c>
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001282:	d101      	bne.n	8001288 <LL_TIM_IC_SetActiveInput+0x38>
 8001284:	2305      	movs	r3, #5
 8001286:	e00a      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 8001288:	2306      	movs	r3, #6
 800128a:	e008      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 800128c:	2304      	movs	r3, #4
 800128e:	e006      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 8001290:	2303      	movs	r3, #3
 8001292:	e004      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 8001294:	2302      	movs	r3, #2
 8001296:	e002      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <LL_TIM_IC_SetActiveInput+0x4e>
 800129c:	2300      	movs	r3, #0
 800129e:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	3318      	adds	r3, #24
 80012a4:	461a      	mov	r2, r3
 80012a6:	4629      	mov	r1, r5
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <LL_TIM_IC_SetActiveInput+0x8c>)
 80012aa:	5c5b      	ldrb	r3, [r3, r1]
 80012ac:	4413      	add	r3, r2
 80012ae:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80012b0:	6822      	ldr	r2, [r4, #0]
 80012b2:	4629      	mov	r1, r5
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <LL_TIM_IC_SetActiveInput+0x90>)
 80012b6:	5c5b      	ldrb	r3, [r3, r1]
 80012b8:	4619      	mov	r1, r3
 80012ba:	2303      	movs	r3, #3
 80012bc:	408b      	lsls	r3, r1
 80012be:	43db      	mvns	r3, r3
 80012c0:	401a      	ands	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	0c1b      	lsrs	r3, r3, #16
 80012c6:	4628      	mov	r0, r5
 80012c8:	4905      	ldr	r1, [pc, #20]	; (80012e0 <LL_TIM_IC_SetActiveInput+0x90>)
 80012ca:	5c09      	ldrb	r1, [r1, r0]
 80012cc:	408b      	lsls	r3, r1
 80012ce:	4313      	orrs	r3, r2
 80012d0:	6023      	str	r3, [r4, #0]
}
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bcb0      	pop	{r4, r5, r7}
 80012da:	4770      	bx	lr
 80012dc:	08004154 	.word	0x08004154
 80012e0:	08004164 	.word	0x08004164

080012e4 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 80012e4:	b4b0      	push	{r4, r5, r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d01c      	beq.n	8001330 <LL_TIM_IC_SetPrescaler+0x4c>
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d017      	beq.n	800132c <LL_TIM_IC_SetPrescaler+0x48>
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2b10      	cmp	r3, #16
 8001300:	d012      	beq.n	8001328 <LL_TIM_IC_SetPrescaler+0x44>
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2b40      	cmp	r3, #64	; 0x40
 8001306:	d00d      	beq.n	8001324 <LL_TIM_IC_SetPrescaler+0x40>
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800130e:	d007      	beq.n	8001320 <LL_TIM_IC_SetPrescaler+0x3c>
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001316:	d101      	bne.n	800131c <LL_TIM_IC_SetPrescaler+0x38>
 8001318:	2305      	movs	r3, #5
 800131a:	e00a      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 800131c:	2306      	movs	r3, #6
 800131e:	e008      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 8001320:	2304      	movs	r3, #4
 8001322:	e006      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 8001324:	2303      	movs	r3, #3
 8001326:	e004      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 8001328:	2302      	movs	r3, #2
 800132a:	e002      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <LL_TIM_IC_SetPrescaler+0x4e>
 8001330:	2300      	movs	r3, #0
 8001332:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3318      	adds	r3, #24
 8001338:	461a      	mov	r2, r3
 800133a:	4629      	mov	r1, r5
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <LL_TIM_IC_SetPrescaler+0x8c>)
 800133e:	5c5b      	ldrb	r3, [r3, r1]
 8001340:	4413      	add	r3, r2
 8001342:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001344:	6822      	ldr	r2, [r4, #0]
 8001346:	4629      	mov	r1, r5
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <LL_TIM_IC_SetPrescaler+0x90>)
 800134a:	5c5b      	ldrb	r3, [r3, r1]
 800134c:	4619      	mov	r1, r3
 800134e:	230c      	movs	r3, #12
 8001350:	408b      	lsls	r3, r1
 8001352:	43db      	mvns	r3, r3
 8001354:	401a      	ands	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	0c1b      	lsrs	r3, r3, #16
 800135a:	4628      	mov	r0, r5
 800135c:	4905      	ldr	r1, [pc, #20]	; (8001374 <LL_TIM_IC_SetPrescaler+0x90>)
 800135e:	5c09      	ldrb	r1, [r1, r0]
 8001360:	408b      	lsls	r3, r1
 8001362:	4313      	orrs	r3, r2
 8001364:	6023      	str	r3, [r4, #0]
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bcb0      	pop	{r4, r5, r7}
 800136e:	4770      	bx	lr
 8001370:	08004154 	.word	0x08004154
 8001374:	08004164 	.word	0x08004164

08001378 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8001378:	b4b0      	push	{r4, r5, r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d01c      	beq.n	80013c4 <LL_TIM_IC_SetFilter+0x4c>
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	2b04      	cmp	r3, #4
 800138e:	d017      	beq.n	80013c0 <LL_TIM_IC_SetFilter+0x48>
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	2b10      	cmp	r3, #16
 8001394:	d012      	beq.n	80013bc <LL_TIM_IC_SetFilter+0x44>
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	2b40      	cmp	r3, #64	; 0x40
 800139a:	d00d      	beq.n	80013b8 <LL_TIM_IC_SetFilter+0x40>
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013a2:	d007      	beq.n	80013b4 <LL_TIM_IC_SetFilter+0x3c>
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013aa:	d101      	bne.n	80013b0 <LL_TIM_IC_SetFilter+0x38>
 80013ac:	2305      	movs	r3, #5
 80013ae:	e00a      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013b0:	2306      	movs	r3, #6
 80013b2:	e008      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013b4:	2304      	movs	r3, #4
 80013b6:	e006      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013b8:	2303      	movs	r3, #3
 80013ba:	e004      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013bc:	2302      	movs	r3, #2
 80013be:	e002      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e000      	b.n	80013c6 <LL_TIM_IC_SetFilter+0x4e>
 80013c4:	2300      	movs	r3, #0
 80013c6:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3318      	adds	r3, #24
 80013cc:	461a      	mov	r2, r3
 80013ce:	4629      	mov	r1, r5
 80013d0:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <LL_TIM_IC_SetFilter+0x8c>)
 80013d2:	5c5b      	ldrb	r3, [r3, r1]
 80013d4:	4413      	add	r3, r2
 80013d6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80013d8:	6822      	ldr	r2, [r4, #0]
 80013da:	4629      	mov	r1, r5
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <LL_TIM_IC_SetFilter+0x90>)
 80013de:	5c5b      	ldrb	r3, [r3, r1]
 80013e0:	4619      	mov	r1, r3
 80013e2:	23f0      	movs	r3, #240	; 0xf0
 80013e4:	408b      	lsls	r3, r1
 80013e6:	43db      	mvns	r3, r3
 80013e8:	401a      	ands	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	0c1b      	lsrs	r3, r3, #16
 80013ee:	4628      	mov	r0, r5
 80013f0:	4905      	ldr	r1, [pc, #20]	; (8001408 <LL_TIM_IC_SetFilter+0x90>)
 80013f2:	5c09      	ldrb	r1, [r1, r0]
 80013f4:	408b      	lsls	r3, r1
 80013f6:	4313      	orrs	r3, r2
 80013f8:	6023      	str	r3, [r4, #0]
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bcb0      	pop	{r4, r5, r7}
 8001402:	4770      	bx	lr
 8001404:	08004154 	.word	0x08004154
 8001408:	08004164 	.word	0x08004164

0800140c <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_RISING
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 800140c:	b490      	push	{r4, r7}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d01c      	beq.n	8001458 <LL_TIM_IC_SetPolarity+0x4c>
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b04      	cmp	r3, #4
 8001422:	d017      	beq.n	8001454 <LL_TIM_IC_SetPolarity+0x48>
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	2b10      	cmp	r3, #16
 8001428:	d012      	beq.n	8001450 <LL_TIM_IC_SetPolarity+0x44>
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	2b40      	cmp	r3, #64	; 0x40
 800142e:	d00d      	beq.n	800144c <LL_TIM_IC_SetPolarity+0x40>
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001436:	d007      	beq.n	8001448 <LL_TIM_IC_SetPolarity+0x3c>
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800143e:	d101      	bne.n	8001444 <LL_TIM_IC_SetPolarity+0x38>
 8001440:	2305      	movs	r3, #5
 8001442:	e00a      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 8001444:	2306      	movs	r3, #6
 8001446:	e008      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 8001448:	2304      	movs	r3, #4
 800144a:	e006      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 800144c:	2303      	movs	r3, #3
 800144e:	e004      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 8001450:	2302      	movs	r3, #2
 8001452:	e002      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <LL_TIM_IC_SetPolarity+0x4e>
 8001458:	2300      	movs	r3, #0
 800145a:	461c      	mov	r4, r3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	6a1a      	ldr	r2, [r3, #32]
 8001460:	4621      	mov	r1, r4
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <LL_TIM_IC_SetPolarity+0x80>)
 8001464:	5c5b      	ldrb	r3, [r3, r1]
 8001466:	4619      	mov	r1, r3
 8001468:	230a      	movs	r3, #10
 800146a:	408b      	lsls	r3, r1
 800146c:	43db      	mvns	r3, r3
 800146e:	401a      	ands	r2, r3
 8001470:	4621      	mov	r1, r4
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <LL_TIM_IC_SetPolarity+0x80>)
 8001474:	5c5b      	ldrb	r3, [r3, r1]
 8001476:	4619      	mov	r1, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	408b      	lsls	r3, r1
 800147c:	431a      	orrs	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bc90      	pop	{r4, r7}
 800148a:	4770      	bx	lr
 800148c:	0800416c 	.word	0x0800416c

08001490 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80014a2:	f023 0307 	bic.w	r3, r3, #7
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	609a      	str	r2, [r3, #8]
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f023 0207 	bic.w	r2, r3, #7
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	609a      	str	r2, [r3, #8]
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	431a      	orrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	605a      	str	r2, [r3, #4]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr

08001500 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	609a      	str	r2, [r3, #8]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f06f 0201 	mvn.w	r2, #1
 800154a:	611a      	str	r2, [r3, #16]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	f043 0201 	orr.w	r2, r3, #1
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	60da      	str	r2, [r3, #12]
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	60da      	str	r2, [r3, #12]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	615a      	str	r2, [r3, #20]
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015cc:	2b40      	cmp	r3, #64	; 0x40
 80015ce:	bf0c      	ite	eq
 80015d0:	2301      	moveq	r3, #1
 80015d2:	2300      	movne	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	605a      	str	r2, [r3, #4]
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <LL_GPIO_SetPinMode>:
{
 80015fc:	b490      	push	{r4, r7}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	461a      	mov	r2, r3
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	0e1b      	lsrs	r3, r3, #24
 8001610:	4413      	add	r3, r2
 8001612:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001614:	6822      	ldr	r2, [r4, #0]
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	fa93 f3a3 	rbit	r3, r3
 8001620:	613b      	str	r3, [r7, #16]
  return result;
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	fab3 f383 	clz	r3, r3
 8001628:	b2db      	uxtb	r3, r3
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	210f      	movs	r1, #15
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	401a      	ands	r2, r3
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	fa93 f3a3 	rbit	r3, r3
 8001640:	61bb      	str	r3, [r7, #24]
  return result;
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	fab3 f383 	clz	r3, r3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	6023      	str	r3, [r4, #0]
}
 8001656:	bf00      	nop
 8001658:	3720      	adds	r7, #32
 800165a:	46bd      	mov	sp, r7
 800165c:	bc90      	pop	{r4, r7}
 800165e:	4770      	bx	lr

08001660 <LL_GPIO_ResetOutputPin>:
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	0a1b      	lsrs	r3, r3, #8
 800166e:	b29a      	uxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	615a      	str	r2, [r3, #20]
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr
	...

08001680 <LL_GPIO_AF_EnableRemap_I2C1>:
  * @rmtoll MAPR          I2C1_REMAP           LL_GPIO_AF_EnableRemap_I2C1
  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_I2C1(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP | AFIO_MAPR_SWJ_CFG);
 8001684:	4b05      	ldr	r3, [pc, #20]	; (800169c <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 800168a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800168e:	f043 0302 	orr.w	r3, r3, #2
 8001692:	6053      	str	r3, [r2, #4]
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	40010000 	.word	0x40010000

080016a0 <LL_GPIO_AF_EnableRemap_USART1>:
  * @rmtoll MAPR          USART1_REMAP           LL_GPIO_AF_EnableRemap_USART1
  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART1(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP | AFIO_MAPR_SWJ_CFG);
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 80016aa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6053      	str	r3, [r2, #4]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	40010000 	.word	0x40010000

080016c0 <LL_GPIO_AF_EnableRemap_TIM2>:
  * @rmtoll MAPR          TIM2_REMAP           LL_GPIO_AF_EnableRemap_TIM2
  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM2(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM2_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM2_REMAP_FULLREMAP | AFIO_MAPR_SWJ_CFG));
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	4a04      	ldr	r2, [pc, #16]	; (80016dc <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 80016ca:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016ce:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80016d2:	6053      	str	r3, [r2, #4]
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr
 80016dc:	40010000 	.word	0x40010000

080016e0 <LL_GPIO_AF_RemapPartial_TIM3>:
  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
  * @note  TIM3_ETR on PE0 is not re-mapped.
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM3(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM3_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM3_REMAP_PARTIALREMAP | AFIO_MAPR_SWJ_CFG));
 80016e4:	4b07      	ldr	r3, [pc, #28]	; (8001704 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80016f0:	4a04      	ldr	r2, [pc, #16]	; (8001704 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80016f2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016fa:	6053      	str	r3, [r2, #4]
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40010000 	.word	0x40010000

08001708 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 800170c:	4b07      	ldr	r3, [pc, #28]	; (800172c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a06      	ldr	r2, [pc, #24]	; (800172c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8001712:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001716:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8001718:	4b04      	ldr	r3, [pc, #16]	; (800172c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	4a03      	ldr	r2, [pc, #12]	; (800172c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800171e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001722:	6053      	str	r3, [r2, #4]
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	40010000 	.word	0x40010000

08001730 <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800173a:	4a13      	ldr	r2, [pc, #76]	; (8001788 <LL_GPIO_AF_SetEXTISource+0x58>)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	3302      	adds	r3, #2
 8001742:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	0c1b      	lsrs	r3, r3, #16
 800174a:	43db      	mvns	r3, r3
 800174c:	ea02 0103 	and.w	r1, r2, r3
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	0c1b      	lsrs	r3, r3, #16
 8001754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	fa93 f3a3 	rbit	r3, r3
 800175c:	60bb      	str	r3, [r7, #8]
  return result;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	fab3 f383 	clz	r3, r3
 8001764:	b2db      	uxtb	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	fa03 f202 	lsl.w	r2, r3, r2
 800176e:	4806      	ldr	r0, [pc, #24]	; (8001788 <LL_GPIO_AF_SetEXTISource+0x58>)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	430a      	orrs	r2, r1
 8001776:	3302      	adds	r3, #2
 8001778:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	40010000 	.word	0x40010000

0800178c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	while (LL_USART_IsActiveFlag_TC(USART1)==0)
 8001794:	bf00      	nop
 8001796:	4808      	ldr	r0, [pc, #32]	; (80017b8 <__io_putchar+0x2c>)
 8001798:	f7ff ff10 	bl	80015bc <LL_USART_IsActiveFlag_TC>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0f9      	beq.n	8001796 <__io_putchar+0xa>
	{}
	LL_USART_TransmitData8(USART1,(uint8_t)ch);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	4619      	mov	r1, r3
 80017a8:	4803      	ldr	r0, [pc, #12]	; (80017b8 <__io_putchar+0x2c>)
 80017aa:	f7ff ff19 	bl	80015e0 <LL_USART_TransmitData8>

  	return ch;
 80017ae:	687b      	ldr	r3, [r7, #4]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40013800 	.word	0x40013800

080017bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80017c2:	2001      	movs	r0, #1
 80017c4:	f7ff fc42 	bl	800104c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80017c8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80017cc:	f7ff fc26 	bl	800101c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d0:	2003      	movs	r0, #3
 80017d2:	f7ff f82b 	bl	800082c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 80017d6:	f7ff ff97 	bl	8001708 <LL_GPIO_AF_Remap_SWJ_NOJTAG>

  /* USER CODE BEGIN Init */
  setvbuf(stdin, NULL, _IONBF, 0);
 80017da:	4b31      	ldr	r3, [pc, #196]	; (80018a0 <main+0xe4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6858      	ldr	r0, [r3, #4]
 80017e0:	2300      	movs	r3, #0
 80017e2:	2202      	movs	r2, #2
 80017e4:	2100      	movs	r1, #0
 80017e6:	f002 f8fd 	bl	80039e4 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 80017ea:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <main+0xe4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6898      	ldr	r0, [r3, #8]
 80017f0:	2300      	movs	r3, #0
 80017f2:	2202      	movs	r2, #2
 80017f4:	2100      	movs	r1, #0
 80017f6:	f002 f8f5 	bl	80039e4 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 80017fa:	4b29      	ldr	r3, [pc, #164]	; (80018a0 <main+0xe4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68d8      	ldr	r0, [r3, #12]
 8001800:	2300      	movs	r3, #0
 8001802:	2202      	movs	r2, #2
 8001804:	2100      	movs	r1, #0
 8001806:	f002 f8ed 	bl	80039e4 <setvbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800180a:	f000 f84d 	bl	80018a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800180e:	f000 fccb 	bl	80021a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001812:	f000 fcb1 	bl	8002178 <MX_DMA_Init>
  MX_TIM1_Init();
 8001816:	f000 f9f5 	bl	8001c04 <MX_TIM1_Init>
  MX_ADC1_Init();
 800181a:	f000 f887 	bl	800192c <MX_ADC1_Init>
  MX_I2C1_Init();
 800181e:	f000 f99b 	bl	8001b58 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001822:	f000 fc3f 	bl	80020a4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001826:	f000 fab3 	bl	8001d90 <MX_TIM2_Init>
  MX_TIM3_Init();
 800182a:	f000 fb61 	bl	8001ef0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800182e:	f000 fbef 	bl	8002010 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  USR1_Motor1_EnablePWM();
 8001832:	f7fe ff51 	bl	80006d8 <USR1_Motor1_EnablePWM>
  USR1_Motor2_EnablePWM();
 8001836:	f7fe ff59 	bl	80006ec <USR1_Motor2_EnablePWM>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  USR1_Motor1_SetPWM(-1800);
//  USR1_Motor2_SetPWM(3600);
  USR1_Servo_SetAngle(0);
 800183a:	f04f 0000 	mov.w	r0, #0
 800183e:	f7fe ffd1 	bl	80007e4 <USR1_Servo_SetAngle>
  uint32_t Count = LL_TIM_GetCounter(TIM2);
 8001842:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001846:	f7ff fc73 	bl	8001130 <LL_TIM_GetCounter>
 800184a:	6078      	str	r0, [r7, #4]
  while (1)
  {

    /* USER CODE END WHILE */
	  for(int i = -3600; i < 3600; i+=100)
 800184c:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <main+0xe8>)
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	e00c      	b.n	800186c <main+0xb0>
	  {
		  USR1_Motor1_SetPWM(i);
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f7fe ff56 	bl	8000704 <USR1_Motor1_SetPWM>
		  USR1_Motor2_SetPWM(i);
 8001858:	68f8      	ldr	r0, [r7, #12]
 800185a:	f7fe ff8b 	bl	8000774 <USR1_Motor2_SetPWM>
		  LL_mDelay(500);
 800185e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001862:	f002 f85b 	bl	800391c <LL_mDelay>
	  for(int i = -3600; i < 3600; i+=100)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	3364      	adds	r3, #100	; 0x64
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001872:	dbee      	blt.n	8001852 <main+0x96>
	  }
	  for(int i = 3600; i > -3600; i-=100)
 8001874:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	e00c      	b.n	8001896 <main+0xda>
	  {
		  USR1_Motor1_SetPWM(i);
 800187c:	68b8      	ldr	r0, [r7, #8]
 800187e:	f7fe ff41 	bl	8000704 <USR1_Motor1_SetPWM>
		  USR1_Motor2_SetPWM(i);
 8001882:	68b8      	ldr	r0, [r7, #8]
 8001884:	f7fe ff76 	bl	8000774 <USR1_Motor2_SetPWM>
		  LL_mDelay(500);
 8001888:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800188c:	f002 f846 	bl	800391c <LL_mDelay>
	  for(int i = 3600; i > -3600; i-=100)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	3b64      	subs	r3, #100	; 0x64
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	f513 6f61 	cmn.w	r3, #3600	; 0xe10
 800189c:	dcee      	bgt.n	800187c <main+0xc0>
	  for(int i = -3600; i < 3600; i+=100)
 800189e:	e7d5      	b.n	800184c <main+0x90>
 80018a0:	20000004 	.word	0x20000004
 80018a4:	fffff1f0 	.word	0xfffff1f0

080018a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80018ac:	2002      	movs	r0, #2
 80018ae:	f7ff fbe5 	bl	800107c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 80018b2:	bf00      	nop
 80018b4:	f7ff fbf6 	bl	80010a4 <LL_FLASH_GetLatency>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d1fa      	bne.n	80018b4 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 80018be:	f7ff facd 	bl	8000e5c <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80018c2:	bf00      	nop
 80018c4:	f7ff fad8 	bl	8000e78 <LL_RCC_HSE_IsReady>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d1fa      	bne.n	80018c4 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 80018ce:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80018d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80018d6:	f7ff fb71 	bl	8000fbc <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80018da:	f7ff fb4f 	bl	8000f7c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80018de:	bf00      	nop
 80018e0:	f7ff fb5a 	bl	8000f98 <LL_RCC_PLL_IsReady>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d1fa      	bne.n	80018e0 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80018ea:	2000      	movs	r0, #0
 80018ec:	f7ff faf6 	bl	8000edc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 80018f0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018f4:	f7ff fb06 	bl	8000f04 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff fb17 	bl	8000f2c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80018fe:	2002      	movs	r0, #2
 8001900:	f7ff facc 	bl	8000e9c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001904:	bf00      	nop
 8001906:	f7ff fadd 	bl	8000ec4 <LL_RCC_GetSysClkSource>
 800190a:	4603      	mov	r3, r0
 800190c:	2b08      	cmp	r3, #8
 800190e:	d1fa      	bne.n	8001906 <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(72000000);
 8001910:	4805      	ldr	r0, [pc, #20]	; (8001928 <SystemClock_Config+0x80>)
 8001912:	f001 fff5 	bl	8003900 <LL_Init1msTick>
  LL_SetSystemCoreClock(72000000);
 8001916:	4804      	ldr	r0, [pc, #16]	; (8001928 <SystemClock_Config+0x80>)
 8001918:	f002 f824 	bl	8003964 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSRC_PCLK2_DIV_6);
 800191c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001920:	f7ff fb18 	bl	8000f54 <LL_RCC_SetADCClockSource>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	044aa200 	.word	0x044aa200

0800192c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08e      	sub	sp, #56	; 0x38
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001932:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800193c:	2300      	movs	r3, #0
 800193e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001940:	f107 0318 	add.w	r3, r7, #24
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 800195e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001962:	f7ff fb73 	bl	800104c <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001966:	2004      	movs	r0, #4
 8001968:	f7ff fb70 	bl	800104c <LL_APB2_GRP1_EnableClock>
  PA4   ------> ADC1_IN4
  PA5   ------> ADC1_IN5
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 800196c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001970:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4619      	mov	r1, r3
 800197a:	486b      	ldr	r0, [pc, #428]	; (8001b28 <MX_ADC1_Init+0x1fc>)
 800197c:	f001 f952 	bl	8002c24 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001980:	2200      	movs	r2, #0
 8001982:	2101      	movs	r1, #1
 8001984:	4869      	ldr	r0, [pc, #420]	; (8001b2c <MX_ADC1_Init+0x200>)
 8001986:	f7ff f8e7 	bl	8000b58 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_HIGH);
 800198a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198e:	2101      	movs	r1, #1
 8001990:	4866      	ldr	r0, [pc, #408]	; (8001b2c <MX_ADC1_Init+0x200>)
 8001992:	f7ff f9af 	bl	8000cf4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 8001996:	2220      	movs	r2, #32
 8001998:	2101      	movs	r1, #1
 800199a:	4864      	ldr	r0, [pc, #400]	; (8001b2c <MX_ADC1_Init+0x200>)
 800199c:	f7ff f900 	bl	8000ba0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2101      	movs	r1, #1
 80019a4:	4861      	ldr	r0, [pc, #388]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019a6:	f7ff f91d 	bl	8000be4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80019aa:	2280      	movs	r2, #128	; 0x80
 80019ac:	2101      	movs	r1, #1
 80019ae:	485f      	ldr	r0, [pc, #380]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019b0:	f7ff f93a 	bl	8000c28 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 80019b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019b8:	2101      	movs	r1, #1
 80019ba:	485c      	ldr	r0, [pc, #368]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019bc:	f7ff f956 	bl	8000c6c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 80019c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019c4:	2101      	movs	r1, #1
 80019c6:	4859      	ldr	r0, [pc, #356]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019c8:	f7ff f972 	bl	8000cb0 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN ADC1_Init 1 */
  LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,8);
 80019cc:	2208      	movs	r2, #8
 80019ce:	2101      	movs	r1, #1
 80019d0:	4856      	ldr	r0, [pc, #344]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019d2:	f7ff f9b1 	bl	8000d38 <LL_DMA_SetDataLength>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1, (uint32_t) &ADC_Value);
 80019d6:	4b56      	ldr	r3, [pc, #344]	; (8001b30 <MX_ADC1_Init+0x204>)
 80019d8:	461a      	mov	r2, r3
 80019da:	2101      	movs	r1, #1
 80019dc:	4853      	ldr	r0, [pc, #332]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019de:	f7ff f9cd 	bl	8000d7c <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA1,LL_DMA_CHANNEL_1,ADC1_DR_Address);
 80019e2:	4a54      	ldr	r2, [pc, #336]	; (8001b34 <MX_ADC1_Init+0x208>)
 80019e4:	2101      	movs	r1, #1
 80019e6:	4851      	ldr	r0, [pc, #324]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019e8:	f7ff f9e0 	bl	8000dac <LL_DMA_SetPeriphAddress>
  LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 80019ec:	2101      	movs	r1, #1
 80019ee:	484f      	ldr	r0, [pc, #316]	; (8001b2c <MX_ADC1_Init+0x200>)
 80019f0:	f7ff f894 	bl	8000b1c <LL_DMA_EnableChannel>
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80019f4:	2300      	movs	r3, #0
 80019f6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 80019f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019fc:	637b      	str	r3, [r7, #52]	; 0x34
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80019fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a02:	4619      	mov	r1, r3
 8001a04:	484c      	ldr	r0, [pc, #304]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a06:	f000 fedb 	bl	80027c0 <LL_ADC_Init>
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001a0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a12:	4619      	mov	r1, r3
 8001a14:	4848      	ldr	r0, [pc, #288]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a16:	f000 fea1 	bl	800275c <LL_ADC_CommonInit>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001a1a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8001a1e:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 8001a20:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 8001a24:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8001a2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a32:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001a34:	f107 0318 	add.w	r3, r7, #24
 8001a38:	4619      	mov	r1, r3
 8001a3a:	483f      	ldr	r0, [pc, #252]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a3c:	f000 fee7 	bl	800280e <LL_ADC_REG_Init>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8001a40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a48:	483b      	ldr	r0, [pc, #236]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a4a:	f7fe ff99 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a54:	4838      	ldr	r0, [pc, #224]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a56:	f7fe ffd8 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8001a5a:	4a38      	ldr	r2, [pc, #224]	; (8001b3c <MX_ADC1_Init+0x210>)
 8001a5c:	f240 2105 	movw	r1, #517	; 0x205
 8001a60:	4835      	ldr	r0, [pc, #212]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a62:	f7fe ff8d 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001a66:	2200      	movs	r2, #0
 8001a68:	4934      	ldr	r1, [pc, #208]	; (8001b3c <MX_ADC1_Init+0x210>)
 8001a6a:	4833      	ldr	r0, [pc, #204]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a6c:	f7fe ffcd 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_2);
 8001a70:	4a33      	ldr	r2, [pc, #204]	; (8001b40 <MX_ADC1_Init+0x214>)
 8001a72:	f240 210a 	movw	r1, #522	; 0x20a
 8001a76:	4830      	ldr	r0, [pc, #192]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a78:	f7fe ff82 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4930      	ldr	r1, [pc, #192]	; (8001b40 <MX_ADC1_Init+0x214>)
 8001a80:	482d      	ldr	r0, [pc, #180]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a82:	f7fe ffc2 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001a86:	4a2f      	ldr	r2, [pc, #188]	; (8001b44 <MX_ADC1_Init+0x218>)
 8001a88:	f240 210f 	movw	r1, #527	; 0x20f
 8001a8c:	482a      	ldr	r0, [pc, #168]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a8e:	f7fe ff77 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001a92:	2200      	movs	r2, #0
 8001a94:	492b      	ldr	r1, [pc, #172]	; (8001b44 <MX_ADC1_Init+0x218>)
 8001a96:	4828      	ldr	r0, [pc, #160]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001a98:	f7fe ffb7 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_4);
 8001a9c:	4a2a      	ldr	r2, [pc, #168]	; (8001b48 <MX_ADC1_Init+0x21c>)
 8001a9e:	f44f 7105 	mov.w	r1, #532	; 0x214
 8001aa2:	4825      	ldr	r0, [pc, #148]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001aa4:	f7fe ff6c 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	4927      	ldr	r1, [pc, #156]	; (8001b48 <MX_ADC1_Init+0x21c>)
 8001aac:	4822      	ldr	r0, [pc, #136]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001aae:	f7fe ffac 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_5);
 8001ab2:	4a26      	ldr	r2, [pc, #152]	; (8001b4c <MX_ADC1_Init+0x220>)
 8001ab4:	f240 2119 	movw	r1, #537	; 0x219
 8001ab8:	481f      	ldr	r0, [pc, #124]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001aba:	f7fe ff61 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	4922      	ldr	r1, [pc, #136]	; (8001b4c <MX_ADC1_Init+0x220>)
 8001ac2:	481d      	ldr	r0, [pc, #116]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001ac4:	f7fe ffa1 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_6);
 8001ac8:	4a21      	ldr	r2, [pc, #132]	; (8001b50 <MX_ADC1_Init+0x224>)
 8001aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ace:	481a      	ldr	r0, [pc, #104]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001ad0:	f7fe ff56 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	491e      	ldr	r1, [pc, #120]	; (8001b50 <MX_ADC1_Init+0x224>)
 8001ad8:	4817      	ldr	r0, [pc, #92]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001ada:	f7fe ff96 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_7);
 8001ade:	4a1d      	ldr	r2, [pc, #116]	; (8001b54 <MX_ADC1_Init+0x228>)
 8001ae0:	f240 1105 	movw	r1, #261	; 0x105
 8001ae4:	4814      	ldr	r0, [pc, #80]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001ae6:	f7fe ff4b 	bl	8000980 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001aea:	2200      	movs	r2, #0
 8001aec:	4919      	ldr	r1, [pc, #100]	; (8001b54 <MX_ADC1_Init+0x228>)
 8001aee:	4812      	ldr	r0, [pc, #72]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001af0:	f7fe ff8b 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_UNLIMITED);
 8001af4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af8:	480f      	ldr	r0, [pc, #60]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001afa:	f7fe ff74 	bl	80009e6 <LL_ADC_REG_SetDMATransfer>
  /* Khoi dong bo ADC */
  LL_ADC_Enable(ADC1);
 8001afe:	480e      	ldr	r0, [pc, #56]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001b00:	f7fe ffcc 	bl	8000a9c <LL_ADC_Enable>
  LL_ADC_StartCalibration(ADC1);
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001b06:	f7fe ffd8 	bl	8000aba <LL_ADC_StartCalibration>

  	/* Cho trang thai cablib duoc bat *
  	 *
  	 */
  while(LL_ADC_IsCalibrationOnGoing(ADC1));
 8001b0a:	bf00      	nop
 8001b0c:	480a      	ldr	r0, [pc, #40]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001b0e:	f7fe ffe3 	bl	8000ad8 <LL_ADC_IsCalibrationOnGoing>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1f9      	bne.n	8001b0c <MX_ADC1_Init+0x1e0>

  	/* Bat dau chuyen doi ADC */
  LL_ADC_REG_StartConversionSWStart (ADC1);
 8001b18:	4807      	ldr	r0, [pc, #28]	; (8001b38 <MX_ADC1_Init+0x20c>)
 8001b1a:	f7fe ffef 	bl	8000afc <LL_ADC_REG_StartConversionSWStart>
  /* USER CODE END ADC1_Init 2 */

}
 8001b1e:	bf00      	nop
 8001b20:	3738      	adds	r7, #56	; 0x38
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40010800 	.word	0x40010800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	20000094 	.word	0x20000094
 8001b34:	4001244c 	.word	0x4001244c
 8001b38:	40012400 	.word	0x40012400
 8001b3c:	02300001 	.word	0x02300001
 8001b40:	02600002 	.word	0x02600002
 8001b44:	02900003 	.word	0x02900003
 8001b48:	02c00004 	.word	0x02c00004
 8001b4c:	02f00005 	.word	0x02f00005
 8001b50:	03200006 	.word	0x03200006
 8001b54:	03500007 	.word	0x03500007

08001b58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001b5e:	f107 0318 	add.w	r3, r7, #24
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	611a      	str	r2, [r3, #16]
 8001b6e:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	611a      	str	r2, [r3, #16]

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001b7e:	2008      	movs	r0, #8
 8001b80:	f7ff fa64 	bl	800104c <LL_APB2_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8001b84:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <MX_I2C1_Init+0x9c>)
 8001b86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b88:	2309      	movs	r3, #9
 8001b8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001b90:	2304      	movs	r3, #4
 8001b92:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4817      	ldr	r0, [pc, #92]	; (8001bf8 <MX_I2C1_Init+0xa0>)
 8001b9a:	f001 f843 	bl	8002c24 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_I2C1();
 8001b9e:	f7ff fd6f 	bl	8001680 <LL_GPIO_AF_EnableRemap_I2C1>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001ba2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001ba6:	f7ff fa39 	bl	800101c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8001baa:	4814      	ldr	r0, [pc, #80]	; (8001bfc <MX_I2C1_Init+0xa4>)
 8001bac:	f7ff f946 	bl	8000e3c <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001bb0:	4812      	ldr	r0, [pc, #72]	; (8001bfc <MX_I2C1_Init+0xa4>)
 8001bb2:	f7ff f922 	bl	8000dfa <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001bb6:	4811      	ldr	r0, [pc, #68]	; (8001bfc <MX_I2C1_Init+0xa4>)
 8001bb8:	f7ff f910 	bl	8000ddc <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <MX_I2C1_Init+0xa8>)
 8001bc2:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001bd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001bd8:	f107 0318 	add.w	r3, r7, #24
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4807      	ldr	r0, [pc, #28]	; (8001bfc <MX_I2C1_Init+0xa4>)
 8001be0:	f001 f96c 	bl	8002ebc <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8001be4:	2100      	movs	r1, #0
 8001be6:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_I2C1_Init+0xa4>)
 8001be8:	f7ff f916 	bl	8000e18 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	3730      	adds	r7, #48	; 0x30
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	04030003 	.word	0x04030003
 8001bf8:	40010c00 	.word	0x40010c00
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	000186a0 	.word	0x000186a0

08001c04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b098      	sub	sp, #96	; 0x60
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001c0a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
 8001c18:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001c1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c1e:	2220      	movs	r2, #32
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f001 fed6 	bl	80039d4 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
 8001c38:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3a:	463b      	mov	r3, r7
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8001c48:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c4c:	f7ff f9fe 	bl	800104c <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c50:	f7fe fe10 	bl	8000874 <__NVIC_GetPriorityGrouping>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fe5e 	bl	800091c <NVIC_EncodePriority>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4619      	mov	r1, r3
 8001c64:	2019      	movs	r0, #25
 8001c66:	f7fe fe2f 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001c6a:	2019      	movs	r0, #25
 8001c6c:	f7fe fe10 	bl	8000890 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c76:	2300      	movs	r3, #0
 8001c78:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_InitStruct.Autoreload = 7199;
 8001c7a:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8001c7e:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.RepetitionCounter = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8001c8a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c8e:	4619      	mov	r1, r3
 8001c90:	483c      	ldr	r0, [pc, #240]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001c92:	f001 fabb 	bl	800320c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM1);
 8001c96:	483b      	ldr	r0, [pc, #236]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001c98:	f7ff fa1f 	bl	80010da <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	4839      	ldr	r0, [pc, #228]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001ca0:	f7ff fa94 	bl	80011cc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001ca4:	2360      	movs	r3, #96	; 0x60
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.CompareValue = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001cc4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2101      	movs	r1, #1
 8001ccc:	482d      	ldr	r0, [pc, #180]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001cce:	f001 fafb 	bl	80032c8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	482b      	ldr	r0, [pc, #172]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001cd6:	f7ff fa37 	bl	8001148 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8001cda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cde:	4829      	ldr	r0, [pc, #164]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001ce0:	f7ff fa74 	bl	80011cc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	637b      	str	r3, [r7, #52]	; 0x34
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001cec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cf6:	4823      	ldr	r0, [pc, #140]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001cf8:	f001 fae6 	bl	80032c8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8001cfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d00:	4820      	ldr	r0, [pc, #128]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d02:	f7ff fa21 	bl	8001148 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8001d06:	2100      	movs	r1, #0
 8001d08:	481e      	ldr	r0, [pc, #120]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d0a:	f7ff fbe7 	bl	80014dc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8001d0e:	481d      	ldr	r0, [pc, #116]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d10:	f7ff fbf6 	bl	8001500 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.DeadTime = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f887 3020 	strb.w	r3, [r7, #32]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8001d26:	2300      	movs	r3, #0
 8001d28:	847b      	strh	r3, [r7, #34]	; 0x22
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8001d2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4812      	ldr	r0, [pc, #72]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d3c:	f001 fafc 	bl	8003338 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM1);
 8001d40:	4810      	ldr	r0, [pc, #64]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d42:	f7ff fc08 	bl	8001556 <LL_TIM_EnableIT_UPDATE>
    LL_TIM_SetCounter(TIM1,0);
 8001d46:	2100      	movs	r1, #0
 8001d48:	480e      	ldr	r0, [pc, #56]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d4a:	f7ff f9e4 	bl	8001116 <LL_TIM_SetCounter>
  LL_TIM_EnableAllOutputs(TIM1);
 8001d4e:	480d      	ldr	r0, [pc, #52]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d50:	f7ff fbe5 	bl	800151e <LL_TIM_EnableAllOutputs>
  LL_TIM_EnableCounter(TIM1);
 8001d54:	480b      	ldr	r0, [pc, #44]	; (8001d84 <MX_TIM1_Init+0x180>)
 8001d56:	f7ff f9b1 	bl	80010bc <LL_TIM_EnableCounter>

  /* USER CODE END TIM1_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001d5a:	2004      	movs	r0, #4
 8001d5c:	f7ff f976 	bl	800104c <LL_APB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  PA10   ------> TIM1_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_10;
 8001d60:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <MX_TIM1_Init+0x184>)
 8001d62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d64:	2309      	movs	r3, #9
 8001d66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d70:	463b      	mov	r3, r7
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	; (8001d8c <MX_TIM1_Init+0x188>)
 8001d76:	f000 ff55 	bl	8002c24 <LL_GPIO_Init>

}
 8001d7a:	bf00      	nop
 8001d7c:	3760      	adds	r7, #96	; 0x60
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40012c00 	.word	0x40012c00
 8001d88:	04050005 	.word	0x04050005
 8001d8c:	40010800 	.word	0x40010800

08001d90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b08a      	sub	sp, #40	; 0x28
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	60da      	str	r2, [r3, #12]
 8001da4:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da6:	463b      	mov	r3, r7
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001db4:	2001      	movs	r0, #1
 8001db6:	f7ff f931 	bl	800101c <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001dba:	2004      	movs	r0, #4
 8001dbc:	f7ff f946 	bl	800104c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001dc0:	2008      	movs	r0, #8
 8001dc2:	f7ff f943 	bl	800104c <LL_APB2_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA15   ------> TIM2_CH1
  PB3   ------> TIM2_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001dc6:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <MX_TIM2_Init+0x154>)
 8001dc8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	463b      	mov	r3, r7
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4845      	ldr	r0, [pc, #276]	; (8001ee8 <MX_TIM2_Init+0x158>)
 8001dd4:	f000 ff26 	bl	8002c24 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001dd8:	f640 0308 	movw	r3, #2056	; 0x808
 8001ddc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001dde:	2304      	movs	r3, #4
 8001de0:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de2:	463b      	mov	r3, r7
 8001de4:	4619      	mov	r1, r3
 8001de6:	4841      	ldr	r0, [pc, #260]	; (8001eec <MX_TIM2_Init+0x15c>)
 8001de8:	f000 ff1c 	bl	8002c24 <LL_GPIO_Init>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001dec:	f7fe fd42 	bl	8000874 <__NVIC_GetPriorityGrouping>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe fd90 	bl	800091c <NVIC_EncodePriority>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4619      	mov	r1, r3
 8001e00:	201c      	movs	r0, #28
 8001e02:	f7fe fd61 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001e06:	201c      	movs	r0, #28
 8001e08:	f7fe fd42 	bl	8000890 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */
  LL_GPIO_AF_EnableRemap_TIM2();
 8001e0c:	f7ff fc58 	bl	80016c0 <LL_GPIO_AF_EnableRemap_TIM2>
  /* USER CODE END TIM2_Init 1 */
  LL_TIM_SetEncoderMode(TIM2, LL_TIM_ENCODERMODE_X4_TI12);
 8001e10:	2103      	movs	r1, #3
 8001e12:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e16:	f7ff fb4f 	bl	80014b8 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001e1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e1e:	2101      	movs	r1, #1
 8001e20:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e24:	f7ff fa14 	bl	8001250 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e30:	f7ff fa58 	bl	80012e4 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001e34:	2200      	movs	r2, #0
 8001e36:	2101      	movs	r1, #1
 8001e38:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e3c:	f7ff fa9c 	bl	8001378 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2101      	movs	r1, #1
 8001e44:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e48:	f7ff fae0 	bl	800140c <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001e4c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e50:	2110      	movs	r1, #16
 8001e52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e56:	f7ff f9fb 	bl	8001250 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2110      	movs	r1, #16
 8001e5e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e62:	f7ff fa3f 	bl	80012e4 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8001e66:	2200      	movs	r2, #0
 8001e68:	2110      	movs	r1, #16
 8001e6a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e6e:	f7ff fa83 	bl	8001378 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2110      	movs	r1, #16
 8001e76:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e7a:	f7ff fac7 	bl	800140c <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 8001e86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e8a:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e9a:	f001 f9b7 	bl	800320c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001e9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea2:	f7ff f929 	bl	80010f8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eac:	f7ff fb16 	bl	80014dc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001eb0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb4:	f7ff fb24 	bl	8001500 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH1);
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH2);
  LL_TIM_SetCounter(TIM2,0);
 8001eb8:	2100      	movs	r1, #0
 8001eba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ebe:	f7ff f92a 	bl	8001116 <LL_TIM_SetCounter>
  LL_TIM_EnableCounter(TIM2);
 8001ec2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ec6:	f7ff f8f9 	bl	80010bc <LL_TIM_EnableCounter>
  LL_TIM_ClearFlag_UPDATE(TIM2);
 8001eca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ece:	f7ff fb35 	bl	800153c <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableIT_UPDATE(TIM2);
 8001ed2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ed6:	f7ff fb3e 	bl	8001556 <LL_TIM_EnableIT_UPDATE>

  /* USER CODE END TIM2_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	3728      	adds	r7, #40	; 0x28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	04800080 	.word	0x04800080
 8001ee8:	40010800 	.word	0x40010800
 8001eec:	40010c00 	.word	0x40010c00

08001ef0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08a      	sub	sp, #40	; 0x28
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001ef6:	f107 0314 	add.w	r3, r7, #20
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	463b      	mov	r3, r7
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001f14:	2002      	movs	r0, #2
 8001f16:	f7ff f881 	bl	800101c <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001f1a:	2008      	movs	r0, #8
 8001f1c:	f7ff f896 	bl	800104c <LL_APB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB4   ------> TIM3_CH1
  PB5   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001f20:	f243 0330 	movw	r3, #12336	; 0x3030
 8001f24:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001f26:	2304      	movs	r3, #4
 8001f28:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4836      	ldr	r0, [pc, #216]	; (8002008 <MX_TIM3_Init+0x118>)
 8001f30:	f000 fe78 	bl	8002c24 <LL_GPIO_Init>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001f34:	f7fe fc9e 	bl	8000874 <__NVIC_GetPriorityGrouping>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe fcec 	bl	800091c <NVIC_EncodePriority>
 8001f44:	4603      	mov	r3, r0
 8001f46:	4619      	mov	r1, r3
 8001f48:	201d      	movs	r0, #29
 8001f4a:	f7fe fcbd 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001f4e:	201d      	movs	r0, #29
 8001f50:	f7fe fc9e 	bl	8000890 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */
  LL_GPIO_AF_RemapPartial_TIM3();
 8001f54:	f7ff fbc4 	bl	80016e0 <LL_GPIO_AF_RemapPartial_TIM3>
  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X4_TI12);
 8001f58:	2103      	movs	r1, #3
 8001f5a:	482c      	ldr	r0, [pc, #176]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f5c:	f7ff faac 	bl	80014b8 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f60:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f64:	2101      	movs	r1, #1
 8001f66:	4829      	ldr	r0, [pc, #164]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f68:	f7ff f972 	bl	8001250 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2101      	movs	r1, #1
 8001f70:	4826      	ldr	r0, [pc, #152]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f72:	f7ff f9b7 	bl	80012e4 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2101      	movs	r1, #1
 8001f7a:	4824      	ldr	r0, [pc, #144]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f7c:	f7ff f9fc 	bl	8001378 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2101      	movs	r1, #1
 8001f84:	4821      	ldr	r0, [pc, #132]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f86:	f7ff fa41 	bl	800140c <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001f8a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f8e:	2110      	movs	r1, #16
 8001f90:	481e      	ldr	r0, [pc, #120]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f92:	f7ff f95d 	bl	8001250 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2110      	movs	r1, #16
 8001f9a:	481c      	ldr	r0, [pc, #112]	; (800200c <MX_TIM3_Init+0x11c>)
 8001f9c:	f7ff f9a2 	bl	80012e4 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2110      	movs	r1, #16
 8001fa4:	4819      	ldr	r0, [pc, #100]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fa6:	f7ff f9e7 	bl	8001378 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2110      	movs	r1, #16
 8001fae:	4817      	ldr	r0, [pc, #92]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fb0:	f7ff fa2c 	bl	800140c <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 8001fbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc0:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480f      	ldr	r0, [pc, #60]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fce:	f001 f91d 	bl	800320c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001fd2:	480e      	ldr	r0, [pc, #56]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fd4:	f7ff f890 	bl	80010f8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001fd8:	2100      	movs	r1, #0
 8001fda:	480c      	ldr	r0, [pc, #48]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fdc:	f7ff fa7e 	bl	80014dc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001fe0:	480a      	ldr	r0, [pc, #40]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fe2:	f7ff fa8d 	bl	8001500 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  LL_TIM_SetCounter(TIM3,0);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4808      	ldr	r0, [pc, #32]	; (800200c <MX_TIM3_Init+0x11c>)
 8001fea:	f7ff f894 	bl	8001116 <LL_TIM_SetCounter>
   LL_TIM_EnableCounter(TIM3);
 8001fee:	4807      	ldr	r0, [pc, #28]	; (800200c <MX_TIM3_Init+0x11c>)
 8001ff0:	f7ff f864 	bl	80010bc <LL_TIM_EnableCounter>
   LL_TIM_ClearFlag_UPDATE(TIM3);
 8001ff4:	4805      	ldr	r0, [pc, #20]	; (800200c <MX_TIM3_Init+0x11c>)
 8001ff6:	f7ff faa1 	bl	800153c <LL_TIM_ClearFlag_UPDATE>
   LL_TIM_EnableIT_UPDATE(TIM3);
 8001ffa:	4804      	ldr	r0, [pc, #16]	; (800200c <MX_TIM3_Init+0x11c>)
 8001ffc:	f7ff faab 	bl	8001556 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM3_Init 2 */

}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	; 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40010c00 	.word	0x40010c00
 800200c:	40000400 	.word	0x40000400

08002010 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002016:	1d3b      	adds	r3, r7, #4
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002024:	2004      	movs	r0, #4
 8002026:	f7fe fff9 	bl	800101c <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800202a:	f7fe fc23 	bl	8000874 <__NVIC_GetPriorityGrouping>
 800202e:	4603      	mov	r3, r0
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe fc71 	bl	800091c <NVIC_EncodePriority>
 800203a:	4603      	mov	r3, r0
 800203c:	4619      	mov	r1, r3
 800203e:	201e      	movs	r0, #30
 8002040:	f7fe fc42 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8002044:	201e      	movs	r0, #30
 8002046:	f7fe fc23 	bl	8000890 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 17999;
 8002052:	f244 634f 	movw	r3, #17999	; 0x464f
 8002056:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 8002058:	f44f 7380 	mov.w	r3, #256	; 0x100
 800205c:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	4619      	mov	r1, r3
 8002062:	480f      	ldr	r0, [pc, #60]	; (80020a0 <MX_TIM4_Init+0x90>)
 8002064:	f001 f8d2 	bl	800320c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002068:	480d      	ldr	r0, [pc, #52]	; (80020a0 <MX_TIM4_Init+0x90>)
 800206a:	f7ff f845 	bl	80010f8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 800206e:	2100      	movs	r1, #0
 8002070:	480b      	ldr	r0, [pc, #44]	; (80020a0 <MX_TIM4_Init+0x90>)
 8002072:	f7ff fa0d 	bl	8001490 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002076:	2100      	movs	r1, #0
 8002078:	4809      	ldr	r0, [pc, #36]	; (80020a0 <MX_TIM4_Init+0x90>)
 800207a:	f7ff fa2f 	bl	80014dc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800207e:	4808      	ldr	r0, [pc, #32]	; (80020a0 <MX_TIM4_Init+0x90>)
 8002080:	f7ff fa3e 	bl	8001500 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM4);
 8002084:	4806      	ldr	r0, [pc, #24]	; (80020a0 <MX_TIM4_Init+0x90>)
 8002086:	f7ff fa66 	bl	8001556 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_SetCounter(TIM4,0);
 800208a:	2100      	movs	r1, #0
 800208c:	4804      	ldr	r0, [pc, #16]	; (80020a0 <MX_TIM4_Init+0x90>)
 800208e:	f7ff f842 	bl	8001116 <LL_TIM_SetCounter>
    LL_TIM_EnableCounter(TIM4);
 8002092:	4803      	ldr	r0, [pc, #12]	; (80020a0 <MX_TIM4_Init+0x90>)
 8002094:	f7ff f812 	bl	80010bc <LL_TIM_EnableCounter>

  /* USER CODE END TIM4_Init 2 */

}
 8002098:	bf00      	nop
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40000800 	.word	0x40000800

080020a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	; 0x30
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80020aa:	f107 0314 	add.w	r3, r7, #20
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	60da      	str	r2, [r3, #12]
 80020b8:	611a      	str	r2, [r3, #16]
 80020ba:	615a      	str	r2, [r3, #20]
 80020bc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020be:	463b      	mov	r3, r7
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80020cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80020d0:	f7fe ffbc 	bl	800104c <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80020d4:	2008      	movs	r0, #8
 80020d6:	f7fe ffb9 	bl	800104c <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80020da:	f244 0340 	movw	r3, #16448	; 0x4040
 80020de:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80020e0:	2309      	movs	r3, #9
 80020e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80020e4:	2303      	movs	r3, #3
 80020e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ec:	463b      	mov	r3, r7
 80020ee:	4619      	mov	r1, r3
 80020f0:	481f      	ldr	r0, [pc, #124]	; (8002170 <MX_USART1_UART_Init+0xcc>)
 80020f2:	f000 fd97 	bl	8002c24 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80020f6:	f248 0380 	movw	r3, #32896	; 0x8080
 80020fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80020fc:	2304      	movs	r3, #4
 80020fe:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002100:	463b      	mov	r3, r7
 8002102:	4619      	mov	r1, r3
 8002104:	481a      	ldr	r0, [pc, #104]	; (8002170 <MX_USART1_UART_Init+0xcc>)
 8002106:	f000 fd8d 	bl	8002c24 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_USART1();
 800210a:	f7ff fac9 	bl	80016a0 <LL_GPIO_AF_EnableRemap_USART1>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800210e:	f7fe fbb1 	bl	8000874 <__NVIC_GetPriorityGrouping>
 8002112:	4603      	mov	r3, r0
 8002114:	2200      	movs	r2, #0
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f7fe fbff 	bl	800091c <NVIC_EncodePriority>
 800211e:	4603      	mov	r3, r0
 8002120:	4619      	mov	r1, r3
 8002122:	2025      	movs	r0, #37	; 0x25
 8002124:	f7fe fbd0 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002128:	2025      	movs	r0, #37	; 0x25
 800212a:	f7fe fbb1 	bl	8000890 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800212e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002132:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8002134:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002138:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002142:	230c      	movs	r3, #12
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002146:	2300      	movs	r3, #0
 8002148:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800214a:	2300      	movs	r3, #0
 800214c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 800214e:	f107 0314 	add.w	r3, r7, #20
 8002152:	4619      	mov	r1, r3
 8002154:	4807      	ldr	r0, [pc, #28]	; (8002174 <MX_USART1_UART_Init+0xd0>)
 8002156:	f001 fb59 	bl	800380c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 800215a:	4806      	ldr	r0, [pc, #24]	; (8002174 <MX_USART1_UART_Init+0xd0>)
 800215c:	f7ff fa19 	bl	8001592 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002160:	4804      	ldr	r0, [pc, #16]	; (8002174 <MX_USART1_UART_Init+0xd0>)
 8002162:	f7ff fa07 	bl	8001574 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	3730      	adds	r7, #48	; 0x30
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40010c00 	.word	0x40010c00
 8002174:	40013800 	.word	0x40013800

08002178 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800217c:	2001      	movs	r0, #1
 800217e:	f7fe ff35 	bl	8000fec <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002182:	f7fe fb77 	bl	8000874 <__NVIC_GetPriorityGrouping>
 8002186:	4603      	mov	r3, r0
 8002188:	2200      	movs	r2, #0
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe fbc5 	bl	800091c <NVIC_EncodePriority>
 8002192:	4603      	mov	r3, r0
 8002194:	4619      	mov	r1, r3
 8002196:	200b      	movs	r0, #11
 8002198:	f7fe fb96 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800219c:	200b      	movs	r0, #11
 800219e:	f7fe fb77 	bl	8000890 <__NVIC_EnableIRQ>

}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
	...

080021a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80021ae:	f107 0318 	add.w	r3, r7, #24
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 80021c6:	2010      	movs	r0, #16
 80021c8:	f7fe ff40 	bl	800104c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 80021cc:	2020      	movs	r0, #32
 80021ce:	f7fe ff3d 	bl	800104c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80021d2:	2004      	movs	r0, #4
 80021d4:	f7fe ff3a 	bl	800104c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80021d8:	2008      	movs	r0, #8
 80021da:	f7fe ff37 	bl	800104c <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_15);
 80021de:	4946      	ldr	r1, [pc, #280]	; (80022f8 <MX_GPIO_Init+0x150>)
 80021e0:	4846      	ldr	r0, [pc, #280]	; (80022fc <MX_GPIO_Init+0x154>)
 80021e2:	f7ff fa3d 	bl	8001660 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 80021e6:	4944      	ldr	r1, [pc, #272]	; (80022f8 <MX_GPIO_Init+0x150>)
 80021e8:	4845      	ldr	r0, [pc, #276]	; (8002300 <MX_GPIO_Init+0x158>)
 80021ea:	f7ff fa39 	bl	8001660 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9|LL_GPIO_PIN_11);
 80021ee:	4945      	ldr	r1, [pc, #276]	; (8002304 <MX_GPIO_Init+0x15c>)
 80021f0:	4845      	ldr	r0, [pc, #276]	; (8002308 <MX_GPIO_Init+0x160>)
 80021f2:	f7ff fa35 	bl	8001660 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTC, LL_GPIO_AF_EXTI_LINE13);
 80021f6:	4945      	ldr	r1, [pc, #276]	; (800230c <MX_GPIO_Init+0x164>)
 80021f8:	2002      	movs	r0, #2
 80021fa:	f7ff fa99 	bl	8001730 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTC, LL_GPIO_AF_EXTI_LINE14);
 80021fe:	4944      	ldr	r1, [pc, #272]	; (8002310 <MX_GPIO_Init+0x168>)
 8002200:	2002      	movs	r0, #2
 8002202:	f7ff fa95 	bl	8001730 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE12);
 8002206:	4943      	ldr	r1, [pc, #268]	; (8002314 <MX_GPIO_Init+0x16c>)
 8002208:	2001      	movs	r0, #1
 800220a:	f7ff fa91 	bl	8001730 <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800220e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002212:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002214:	2301      	movs	r3, #1
 8002216:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002218:	2300      	movs	r3, #0
 800221a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800221c:	2301      	movs	r3, #1
 800221e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002220:	f107 0318 	add.w	r3, r7, #24
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fbc9 	bl	80029bc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 800222a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800222e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002230:	2301      	movs	r3, #1
 8002232:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002234:	2300      	movs	r3, #0
 8002236:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002238:	2301      	movs	r3, #1
 800223a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	4618      	mov	r0, r3
 8002242:	f000 fbbb 	bl	80029bc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_12;
 8002246:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800224a:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800224c:	2301      	movs	r3, #1
 800224e:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002250:	2300      	movs	r3, #0
 8002252:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002254:	2301      	movs	r3, #1
 8002256:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002258:	f107 0318 	add.w	r3, r7, #24
 800225c:	4618      	mov	r0, r3
 800225e:	f000 fbad 	bl	80029bc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_13, LL_GPIO_MODE_FLOATING);
 8002262:	2204      	movs	r2, #4
 8002264:	492c      	ldr	r1, [pc, #176]	; (8002318 <MX_GPIO_Init+0x170>)
 8002266:	4825      	ldr	r0, [pc, #148]	; (80022fc <MX_GPIO_Init+0x154>)
 8002268:	f7ff f9c8 	bl	80015fc <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_14, LL_GPIO_MODE_FLOATING);
 800226c:	2204      	movs	r2, #4
 800226e:	492b      	ldr	r1, [pc, #172]	; (800231c <MX_GPIO_Init+0x174>)
 8002270:	4822      	ldr	r0, [pc, #136]	; (80022fc <MX_GPIO_Init+0x154>)
 8002272:	f7ff f9c3 	bl	80015fc <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_12, LL_GPIO_MODE_FLOATING);
 8002276:	2204      	movs	r2, #4
 8002278:	4929      	ldr	r1, [pc, #164]	; (8002320 <MX_GPIO_Init+0x178>)
 800227a:	4821      	ldr	r0, [pc, #132]	; (8002300 <MX_GPIO_Init+0x158>)
 800227c:	f7ff f9be 	bl	80015fc <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <MX_GPIO_Init+0x150>)
 8002282:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002284:	2301      	movs	r3, #1
 8002286:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002288:	2302      	movs	r3, #2
 800228a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002290:	1d3b      	adds	r3, r7, #4
 8002292:	4619      	mov	r1, r3
 8002294:	4819      	ldr	r0, [pc, #100]	; (80022fc <MX_GPIO_Init+0x154>)
 8002296:	f000 fcc5 	bl	8002c24 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800229a:	4b17      	ldr	r3, [pc, #92]	; (80022f8 <MX_GPIO_Init+0x150>)
 800229c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800229e:	2301      	movs	r3, #1
 80022a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80022a2:	2303      	movs	r3, #3
 80022a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	4619      	mov	r1, r3
 80022ae:	4814      	ldr	r0, [pc, #80]	; (8002300 <MX_GPIO_Init+0x158>)
 80022b0:	f000 fcb8 	bl	8002c24 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_11;
 80022b4:	4b13      	ldr	r3, [pc, #76]	; (8002304 <MX_GPIO_Init+0x15c>)
 80022b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022b8:	2301      	movs	r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80022bc:	2303      	movs	r3, #3
 80022be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	480f      	ldr	r0, [pc, #60]	; (8002308 <MX_GPIO_Init+0x160>)
 80022ca:	f000 fcab 	bl	8002c24 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80022ce:	f7fe fad1 	bl	8000874 <__NVIC_GetPriorityGrouping>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2200      	movs	r2, #0
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe fb1f 	bl	800091c <NVIC_EncodePriority>
 80022de:	4603      	mov	r3, r0
 80022e0:	4619      	mov	r1, r3
 80022e2:	2028      	movs	r0, #40	; 0x28
 80022e4:	f7fe faf0 	bl	80008c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022e8:	2028      	movs	r0, #40	; 0x28
 80022ea:	f7fe fad1 	bl	8000890 <__NVIC_EnableIRQ>

}
 80022ee:	bf00      	nop
 80022f0:	3720      	adds	r7, #32
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	04800080 	.word	0x04800080
 80022fc:	40011000 	.word	0x40011000
 8002300:	40010c00 	.word	0x40010c00
 8002304:	040a000a 	.word	0x040a000a
 8002308:	40010800 	.word	0x40010800
 800230c:	00f00003 	.word	0x00f00003
 8002310:	0f000003 	.word	0x0f000003
 8002314:	000f0003 	.word	0x000f0003
 8002318:	04200020 	.word	0x04200020
 800231c:	04400040 	.word	0x04400040
 8002320:	04100010 	.word	0x04100010

08002324 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 800232c:	4b07      	ldr	r3, [pc, #28]	; (800234c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4013      	ands	r3, r2
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	429a      	cmp	r2, r3
 8002338:	bf0c      	ite	eq
 800233a:	2301      	moveq	r3, #1
 800233c:	2300      	movne	r3, #0
 800233e:	b2db      	uxtb	r3, r3
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40010400 	.word	0x40010400

08002350 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8002358:	4a03      	ldr	r2, [pc, #12]	; (8002368 <LL_EXTI_ClearFlag_0_31+0x18>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6153      	str	r3, [r2, #20]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr
 8002368:	40010400 	.word	0x40010400

0800236c <LL_TIM_ClearFlag_UPDATE>:
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f06f 0201 	mvn.w	r2, #1
 800237a:	611a      	str	r2, [r3, #16]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr

08002386 <LL_GPIO_SetOutputPin>:
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
 800238e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	0a1b      	lsrs	r3, r3, #8
 8002394:	b29a      	uxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	611a      	str	r2, [r3, #16]
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <LL_GPIO_ResetOutputPin>:
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	615a      	str	r2, [r3, #20]
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr

080023c2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <HardFault_Handler+0x4>

080023d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <MemManage_Handler+0x4>

080023da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023de:	e7fe      	b.n	80023de <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	e7fe      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f2:	b480      	push	{r7}
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr

080023fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr

0800240a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr

08002416 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr
	...

08002424 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM1);
 8002428:	4810      	ldr	r0, [pc, #64]	; (800246c <TIM1_UP_IRQHandler+0x48>)
 800242a:	f7ff ff9f 	bl	800236c <LL_TIM_ClearFlag_UPDATE>
	++ServoCountValue;
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <TIM1_UP_IRQHandler+0x4c>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	3301      	adds	r3, #1
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <TIM1_UP_IRQHandler+0x4c>)
 8002438:	701a      	strb	r2, [r3, #0]
	if(ServoCountValue > ServoCompareValue)
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <TIM1_UP_IRQHandler+0x4c>)
 800243c:	781a      	ldrb	r2, [r3, #0]
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <TIM1_UP_IRQHandler+0x50>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	429a      	cmp	r2, r3
 8002444:	d904      	bls.n	8002450 <TIM1_UP_IRQHandler+0x2c>
	{
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8002446:	490c      	ldr	r1, [pc, #48]	; (8002478 <TIM1_UP_IRQHandler+0x54>)
 8002448:	480c      	ldr	r0, [pc, #48]	; (800247c <TIM1_UP_IRQHandler+0x58>)
 800244a:	f7ff ffab 	bl	80023a4 <LL_GPIO_ResetOutputPin>
 800244e:	e003      	b.n	8002458 <TIM1_UP_IRQHandler+0x34>
	} else
	{
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8002450:	4909      	ldr	r1, [pc, #36]	; (8002478 <TIM1_UP_IRQHandler+0x54>)
 8002452:	480a      	ldr	r0, [pc, #40]	; (800247c <TIM1_UP_IRQHandler+0x58>)
 8002454:	f7ff ff97 	bl	8002386 <LL_GPIO_SetOutputPin>
	};
	if(ServoCountValue >= ServoReloadValue) ServoCountValue = 0;
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <TIM1_UP_IRQHandler+0x4c>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2bc7      	cmp	r3, #199	; 0xc7
 800245e:	d902      	bls.n	8002466 <TIM1_UP_IRQHandler+0x42>
 8002460:	4b03      	ldr	r3, [pc, #12]	; (8002470 <TIM1_UP_IRQHandler+0x4c>)
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM1_UP_IRQn 0 */
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	40012c00 	.word	0x40012c00
 8002470:	20000084 	.word	0x20000084
 8002474:	20000085 	.word	0x20000085
 8002478:	04080008 	.word	0x04080008
 800247c:	40010800 	.word	0x40010800

08002480 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM2);
 8002484:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002488:	f7ff ff70 	bl	800236c <LL_TIM_ClearFlag_UPDATE>

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}

08002490 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <TIM3_IRQHandler+0x10>)
 8002496:	f7ff ff69 	bl	800236c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40000400 	.word	0x40000400

080024a4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */


  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM4);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <TIM4_IRQHandler+0x10>)
 80024aa:	f7ff ff5f 	bl	800236c <LL_TIM_ClearFlag_UPDATE>


  /* USER CODE END TIM4_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40000800 	.word	0x40000800

080024b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_12) != RESET)
 80024c8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80024cc:	f7ff ff2a 	bl	8002324 <LL_EXTI_IsActiveFlag_0_31>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_12);
 80024d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80024da:	f7ff ff39 	bl	8002350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_12 */

    /* USER CODE END LL_EXTI_LINE_12 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 80024de:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024e2:	f7ff ff1f 	bl	8002324 <LL_EXTI_IsActiveFlag_0_31>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <EXTI15_10_IRQHandler+0x30>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 80024ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024f0:	f7ff ff2e 	bl	8002350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */

    /* USER CODE END LL_EXTI_LINE_13 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80024f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024f8:	f7ff ff14 	bl	8002324 <LL_EXTI_IsActiveFlag_0_31>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <EXTI15_10_IRQHandler+0x46>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8002502:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002506:	f7ff ff23 	bl	8002350 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <SetServoCompare>:

/* USER CODE BEGIN 1 */
void SetServoCompare(float ServoNewVal)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	ServoCompareValue = ServoNewVal;
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7fe f875 	bl	8000608 <__aeabi_f2uiz>
 800251e:	4603      	mov	r3, r0
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4b03      	ldr	r3, [pc, #12]	; (8002530 <SetServoCompare+0x20>)
 8002524:	701a      	strb	r2, [r3, #0]
}
 8002526:	bf00      	nop
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000085 	.word	0x20000085

08002534 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	e00a      	b.n	800255c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002546:	f3af 8000 	nop.w
 800254a:	4601      	mov	r1, r0
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	60ba      	str	r2, [r7, #8]
 8002552:	b2ca      	uxtb	r2, r1
 8002554:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	3301      	adds	r3, #1
 800255a:	617b      	str	r3, [r7, #20]
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	429a      	cmp	r2, r3
 8002562:	dbf0      	blt.n	8002546 <_read+0x12>
	}

return len;
 8002564:	687b      	ldr	r3, [r7, #4]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b086      	sub	sp, #24
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	e009      	b.n	8002594 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	1c5a      	adds	r2, r3, #1
 8002584:	60ba      	str	r2, [r7, #8]
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff f8ff 	bl	800178c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	3301      	adds	r3, #1
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	429a      	cmp	r2, r3
 800259a:	dbf1      	blt.n	8002580 <_write+0x12>
	}
	return len;
 800259c:	687b      	ldr	r3, [r7, #4]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <_close>:

int _close(int file)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
	return -1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025cc:	605a      	str	r2, [r3, #4]
	return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80025da:	b480      	push	{r7}
 80025dc:	b085      	sub	sp, #20
 80025de:	af00      	add	r7, sp, #0
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
	return 0;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr
	...

080025f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025fc:	4a14      	ldr	r2, [pc, #80]	; (8002650 <_sbrk+0x5c>)
 80025fe:	4b15      	ldr	r3, [pc, #84]	; (8002654 <_sbrk+0x60>)
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <_sbrk+0x64>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d102      	bne.n	8002616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002610:	4b11      	ldr	r3, [pc, #68]	; (8002658 <_sbrk+0x64>)
 8002612:	4a12      	ldr	r2, [pc, #72]	; (800265c <_sbrk+0x68>)
 8002614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002616:	4b10      	ldr	r3, [pc, #64]	; (8002658 <_sbrk+0x64>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4413      	add	r3, r2
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	429a      	cmp	r2, r3
 8002622:	d207      	bcs.n	8002634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002624:	f001 f9ac 	bl	8003980 <__errno>
 8002628:	4602      	mov	r2, r0
 800262a:	230c      	movs	r3, #12
 800262c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800262e:	f04f 33ff 	mov.w	r3, #4294967295
 8002632:	e009      	b.n	8002648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <_sbrk+0x64>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <_sbrk+0x64>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	4a05      	ldr	r2, [pc, #20]	; (8002658 <_sbrk+0x64>)
 8002644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002646:	68fb      	ldr	r3, [r7, #12]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20005000 	.word	0x20005000
 8002654:	00000400 	.word	0x00000400
 8002658:	20000088 	.word	0x20000088
 800265c:	200000a8 	.word	0x200000a8

08002660 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <SystemInit+0x5c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a14      	ldr	r2, [pc, #80]	; (80026bc <SystemInit+0x5c>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <SystemInit+0x5c>)
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	4911      	ldr	r1, [pc, #68]	; (80026bc <SystemInit+0x5c>)
 8002676:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <SystemInit+0x60>)
 8002678:	4013      	ands	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800267c:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <SystemInit+0x5c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <SystemInit+0x5c>)
 8002682:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002686:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800268a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800268c:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <SystemInit+0x5c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a0a      	ldr	r2, [pc, #40]	; (80026bc <SystemInit+0x5c>)
 8002692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002696:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002698:	4b08      	ldr	r3, [pc, #32]	; (80026bc <SystemInit+0x5c>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	4a07      	ldr	r2, [pc, #28]	; (80026bc <SystemInit+0x5c>)
 800269e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80026a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80026a4:	4b05      	ldr	r3, [pc, #20]	; (80026bc <SystemInit+0x5c>)
 80026a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80026aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <SystemInit+0x64>)
 80026ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	40021000 	.word	0x40021000
 80026c0:	f8ff0000 	.word	0xf8ff0000
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80026c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80026ca:	e003      	b.n	80026d4 <LoopCopyDataInit>

080026cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80026ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80026d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80026d2:	3104      	adds	r1, #4

080026d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80026d4:	480a      	ldr	r0, [pc, #40]	; (8002700 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80026d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80026da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80026dc:	d3f6      	bcc.n	80026cc <CopyDataInit>
  ldr r2, =_sbss
 80026de:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80026e0:	e002      	b.n	80026e8 <LoopFillZerobss>

080026e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80026e4:	f842 3b04 	str.w	r3, [r2], #4

080026e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80026e8:	4b08      	ldr	r3, [pc, #32]	; (800270c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80026ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80026ec:	d3f9      	bcc.n	80026e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ee:	f7ff ffb7 	bl	8002660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f001 f94b 	bl	800398c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026f6:	f7ff f861 	bl	80017bc <main>
  bx lr
 80026fa:	4770      	bx	lr
  ldr r3, =_sidata
 80026fc:	080041f8 	.word	0x080041f8
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002704:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8002708:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 800270c:	200000a8 	.word	0x200000a8

08002710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002710:	e7fe      	b.n	8002710 <ADC1_2_IRQHandler>

08002712 <LL_ADC_REG_SetSequencerLength>:
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002720:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <LL_ADC_IsEnabled>:
{
 8002736:	b480      	push	{r7}
 8002738:	b083      	sub	sp, #12
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	bf0c      	ite	eq
 800274a:	2301      	moveq	r3, #1
 800274c:	2300      	movne	r3, #0
 800274e:	b2db      	uxtb	r3, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
	...

0800275c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002766:	2300      	movs	r3, #0
 8002768:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 800276a:	4813      	ldr	r0, [pc, #76]	; (80027b8 <LL_ADC_CommonInit+0x5c>)
 800276c:	f7ff ffe3 	bl	8002736 <LL_ADC_IsEnabled>
 8002770:	4604      	mov	r4, r0
 8002772:	4812      	ldr	r0, [pc, #72]	; (80027bc <LL_ADC_CommonInit+0x60>)
 8002774:	f7ff ffdf 	bl	8002736 <LL_ADC_IsEnabled>
 8002778:	4603      	mov	r3, r0
 800277a:	4323      	orrs	r3, r4
 800277c:	2b00      	cmp	r3, #0
 800277e:	d114      	bne.n	80027aa <LL_ADC_CommonInit+0x4e>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <LL_ADC_CommonInit+0x40>
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	e008      	b.n	80027ae <LL_ADC_CommonInit+0x52>
                 ADC_CommonInitStruct->Multimode
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	e001      	b.n	80027ae <LL_ADC_CommonInit+0x52>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd90      	pop	{r4, r7, pc}
 80027b8:	40012400 	.word	0x40012400
 80027bc:	40012800 	.word	0x40012800

080027c0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80027ca:	2300      	movs	r3, #0
 80027cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff ffb1 	bl	8002736 <LL_ADC_IsEnabled>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d112      	bne.n	8002800 <LL_ADC_Init+0x40>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	609a      	str	r2, [r3, #8]
 80027fe:	e001      	b.n	8002804 <LL_ADC_Init+0x44>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002804:	7bfb      	ldrb	r3, [r7, #15]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002818:	2300      	movs	r3, #0
 800281a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff8a 	bl	8002736 <LL_ADC_IsEnabled>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d131      	bne.n	800288c <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00c      	beq.n	800284a <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	6859      	ldr	r1, [r3, #4]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	430b      	orrs	r3, r1
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	e008      	b.n	800285c <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002864:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	6811      	ldr	r1, [r2, #0]
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	68d2      	ldr	r2, [r2, #12]
 8002870:	4311      	orrs	r1, r2
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	6912      	ldr	r2, [r2, #16]
 8002876:	430a      	orrs	r2, r1
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	4619      	mov	r1, r3
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f7ff ff44 	bl	8002712 <LL_ADC_REG_SetSequencerLength>
 800288a:	e001      	b.n	8002890 <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002890:	7bfb      	ldrb	r3, [r7, #15]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
	...

0800289c <LL_EXTI_EnableIT_0_31>:
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <LL_EXTI_EnableIT_0_31+0x20>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4904      	ldr	r1, [pc, #16]	; (80028bc <LL_EXTI_EnableIT_0_31+0x20>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40010400 	.word	0x40010400

080028c0 <LL_EXTI_DisableIT_0_31>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <LL_EXTI_DisableIT_0_31+0x20>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	4903      	ldr	r1, [pc, #12]	; (80028e0 <LL_EXTI_DisableIT_0_31+0x20>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	600b      	str	r3, [r1, #0]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr
 80028e0:	40010400 	.word	0x40010400

080028e4 <LL_EXTI_EnableEvent_0_31>:
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80028ec:	4b05      	ldr	r3, [pc, #20]	; (8002904 <LL_EXTI_EnableEvent_0_31+0x20>)
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	4904      	ldr	r1, [pc, #16]	; (8002904 <LL_EXTI_EnableEvent_0_31+0x20>)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40010400 	.word	0x40010400

08002908 <LL_EXTI_DisableEvent_0_31>:
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002910:	4b05      	ldr	r3, [pc, #20]	; (8002928 <LL_EXTI_DisableEvent_0_31+0x20>)
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	43db      	mvns	r3, r3
 8002918:	4903      	ldr	r1, [pc, #12]	; (8002928 <LL_EXTI_DisableEvent_0_31+0x20>)
 800291a:	4013      	ands	r3, r2
 800291c:	604b      	str	r3, [r1, #4]
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	40010400 	.word	0x40010400

0800292c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002934:	4b05      	ldr	r3, [pc, #20]	; (800294c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	4904      	ldr	r1, [pc, #16]	; (800294c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4313      	orrs	r3, r2
 800293e:	608b      	str	r3, [r1, #8]
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40010400 	.word	0x40010400

08002950 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002958:	4b05      	ldr	r3, [pc, #20]	; (8002970 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	43db      	mvns	r3, r3
 8002960:	4903      	ldr	r1, [pc, #12]	; (8002970 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8002962:	4013      	ands	r3, r2
 8002964:	608b      	str	r3, [r1, #8]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	40010400 	.word	0x40010400

08002974 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	4904      	ldr	r1, [pc, #16]	; (8002994 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4313      	orrs	r3, r2
 8002986:	60cb      	str	r3, [r1, #12]
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40010400 	.word	0x40010400

08002998 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	4903      	ldr	r1, [pc, #12]	; (80029b8 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80029aa:	4013      	ands	r3, r2
 80029ac:	60cb      	str	r3, [r1, #12]
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr
 80029b8:	40010400 	.word	0x40010400

080029bc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80029c4:	2300      	movs	r3, #0
 80029c6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	791b      	ldrb	r3, [r3, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d060      	beq.n	8002a92 <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d067      	beq.n	8002aa8 <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	795b      	ldrb	r3, [r3, #5]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d00e      	beq.n	80029fe <LL_EXTI_Init+0x42>
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d017      	beq.n	8002a14 <LL_EXTI_Init+0x58>
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d120      	bne.n	8002a2a <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff ff8b 	bl	8002908 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff ff50 	bl	800289c <LL_EXTI_EnableIT_0_31>
          break;
 80029fc:	e018      	b.n	8002a30 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff5c 	bl	80028c0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff69 	bl	80028e4 <LL_EXTI_EnableEvent_0_31>
          break;
 8002a12:	e00d      	b.n	8002a30 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff3f 	bl	800289c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff ff5e 	bl	80028e4 <LL_EXTI_EnableEvent_0_31>
          break;
 8002a28:	e002      	b.n	8002a30 <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	73fb      	strb	r3, [r7, #15]
          break;
 8002a2e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	799b      	ldrb	r3, [r3, #6]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d037      	beq.n	8002aa8 <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	799b      	ldrb	r3, [r3, #6]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d00e      	beq.n	8002a5e <LL_EXTI_Init+0xa2>
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d017      	beq.n	8002a74 <LL_EXTI_Init+0xb8>
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d120      	bne.n	8002a8a <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ffa3 	bl	8002998 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff68 	bl	800292c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002a5c:	e025      	b.n	8002aaa <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff ff74 	bl	8002950 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff81 	bl	8002974 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002a72:	e01a      	b.n	8002aaa <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff ff57 	bl	800292c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff ff76 	bl	8002974 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002a88:	e00f      	b.n	8002aaa <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
            break;
 8002a8e:	bf00      	nop
 8002a90:	e00b      	b.n	8002aaa <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff ff12 	bl	80028c0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff ff31 	bl	8002908 <LL_EXTI_DisableEvent_0_31>
 8002aa6:	e000      	b.n	8002aaa <LL_EXTI_Init+0xee>
      }
 8002aa8:	bf00      	nop
  }
  return status;
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <LL_GPIO_SetPinMode>:
{
 8002ab4:	b490      	push	{r4, r7}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	0e1b      	lsrs	r3, r3, #24
 8002ac8:	4413      	add	r3, r2
 8002aca:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002acc:	6822      	ldr	r2, [r4, #0]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	613b      	str	r3, [r7, #16]
  return result;
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	210f      	movs	r1, #15
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43db      	mvns	r3, r3
 8002aec:	401a      	ands	r2, r3
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	61bb      	str	r3, [r7, #24]
  return result;
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	6023      	str	r3, [r4, #0]
}
 8002b0e:	bf00      	nop
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc90      	pop	{r4, r7}
 8002b16:	4770      	bx	lr

08002b18 <LL_GPIO_SetPinSpeed>:
{
 8002b18:	b490      	push	{r4, r7}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	461a      	mov	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	0e1b      	lsrs	r3, r3, #24
 8002b2c:	4413      	add	r3, r2
 8002b2e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8002b30:	6822      	ldr	r2, [r4, #0]
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	fa93 f3a3 	rbit	r3, r3
 8002b3c:	613b      	str	r3, [r7, #16]
  return result;
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	fab3 f383 	clz	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	2103      	movs	r1, #3
 8002b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	401a      	ands	r2, r3
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	fa93 f3a3 	rbit	r3, r3
 8002b5c:	61bb      	str	r3, [r7, #24]
  return result;
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	fab3 f383 	clz	r3, r3
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	6023      	str	r3, [r4, #0]
}
 8002b72:	bf00      	nop
 8002b74:	3720      	adds	r7, #32
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc90      	pop	{r4, r7}
 8002b7a:	4770      	bx	lr

08002b7c <LL_GPIO_SetPinOutputType>:
{
 8002b7c:	b490      	push	{r4, r7}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	0e1b      	lsrs	r3, r3, #24
 8002b90:	4413      	add	r3, r2
 8002b92:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8002b94:	6822      	ldr	r2, [r4, #0]
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	fa93 f3a3 	rbit	r3, r3
 8002ba0:	613b      	str	r3, [r7, #16]
  return result;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	fab3 f383 	clz	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	2104      	movs	r1, #4
 8002bae:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	401a      	ands	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	fa93 f3a3 	rbit	r3, r3
 8002bc0:	61bb      	str	r3, [r7, #24]
  return result;
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	fab3 f383 	clz	r3, r3
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	6023      	str	r3, [r4, #0]
}
 8002bd6:	bf00      	nop
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc90      	pop	{r4, r7}
 8002bde:	4770      	bx	lr

08002be0 <LL_GPIO_SetPinPull>:
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	0a1b      	lsrs	r3, r3, #8
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	0a1b      	lsrs	r3, r3, #8
 8002bfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fa93 f3a3 	rbit	r3, r3
 8002c04:	613b      	str	r3, [r7, #16]
  return result;
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	fab3 f383 	clz	r3, r3
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	4619      	mov	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	408b      	lsls	r3, r1
 8002c14:	431a      	orrs	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	60da      	str	r2, [r3, #12]
}
 8002c1a:	bf00      	nop
 8002c1c:	371c      	adds	r7, #28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	021b      	lsls	r3, r3, #8
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	617b      	str	r3, [r7, #20]
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	fa93 f3a3 	rbit	r3, r3
 8002c42:	60fb      	str	r3, [r7, #12]
  return result;
 8002c44:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8002c46:	fab3 f383 	clz	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8002c4e:	e040      	b.n	8002cd2 <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8002c50:	2201      	movs	r2, #1
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	409a      	lsls	r2, r3
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d036      	beq.n	8002ccc <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	2b07      	cmp	r3, #7
 8002c62:	d806      	bhi.n	8002c72 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8002c64:	f240 1201 	movw	r2, #257	; 0x101
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	61bb      	str	r3, [r7, #24]
 8002c70:	e008      	b.n	8002c84 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	3b08      	subs	r3, #8
 8002c76:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c82:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	69b9      	ldr	r1, [r7, #24]
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7ff ff11 	bl	8002ab4 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	461a      	mov	r2, r3
 8002c98:	69b9      	ldr	r1, [r7, #24]
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7ff ffa0 	bl	8002be0 <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d003      	beq.n	8002cb0 <LL_GPIO_Init+0x8c>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b09      	cmp	r3, #9
 8002cae:	d10d      	bne.n	8002ccc <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	69b9      	ldr	r1, [r7, #24]
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ff2d 	bl	8002b18 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	69b9      	ldr	r1, [r7, #24]
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff ff58 	bl	8002b7c <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1b8      	bne.n	8002c50 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3720      	adds	r7, #32
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <LL_I2C_Enable>:
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f043 0201 	orr.w	r2, r3, #1
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	601a      	str	r2, [r3, #0]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr

08002d06 <LL_I2C_Disable>:
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f023 0201 	bic.w	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	601a      	str	r2, [r3, #0]
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr

08002d24 <LL_I2C_SetOwnAddress1>:
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d38:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	431a      	orrs	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	609a      	str	r2, [r3, #8]
}
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
	...

08002d54 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8002d54:	b490      	push	{r4, r7}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  register uint32_t freqrange = 0x0U;
 8002d62:	2400      	movs	r4, #0
  register uint32_t clockconfig = 0x0U;
 8002d64:	2400      	movs	r4, #0

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	4a3f      	ldr	r2, [pc, #252]	; (8002e68 <LL_I2C_ConfigSpeed+0x114>)
 8002d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6e:	0c9c      	lsrs	r4, r3, #18

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d78:	ea44 0203 	orr.w	r2, r4, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4938      	ldr	r1, [pc, #224]	; (8002e6c <LL_I2C_ConfigSpeed+0x118>)
 8002d8c:	428b      	cmp	r3, r1
 8002d8e:	d801      	bhi.n	8002d94 <LL_I2C_ConfigSpeed+0x40>
 8002d90:	1c63      	adds	r3, r4, #1
 8002d92:	e008      	b.n	8002da6 <LL_I2C_ConfigSpeed+0x52>
 8002d94:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002d98:	fb03 f304 	mul.w	r3, r3, r4
 8002d9c:	4934      	ldr	r1, [pc, #208]	; (8002e70 <LL_I2C_ConfigSpeed+0x11c>)
 8002d9e:	fba1 1303 	umull	r1, r3, r1, r3
 8002da2:	099b      	lsrs	r3, r3, #6
 8002da4:	3301      	adds	r3, #1
 8002da6:	431a      	orrs	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a2f      	ldr	r2, [pc, #188]	; (8002e6c <LL_I2C_ConfigSpeed+0x118>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d939      	bls.n	8002e28 <LL_I2C_ConfigSpeed+0xd4>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d117      	bne.n	8002dea <LL_I2C_ConfigSpeed+0x96>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d009      	beq.n	8002de4 <LL_I2C_ConfigSpeed+0x90>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002dde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002de2:	e01d      	b.n	8002e20 <LL_I2C_ConfigSpeed+0xcc>
 8002de4:	f248 0301 	movw	r3, #32769	; 0x8001
 8002de8:	e01a      	b.n	8002e20 <LL_I2C_ConfigSpeed+0xcc>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	009a      	lsls	r2, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00b      	beq.n	8002e1c <LL_I2C_ConfigSpeed+0xc8>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	009a      	lsls	r2, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e1a:	e001      	b.n	8002e20 <LL_I2C_ConfigSpeed+0xcc>
 8002e1c:	f248 0301 	movw	r3, #32769	; 0x8001
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	ea43 0402 	orr.w	r4, r3, r2
 8002e26:	e010      	b.n	8002e4a <LL_I2C_ConfigSpeed+0xf6>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d905      	bls.n	8002e46 <LL_I2C_ConfigSpeed+0xf2>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e44:	e000      	b.n	8002e48 <LL_I2C_ConfigSpeed+0xf4>
 8002e46:	2304      	movs	r3, #4
 8002e48:	461c      	mov	r4, r3
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8002e52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e56:	ea44 0203 	orr.w	r2, r4, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	61da      	str	r2, [r3, #28]
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc90      	pop	{r4, r7}
 8002e66:	4770      	bx	lr
 8002e68:	431bde83 	.word	0x431bde83
 8002e6c:	000186a0 	.word	0x000186a0
 8002e70:	10624dd3 	.word	0x10624dd3

08002e74 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f023 021a 	bic.w	r2, r3, #26
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	601a      	str	r2, [r3, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr

08002e98 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	601a      	str	r2, [r3, #0]
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff ff1d 	bl	8002d06 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002ecc:	f107 0308 	add.w	r3, r7, #8
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 f87b 	bl	8002fcc <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8002ed6:	6939      	ldr	r1, [r7, #16]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7ff ff37 	bl	8002d54 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	68d9      	ldr	r1, [r3, #12]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff ff17 	bl	8002d24 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4619      	mov	r1, r3
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff ffb9 	bl	8002e74 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff fef0 	bl	8002ce8 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ffc2 	bl	8002e98 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
	...

08002f20 <LL_RCC_GetSysClkSource>:
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002f24:	4b03      	ldr	r3, [pc, #12]	; (8002f34 <LL_RCC_GetSysClkSource+0x14>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 030c 	and.w	r3, r3, #12
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	40021000 	.word	0x40021000

08002f38 <LL_RCC_GetAHBPrescaler>:
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <LL_RCC_GetAHBPrescaler+0x14>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	40021000 	.word	0x40021000

08002f50 <LL_RCC_GetAPB1Prescaler>:
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002f54:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40021000 	.word	0x40021000

08002f68 <LL_RCC_GetAPB2Prescaler>:
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <LL_RCC_GetAPB2Prescaler+0x14>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	40021000 	.word	0x40021000

08002f80 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002f84:	4b03      	ldr	r3, [pc, #12]	; (8002f94 <LL_RCC_PLL_GetMainSource+0x14>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr
 8002f94:	40021000 	.word	0x40021000

08002f98 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8002f9c:	4b03      	ldr	r3, [pc, #12]	; (8002fac <LL_RCC_PLL_GetMultiplicator+0x14>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr
 8002fac:	40021000 	.word	0x40021000

08002fb0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8002fb4:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <LL_RCC_PLL_GetPrediv+0x18>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	0c5b      	lsrs	r3, r3, #17
 8002fba:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40021000 	.word	0x40021000

08002fcc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002fd4:	f000 f820 	bl	8003018 <RCC_GetSystemClockFreq>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 f83a 	bl	800305c <RCC_GetHCLKClockFreq>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 f848 	bl	8003088 <RCC_GetPCLK1ClockFreq>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	4618      	mov	r0, r3
 8003004:	f000 f854 	bl	80030b0 <RCC_GetPCLK2ClockFreq>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	60da      	str	r2, [r3, #12]
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
	...

08003018 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800301e:	2300      	movs	r3, #0
 8003020:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003022:	f7ff ff7d 	bl	8002f20 <LL_RCC_GetSysClkSource>
 8003026:	4603      	mov	r3, r0
 8003028:	2b04      	cmp	r3, #4
 800302a:	d006      	beq.n	800303a <RCC_GetSystemClockFreq+0x22>
 800302c:	2b08      	cmp	r3, #8
 800302e:	d007      	beq.n	8003040 <RCC_GetSystemClockFreq+0x28>
 8003030:	2b00      	cmp	r3, #0
 8003032:	d109      	bne.n	8003048 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003034:	4b08      	ldr	r3, [pc, #32]	; (8003058 <RCC_GetSystemClockFreq+0x40>)
 8003036:	607b      	str	r3, [r7, #4]
      break;
 8003038:	e009      	b.n	800304e <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800303a:	4b07      	ldr	r3, [pc, #28]	; (8003058 <RCC_GetSystemClockFreq+0x40>)
 800303c:	607b      	str	r3, [r7, #4]
      break;
 800303e:	e006      	b.n	800304e <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003040:	f000 f84a 	bl	80030d8 <RCC_PLL_GetFreqDomain_SYS>
 8003044:	6078      	str	r0, [r7, #4]
      break;
 8003046:	e002      	b.n	800304e <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8003048:	4b03      	ldr	r3, [pc, #12]	; (8003058 <RCC_GetSystemClockFreq+0x40>)
 800304a:	607b      	str	r3, [r7, #4]
      break;
 800304c:	bf00      	nop
  }

  return frequency;
 800304e:	687b      	ldr	r3, [r7, #4]
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	007a1200 	.word	0x007a1200

0800305c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003064:	f7ff ff68 	bl	8002f38 <LL_RCC_GetAHBPrescaler>
 8003068:	4603      	mov	r3, r0
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	4a04      	ldr	r2, [pc, #16]	; (8003084 <RCC_GetHCLKClockFreq+0x28>)
 8003072:	5cd3      	ldrb	r3, [r2, r3]
 8003074:	461a      	mov	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	40d3      	lsrs	r3, r2
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	08004174 	.word	0x08004174

08003088 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003090:	f7ff ff5e 	bl	8002f50 <LL_RCC_GetAPB1Prescaler>
 8003094:	4603      	mov	r3, r0
 8003096:	0a1b      	lsrs	r3, r3, #8
 8003098:	4a04      	ldr	r2, [pc, #16]	; (80030ac <RCC_GetPCLK1ClockFreq+0x24>)
 800309a:	5cd3      	ldrb	r3, [r2, r3]
 800309c:	461a      	mov	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	40d3      	lsrs	r3, r2
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	08004184 	.word	0x08004184

080030b0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80030b8:	f7ff ff56 	bl	8002f68 <LL_RCC_GetAPB2Prescaler>
 80030bc:	4603      	mov	r3, r0
 80030be:	0adb      	lsrs	r3, r3, #11
 80030c0:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <RCC_GetPCLK2ClockFreq+0x24>)
 80030c2:	5cd3      	ldrb	r3, [r2, r3]
 80030c4:	461a      	mov	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	40d3      	lsrs	r3, r2
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	08004184 	.word	0x08004184

080030d8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	607b      	str	r3, [r7, #4]
 80030e2:	2300      	movs	r3, #0
 80030e4:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80030e6:	f7ff ff4b 	bl	8002f80 <LL_RCC_PLL_GetMainSource>
 80030ea:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <RCC_PLL_GetFreqDomain_SYS+0x22>
 80030f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f6:	d003      	beq.n	8003100 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80030f8:	e00b      	b.n	8003112 <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80030fa:	4b0d      	ldr	r3, [pc, #52]	; (8003130 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80030fc:	607b      	str	r3, [r7, #4]
      break;
 80030fe:	e00b      	b.n	8003118 <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8003100:	f7ff ff56 	bl	8002fb0 <LL_RCC_PLL_GetPrediv>
 8003104:	4603      	mov	r3, r0
 8003106:	3301      	adds	r3, #1
 8003108:	4a0a      	ldr	r2, [pc, #40]	; (8003134 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800310a:	fbb2 f3f3 	udiv	r3, r2, r3
 800310e:	607b      	str	r3, [r7, #4]
      break;
 8003110:	e002      	b.n	8003118 <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8003114:	607b      	str	r3, [r7, #4]
      break;
 8003116:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8003118:	f7ff ff3e 	bl	8002f98 <LL_RCC_PLL_GetMultiplicator>
 800311c:	4603      	mov	r3, r0
 800311e:	0c9b      	lsrs	r3, r3, #18
 8003120:	3302      	adds	r3, #2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	fb02 f303 	mul.w	r3, r2, r3
}
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	003d0900 	.word	0x003d0900
 8003134:	007a1200 	.word	0x007a1200

08003138 <LL_TIM_SetPrescaler>:
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr

08003152 <LL_TIM_SetAutoReload>:
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr

0800316c <LL_TIM_SetRepetitionCounter>:
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr

08003186 <LL_TIM_OC_SetCompareCH1>:
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
 800318e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr

080031a0 <LL_TIM_OC_SetCompareCH2>:
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	683a      	ldr	r2, [r7, #0]
 80031ae:	639a      	str	r2, [r3, #56]	; 0x38
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr

080031ba <LL_TIM_OC_SetCompareCH3>:
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
 80031c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bc80      	pop	{r7}
 80031d2:	4770      	bx	lr

080031d4 <LL_TIM_OC_SetCompareCH4>:
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr

080031ee <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	f043 0201 	orr.w	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	615a      	str	r2, [r3, #20]
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a27      	ldr	r2, [pc, #156]	; (80032bc <LL_TIM_Init+0xb0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00b      	beq.n	800323c <LL_TIM_Init+0x30>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800322a:	d007      	beq.n	800323c <LL_TIM_Init+0x30>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a24      	ldr	r2, [pc, #144]	; (80032c0 <LL_TIM_Init+0xb4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <LL_TIM_Init+0x30>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a23      	ldr	r2, [pc, #140]	; (80032c4 <LL_TIM_Init+0xb8>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d106      	bne.n	800324a <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1b      	ldr	r2, [pc, #108]	; (80032bc <LL_TIM_Init+0xb0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d00b      	beq.n	800326a <LL_TIM_Init+0x5e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003258:	d007      	beq.n	800326a <LL_TIM_Init+0x5e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a18      	ldr	r2, [pc, #96]	; (80032c0 <LL_TIM_Init+0xb4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d003      	beq.n	800326a <LL_TIM_Init+0x5e>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a17      	ldr	r2, [pc, #92]	; (80032c4 <LL_TIM_Init+0xb8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d106      	bne.n	8003278 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff64 	bl	8003152 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	4619      	mov	r1, r3
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7ff ff51 	bl	8003138 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a08      	ldr	r2, [pc, #32]	; (80032bc <LL_TIM_Init+0xb0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d105      	bne.n	80032aa <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	7c1b      	ldrb	r3, [r3, #16]
 80032a2:	4619      	mov	r1, r3
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff ff61 	bl	800316c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff ff9f 	bl	80031ee <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40012c00 	.word	0x40012c00
 80032c0:	40000400 	.word	0x40000400
 80032c4:	40000800 	.word	0x40000800

080032c8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b10      	cmp	r3, #16
 80032dc:	d012      	beq.n	8003304 <LL_TIM_OC_Init+0x3c>
 80032de:	2b10      	cmp	r3, #16
 80032e0:	d802      	bhi.n	80032e8 <LL_TIM_OC_Init+0x20>
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d007      	beq.n	80032f6 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80032e6:	e022      	b.n	800332e <LL_TIM_OC_Init+0x66>
  switch (Channel)
 80032e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ec:	d011      	beq.n	8003312 <LL_TIM_OC_Init+0x4a>
 80032ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032f2:	d015      	beq.n	8003320 <LL_TIM_OC_Init+0x58>
      break;
 80032f4:	e01b      	b.n	800332e <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f865 	bl	80033c8 <OC1Config>
 80032fe:	4603      	mov	r3, r0
 8003300:	75fb      	strb	r3, [r7, #23]
      break;
 8003302:	e014      	b.n	800332e <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f8c4 	bl	8003494 <OC2Config>
 800330c:	4603      	mov	r3, r0
 800330e:	75fb      	strb	r3, [r7, #23]
      break;
 8003310:	e00d      	b.n	800332e <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 f927 	bl	8003568 <OC3Config>
 800331a:	4603      	mov	r3, r0
 800331c:	75fb      	strb	r3, [r7, #23]
      break;
 800331e:	e006      	b.n	800332e <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 f98a 	bl	800363c <OC4Config>
 8003328:	4603      	mov	r3, r0
 800332a:	75fb      	strb	r3, [r7, #23]
      break;
 800332c:	bf00      	nop
  }

  return result;
 800332e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	7b12      	ldrb	r2, [r2, #12]
 8003350:	4313      	orrs	r3, r2
 8003352:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	4313      	orrs	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4313      	orrs	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	89d2      	ldrh	r2, [r2, #14]
 8003388:	4313      	orrs	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr

080033c8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	f023 0201 	bic.w	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f023 0303 	bic.w	r3, r3, #3
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 0202 	bic.w	r2, r3, #2
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f023 0201 	bic.w	r2, r3, #1
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4313      	orrs	r3, r2
 8003420:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a1a      	ldr	r2, [pc, #104]	; (8003490 <OC1Config+0xc8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d11e      	bne.n	8003468 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f023 0208 	bic.w	r2, r3, #8
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4313      	orrs	r3, r2
 8003438:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f023 0204 	bic.w	r2, r3, #4
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4313      	orrs	r3, r2
 8003448:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	4313      	orrs	r3, r2
 8003456:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4619      	mov	r1, r3
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff fe83 	bl	8003186 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3718      	adds	r7, #24
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40012c00 	.word	0x40012c00

08003494 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	f023 0210 	bic.w	r2, r3, #16
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f023 0220 	bic.w	r2, r3, #32
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	4313      	orrs	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f023 0210 	bic.w	r2, r3, #16
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a1b      	ldr	r2, [pc, #108]	; (8003564 <OC2Config+0xd0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d11f      	bne.n	800353c <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	019b      	lsls	r3, r3, #6
 8003508:	4313      	orrs	r3, r2
 800350a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	019b      	lsls	r3, r3, #6
 8003518:	4313      	orrs	r3, r2
 800351a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	4619      	mov	r1, r3
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7ff fe26 	bl	80031a0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40012c00 	.word	0x40012c00

08003568 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f023 0303 	bic.w	r3, r3, #3
 8003596:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	021b      	lsls	r3, r3, #8
 80035b2:	4313      	orrs	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a1b      	ldr	r2, [pc, #108]	; (8003638 <OC3Config+0xd0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d11f      	bne.n	800360e <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	029b      	lsls	r3, r3, #10
 80035da:	4313      	orrs	r3, r2
 80035dc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	029b      	lsls	r3, r3, #10
 80035ea:	4313      	orrs	r3, r2
 80035ec:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	015b      	lsls	r3, r3, #5
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	4619      	mov	r1, r3
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff fdca 	bl	80031ba <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40012c00 	.word	0x40012c00

0800363c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800366a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	4313      	orrs	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	031b      	lsls	r3, r3, #12
 8003688:	4313      	orrs	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	031b      	lsls	r3, r3, #12
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a0f      	ldr	r2, [pc, #60]	; (80036dc <OC4Config+0xa0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d107      	bne.n	80036b4 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	019b      	lsls	r3, r3, #6
 80036b0:	4313      	orrs	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	4619      	mov	r1, r3
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f7ff fd84 	bl	80031d4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40012c00 	.word	0x40012c00

080036e0 <LL_USART_IsEnabled>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f4:	bf0c      	ite	eq
 80036f6:	2301      	moveq	r3, #1
 80036f8:	2300      	movne	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr

08003706 <LL_USART_SetStopBitsLength>:
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	611a      	str	r2, [r3, #16]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	bc80      	pop	{r7}
 8003728:	4770      	bx	lr

0800372a <LL_USART_SetHWFlowCtrl>:
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
 8003732:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	615a      	str	r2, [r3, #20]
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	bc80      	pop	{r7}
 800374c:	4770      	bx	lr
	...

08003750 <LL_USART_SetBaudRate>:
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	4613      	mov	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	009a      	lsls	r2, r3, #2
 8003766:	441a      	add	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003770:	4a25      	ldr	r2, [pc, #148]	; (8003808 <LL_USART_SetBaudRate+0xb8>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	b29b      	uxth	r3, r3
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	b299      	uxth	r1, r3
 800377e:	68ba      	ldr	r2, [r7, #8]
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	009a      	lsls	r2, r3, #2
 8003788:	441a      	add	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003792:	4b1d      	ldr	r3, [pc, #116]	; (8003808 <LL_USART_SetBaudRate+0xb8>)
 8003794:	fba3 0302 	umull	r0, r3, r3, r2
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	2064      	movs	r0, #100	; 0x64
 800379c:	fb00 f303 	mul.w	r3, r0, r3
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	3332      	adds	r3, #50	; 0x32
 80037a6:	4a18      	ldr	r2, [pc, #96]	; (8003808 <LL_USART_SetBaudRate+0xb8>)
 80037a8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ac:	095b      	lsrs	r3, r3, #5
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	440b      	add	r3, r1
 80037b8:	b299      	uxth	r1, r3
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	009a      	lsls	r2, r3, #2
 80037c4:	441a      	add	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ce:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <LL_USART_SetBaudRate+0xb8>)
 80037d0:	fba3 0302 	umull	r0, r3, r3, r2
 80037d4:	095b      	lsrs	r3, r3, #5
 80037d6:	2064      	movs	r0, #100	; 0x64
 80037d8:	fb00 f303 	mul.w	r3, r0, r3
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	3332      	adds	r3, #50	; 0x32
 80037e2:	4a09      	ldr	r2, [pc, #36]	; (8003808 <LL_USART_SetBaudRate+0xb8>)
 80037e4:	fba2 2303 	umull	r2, r3, r2, r3
 80037e8:	095b      	lsrs	r3, r3, #5
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	f003 030f 	and.w	r3, r3, #15
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	440b      	add	r3, r1
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	461a      	mov	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	609a      	str	r2, [r3, #8]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	51eb851f 	.word	0x51eb851f

0800380c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800381a:	2300      	movs	r3, #0
 800381c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ff5e 	bl	80036e0 <LL_USART_IsEnabled>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d145      	bne.n	80038b6 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003832:	f023 030c 	bic.w	r3, r3, #12
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	6851      	ldr	r1, [r2, #4]
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	68d2      	ldr	r2, [r2, #12]
 800383e:	4311      	orrs	r1, r2
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	6912      	ldr	r2, [r2, #16]
 8003844:	430a      	orrs	r2, r1
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	4619      	mov	r1, r3
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff ff57 	bl	8003706 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	4619      	mov	r1, r3
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ff63 	bl	800372a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003864:	f107 0308 	add.w	r3, r7, #8
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff fbaf 	bl	8002fcc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a13      	ldr	r2, [pc, #76]	; (80038c0 <LL_USART_Init+0xb4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d102      	bne.n	800387c <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	61bb      	str	r3, [r7, #24]
 800387a:	e00c      	b.n	8003896 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a11      	ldr	r2, [pc, #68]	; (80038c4 <LL_USART_Init+0xb8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d102      	bne.n	800388a <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	61bb      	str	r3, [r7, #24]
 8003888:	e005      	b.n	8003896 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a0e      	ldr	r2, [pc, #56]	; (80038c8 <LL_USART_Init+0xbc>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d101      	bne.n	8003896 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00c      	beq.n	80038b6 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d008      	beq.n	80038b6 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80038a4:	2300      	movs	r3, #0
 80038a6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	461a      	mov	r2, r3
 80038ae:	69b9      	ldr	r1, [r7, #24]
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f7ff ff4d 	bl	8003750 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80038b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3720      	adds	r7, #32
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40013800 	.word	0x40013800
 80038c4:	40004400 	.word	0x40004400
 80038c8:	40004800 	.word	0x40004800

080038cc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	fbb2 f3f3 	udiv	r3, r2, r3
 80038de:	4a07      	ldr	r2, [pc, #28]	; (80038fc <LL_InitTick+0x30>)
 80038e0:	3b01      	subs	r3, #1
 80038e2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <LL_InitTick+0x30>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ea:	4b04      	ldr	r3, [pc, #16]	; (80038fc <LL_InitTick+0x30>)
 80038ec:	2205      	movs	r2, #5
 80038ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bc80      	pop	{r7}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e010 	.word	0xe000e010

08003900 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003908:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff ffdd 	bl	80038cc <LL_InitTick>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003924:	4b0e      	ldr	r3, [pc, #56]	; (8003960 <LL_mDelay+0x44>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800392a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003932:	d00c      	beq.n	800394e <LL_mDelay+0x32>
  {
    Delay++;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3301      	adds	r3, #1
 8003938:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800393a:	e008      	b.n	800394e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800393c:	4b08      	ldr	r3, [pc, #32]	; (8003960 <LL_mDelay+0x44>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <LL_mDelay+0x32>
    {
      Delay--;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3b01      	subs	r3, #1
 800394c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f3      	bne.n	800393c <LL_mDelay+0x20>
    }
  }
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000e010 	.word	0xe000e010

08003964 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800396c:	4a03      	ldr	r2, [pc, #12]	; (800397c <LL_SetSystemCoreClock+0x18>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6013      	str	r3, [r2, #0]
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	20000000 	.word	0x20000000

08003980 <__errno>:
 8003980:	4b01      	ldr	r3, [pc, #4]	; (8003988 <__errno+0x8>)
 8003982:	6818      	ldr	r0, [r3, #0]
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	20000004 	.word	0x20000004

0800398c <__libc_init_array>:
 800398c:	b570      	push	{r4, r5, r6, lr}
 800398e:	2500      	movs	r5, #0
 8003990:	4e0c      	ldr	r6, [pc, #48]	; (80039c4 <__libc_init_array+0x38>)
 8003992:	4c0d      	ldr	r4, [pc, #52]	; (80039c8 <__libc_init_array+0x3c>)
 8003994:	1ba4      	subs	r4, r4, r6
 8003996:	10a4      	asrs	r4, r4, #2
 8003998:	42a5      	cmp	r5, r4
 800399a:	d109      	bne.n	80039b0 <__libc_init_array+0x24>
 800399c:	f000 fbca 	bl	8004134 <_init>
 80039a0:	2500      	movs	r5, #0
 80039a2:	4e0a      	ldr	r6, [pc, #40]	; (80039cc <__libc_init_array+0x40>)
 80039a4:	4c0a      	ldr	r4, [pc, #40]	; (80039d0 <__libc_init_array+0x44>)
 80039a6:	1ba4      	subs	r4, r4, r6
 80039a8:	10a4      	asrs	r4, r4, #2
 80039aa:	42a5      	cmp	r5, r4
 80039ac:	d105      	bne.n	80039ba <__libc_init_array+0x2e>
 80039ae:	bd70      	pop	{r4, r5, r6, pc}
 80039b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039b4:	4798      	blx	r3
 80039b6:	3501      	adds	r5, #1
 80039b8:	e7ee      	b.n	8003998 <__libc_init_array+0xc>
 80039ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039be:	4798      	blx	r3
 80039c0:	3501      	adds	r5, #1
 80039c2:	e7f2      	b.n	80039aa <__libc_init_array+0x1e>
 80039c4:	080041f0 	.word	0x080041f0
 80039c8:	080041f0 	.word	0x080041f0
 80039cc:	080041f0 	.word	0x080041f0
 80039d0:	080041f4 	.word	0x080041f4

080039d4 <memset>:
 80039d4:	4603      	mov	r3, r0
 80039d6:	4402      	add	r2, r0
 80039d8:	4293      	cmp	r3, r2
 80039da:	d100      	bne.n	80039de <memset+0xa>
 80039dc:	4770      	bx	lr
 80039de:	f803 1b01 	strb.w	r1, [r3], #1
 80039e2:	e7f9      	b.n	80039d8 <memset+0x4>

080039e4 <setvbuf>:
 80039e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80039e8:	461d      	mov	r5, r3
 80039ea:	4b51      	ldr	r3, [pc, #324]	; (8003b30 <setvbuf+0x14c>)
 80039ec:	4604      	mov	r4, r0
 80039ee:	681e      	ldr	r6, [r3, #0]
 80039f0:	460f      	mov	r7, r1
 80039f2:	4690      	mov	r8, r2
 80039f4:	b126      	cbz	r6, 8003a00 <setvbuf+0x1c>
 80039f6:	69b3      	ldr	r3, [r6, #24]
 80039f8:	b913      	cbnz	r3, 8003a00 <setvbuf+0x1c>
 80039fa:	4630      	mov	r0, r6
 80039fc:	f000 f990 	bl	8003d20 <__sinit>
 8003a00:	4b4c      	ldr	r3, [pc, #304]	; (8003b34 <setvbuf+0x150>)
 8003a02:	429c      	cmp	r4, r3
 8003a04:	d152      	bne.n	8003aac <setvbuf+0xc8>
 8003a06:	6874      	ldr	r4, [r6, #4]
 8003a08:	f1b8 0f02 	cmp.w	r8, #2
 8003a0c:	d006      	beq.n	8003a1c <setvbuf+0x38>
 8003a0e:	f1b8 0f01 	cmp.w	r8, #1
 8003a12:	f200 8089 	bhi.w	8003b28 <setvbuf+0x144>
 8003a16:	2d00      	cmp	r5, #0
 8003a18:	f2c0 8086 	blt.w	8003b28 <setvbuf+0x144>
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4630      	mov	r0, r6
 8003a20:	f000 f914 	bl	8003c4c <_fflush_r>
 8003a24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a26:	b141      	cbz	r1, 8003a3a <setvbuf+0x56>
 8003a28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a2c:	4299      	cmp	r1, r3
 8003a2e:	d002      	beq.n	8003a36 <setvbuf+0x52>
 8003a30:	4630      	mov	r0, r6
 8003a32:	f000 fa2b 	bl	8003e8c <_free_r>
 8003a36:	2300      	movs	r3, #0
 8003a38:	6363      	str	r3, [r4, #52]	; 0x34
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61a3      	str	r3, [r4, #24]
 8003a3e:	6063      	str	r3, [r4, #4]
 8003a40:	89a3      	ldrh	r3, [r4, #12]
 8003a42:	061b      	lsls	r3, r3, #24
 8003a44:	d503      	bpl.n	8003a4e <setvbuf+0x6a>
 8003a46:	6921      	ldr	r1, [r4, #16]
 8003a48:	4630      	mov	r0, r6
 8003a4a:	f000 fa1f 	bl	8003e8c <_free_r>
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	f1b8 0f02 	cmp.w	r8, #2
 8003a54:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003a58:	f023 0303 	bic.w	r3, r3, #3
 8003a5c:	81a3      	strh	r3, [r4, #12]
 8003a5e:	d05d      	beq.n	8003b1c <setvbuf+0x138>
 8003a60:	ab01      	add	r3, sp, #4
 8003a62:	466a      	mov	r2, sp
 8003a64:	4621      	mov	r1, r4
 8003a66:	4630      	mov	r0, r6
 8003a68:	f000 f9e4 	bl	8003e34 <__swhatbuf_r>
 8003a6c:	89a3      	ldrh	r3, [r4, #12]
 8003a6e:	4318      	orrs	r0, r3
 8003a70:	81a0      	strh	r0, [r4, #12]
 8003a72:	bb2d      	cbnz	r5, 8003ac0 <setvbuf+0xdc>
 8003a74:	9d00      	ldr	r5, [sp, #0]
 8003a76:	4628      	mov	r0, r5
 8003a78:	f000 fa00 	bl	8003e7c <malloc>
 8003a7c:	4607      	mov	r7, r0
 8003a7e:	2800      	cmp	r0, #0
 8003a80:	d14e      	bne.n	8003b20 <setvbuf+0x13c>
 8003a82:	f8dd 9000 	ldr.w	r9, [sp]
 8003a86:	45a9      	cmp	r9, r5
 8003a88:	d13c      	bne.n	8003b04 <setvbuf+0x120>
 8003a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a8e:	89a3      	ldrh	r3, [r4, #12]
 8003a90:	f043 0302 	orr.w	r3, r3, #2
 8003a94:	81a3      	strh	r3, [r4, #12]
 8003a96:	2300      	movs	r3, #0
 8003a98:	60a3      	str	r3, [r4, #8]
 8003a9a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	6123      	str	r3, [r4, #16]
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	6163      	str	r3, [r4, #20]
 8003aa6:	b003      	add	sp, #12
 8003aa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003aac:	4b22      	ldr	r3, [pc, #136]	; (8003b38 <setvbuf+0x154>)
 8003aae:	429c      	cmp	r4, r3
 8003ab0:	d101      	bne.n	8003ab6 <setvbuf+0xd2>
 8003ab2:	68b4      	ldr	r4, [r6, #8]
 8003ab4:	e7a8      	b.n	8003a08 <setvbuf+0x24>
 8003ab6:	4b21      	ldr	r3, [pc, #132]	; (8003b3c <setvbuf+0x158>)
 8003ab8:	429c      	cmp	r4, r3
 8003aba:	bf08      	it	eq
 8003abc:	68f4      	ldreq	r4, [r6, #12]
 8003abe:	e7a3      	b.n	8003a08 <setvbuf+0x24>
 8003ac0:	2f00      	cmp	r7, #0
 8003ac2:	d0d8      	beq.n	8003a76 <setvbuf+0x92>
 8003ac4:	69b3      	ldr	r3, [r6, #24]
 8003ac6:	b913      	cbnz	r3, 8003ace <setvbuf+0xea>
 8003ac8:	4630      	mov	r0, r6
 8003aca:	f000 f929 	bl	8003d20 <__sinit>
 8003ace:	f1b8 0f01 	cmp.w	r8, #1
 8003ad2:	bf08      	it	eq
 8003ad4:	89a3      	ldrheq	r3, [r4, #12]
 8003ad6:	6027      	str	r7, [r4, #0]
 8003ad8:	bf04      	itt	eq
 8003ada:	f043 0301 	orreq.w	r3, r3, #1
 8003ade:	81a3      	strheq	r3, [r4, #12]
 8003ae0:	89a3      	ldrh	r3, [r4, #12]
 8003ae2:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8003ae6:	f013 0008 	ands.w	r0, r3, #8
 8003aea:	d01b      	beq.n	8003b24 <setvbuf+0x140>
 8003aec:	f013 0001 	ands.w	r0, r3, #1
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	bf1f      	itttt	ne
 8003af6:	426d      	negne	r5, r5
 8003af8:	60a3      	strne	r3, [r4, #8]
 8003afa:	61a5      	strne	r5, [r4, #24]
 8003afc:	4618      	movne	r0, r3
 8003afe:	bf08      	it	eq
 8003b00:	60a5      	streq	r5, [r4, #8]
 8003b02:	e7d0      	b.n	8003aa6 <setvbuf+0xc2>
 8003b04:	4648      	mov	r0, r9
 8003b06:	f000 f9b9 	bl	8003e7c <malloc>
 8003b0a:	4607      	mov	r7, r0
 8003b0c:	2800      	cmp	r0, #0
 8003b0e:	d0bc      	beq.n	8003a8a <setvbuf+0xa6>
 8003b10:	89a3      	ldrh	r3, [r4, #12]
 8003b12:	464d      	mov	r5, r9
 8003b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b18:	81a3      	strh	r3, [r4, #12]
 8003b1a:	e7d3      	b.n	8003ac4 <setvbuf+0xe0>
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	e7b6      	b.n	8003a8e <setvbuf+0xaa>
 8003b20:	46a9      	mov	r9, r5
 8003b22:	e7f5      	b.n	8003b10 <setvbuf+0x12c>
 8003b24:	60a0      	str	r0, [r4, #8]
 8003b26:	e7be      	b.n	8003aa6 <setvbuf+0xc2>
 8003b28:	f04f 30ff 	mov.w	r0, #4294967295
 8003b2c:	e7bb      	b.n	8003aa6 <setvbuf+0xc2>
 8003b2e:	bf00      	nop
 8003b30:	20000004 	.word	0x20000004
 8003b34:	080041b0 	.word	0x080041b0
 8003b38:	080041d0 	.word	0x080041d0
 8003b3c:	08004190 	.word	0x08004190

08003b40 <__sflush_r>:
 8003b40:	898a      	ldrh	r2, [r1, #12]
 8003b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b46:	4605      	mov	r5, r0
 8003b48:	0710      	lsls	r0, r2, #28
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	d458      	bmi.n	8003c00 <__sflush_r+0xc0>
 8003b4e:	684b      	ldr	r3, [r1, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	dc05      	bgt.n	8003b60 <__sflush_r+0x20>
 8003b54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	dc02      	bgt.n	8003b60 <__sflush_r+0x20>
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b62:	2e00      	cmp	r6, #0
 8003b64:	d0f9      	beq.n	8003b5a <__sflush_r+0x1a>
 8003b66:	2300      	movs	r3, #0
 8003b68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003b6c:	682f      	ldr	r7, [r5, #0]
 8003b6e:	6a21      	ldr	r1, [r4, #32]
 8003b70:	602b      	str	r3, [r5, #0]
 8003b72:	d032      	beq.n	8003bda <__sflush_r+0x9a>
 8003b74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003b76:	89a3      	ldrh	r3, [r4, #12]
 8003b78:	075a      	lsls	r2, r3, #29
 8003b7a:	d505      	bpl.n	8003b88 <__sflush_r+0x48>
 8003b7c:	6863      	ldr	r3, [r4, #4]
 8003b7e:	1ac0      	subs	r0, r0, r3
 8003b80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b82:	b10b      	cbz	r3, 8003b88 <__sflush_r+0x48>
 8003b84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b86:	1ac0      	subs	r0, r0, r3
 8003b88:	2300      	movs	r3, #0
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b8e:	6a21      	ldr	r1, [r4, #32]
 8003b90:	4628      	mov	r0, r5
 8003b92:	47b0      	blx	r6
 8003b94:	1c43      	adds	r3, r0, #1
 8003b96:	89a3      	ldrh	r3, [r4, #12]
 8003b98:	d106      	bne.n	8003ba8 <__sflush_r+0x68>
 8003b9a:	6829      	ldr	r1, [r5, #0]
 8003b9c:	291d      	cmp	r1, #29
 8003b9e:	d848      	bhi.n	8003c32 <__sflush_r+0xf2>
 8003ba0:	4a29      	ldr	r2, [pc, #164]	; (8003c48 <__sflush_r+0x108>)
 8003ba2:	40ca      	lsrs	r2, r1
 8003ba4:	07d6      	lsls	r6, r2, #31
 8003ba6:	d544      	bpl.n	8003c32 <__sflush_r+0xf2>
 8003ba8:	2200      	movs	r2, #0
 8003baa:	6062      	str	r2, [r4, #4]
 8003bac:	6922      	ldr	r2, [r4, #16]
 8003bae:	04d9      	lsls	r1, r3, #19
 8003bb0:	6022      	str	r2, [r4, #0]
 8003bb2:	d504      	bpl.n	8003bbe <__sflush_r+0x7e>
 8003bb4:	1c42      	adds	r2, r0, #1
 8003bb6:	d101      	bne.n	8003bbc <__sflush_r+0x7c>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	b903      	cbnz	r3, 8003bbe <__sflush_r+0x7e>
 8003bbc:	6560      	str	r0, [r4, #84]	; 0x54
 8003bbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003bc0:	602f      	str	r7, [r5, #0]
 8003bc2:	2900      	cmp	r1, #0
 8003bc4:	d0c9      	beq.n	8003b5a <__sflush_r+0x1a>
 8003bc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003bca:	4299      	cmp	r1, r3
 8003bcc:	d002      	beq.n	8003bd4 <__sflush_r+0x94>
 8003bce:	4628      	mov	r0, r5
 8003bd0:	f000 f95c 	bl	8003e8c <_free_r>
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	6360      	str	r0, [r4, #52]	; 0x34
 8003bd8:	e7c0      	b.n	8003b5c <__sflush_r+0x1c>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	4628      	mov	r0, r5
 8003bde:	47b0      	blx	r6
 8003be0:	1c41      	adds	r1, r0, #1
 8003be2:	d1c8      	bne.n	8003b76 <__sflush_r+0x36>
 8003be4:	682b      	ldr	r3, [r5, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0c5      	beq.n	8003b76 <__sflush_r+0x36>
 8003bea:	2b1d      	cmp	r3, #29
 8003bec:	d001      	beq.n	8003bf2 <__sflush_r+0xb2>
 8003bee:	2b16      	cmp	r3, #22
 8003bf0:	d101      	bne.n	8003bf6 <__sflush_r+0xb6>
 8003bf2:	602f      	str	r7, [r5, #0]
 8003bf4:	e7b1      	b.n	8003b5a <__sflush_r+0x1a>
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bfc:	81a3      	strh	r3, [r4, #12]
 8003bfe:	e7ad      	b.n	8003b5c <__sflush_r+0x1c>
 8003c00:	690f      	ldr	r7, [r1, #16]
 8003c02:	2f00      	cmp	r7, #0
 8003c04:	d0a9      	beq.n	8003b5a <__sflush_r+0x1a>
 8003c06:	0793      	lsls	r3, r2, #30
 8003c08:	bf18      	it	ne
 8003c0a:	2300      	movne	r3, #0
 8003c0c:	680e      	ldr	r6, [r1, #0]
 8003c0e:	bf08      	it	eq
 8003c10:	694b      	ldreq	r3, [r1, #20]
 8003c12:	eba6 0807 	sub.w	r8, r6, r7
 8003c16:	600f      	str	r7, [r1, #0]
 8003c18:	608b      	str	r3, [r1, #8]
 8003c1a:	f1b8 0f00 	cmp.w	r8, #0
 8003c1e:	dd9c      	ble.n	8003b5a <__sflush_r+0x1a>
 8003c20:	4643      	mov	r3, r8
 8003c22:	463a      	mov	r2, r7
 8003c24:	6a21      	ldr	r1, [r4, #32]
 8003c26:	4628      	mov	r0, r5
 8003c28:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003c2a:	47b0      	blx	r6
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	dc06      	bgt.n	8003c3e <__sflush_r+0xfe>
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c36:	81a3      	strh	r3, [r4, #12]
 8003c38:	f04f 30ff 	mov.w	r0, #4294967295
 8003c3c:	e78e      	b.n	8003b5c <__sflush_r+0x1c>
 8003c3e:	4407      	add	r7, r0
 8003c40:	eba8 0800 	sub.w	r8, r8, r0
 8003c44:	e7e9      	b.n	8003c1a <__sflush_r+0xda>
 8003c46:	bf00      	nop
 8003c48:	20400001 	.word	0x20400001

08003c4c <_fflush_r>:
 8003c4c:	b538      	push	{r3, r4, r5, lr}
 8003c4e:	690b      	ldr	r3, [r1, #16]
 8003c50:	4605      	mov	r5, r0
 8003c52:	460c      	mov	r4, r1
 8003c54:	b1db      	cbz	r3, 8003c8e <_fflush_r+0x42>
 8003c56:	b118      	cbz	r0, 8003c60 <_fflush_r+0x14>
 8003c58:	6983      	ldr	r3, [r0, #24]
 8003c5a:	b90b      	cbnz	r3, 8003c60 <_fflush_r+0x14>
 8003c5c:	f000 f860 	bl	8003d20 <__sinit>
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <_fflush_r+0x48>)
 8003c62:	429c      	cmp	r4, r3
 8003c64:	d109      	bne.n	8003c7a <_fflush_r+0x2e>
 8003c66:	686c      	ldr	r4, [r5, #4]
 8003c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c6c:	b17b      	cbz	r3, 8003c8e <_fflush_r+0x42>
 8003c6e:	4621      	mov	r1, r4
 8003c70:	4628      	mov	r0, r5
 8003c72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c76:	f7ff bf63 	b.w	8003b40 <__sflush_r>
 8003c7a:	4b07      	ldr	r3, [pc, #28]	; (8003c98 <_fflush_r+0x4c>)
 8003c7c:	429c      	cmp	r4, r3
 8003c7e:	d101      	bne.n	8003c84 <_fflush_r+0x38>
 8003c80:	68ac      	ldr	r4, [r5, #8]
 8003c82:	e7f1      	b.n	8003c68 <_fflush_r+0x1c>
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <_fflush_r+0x50>)
 8003c86:	429c      	cmp	r4, r3
 8003c88:	bf08      	it	eq
 8003c8a:	68ec      	ldreq	r4, [r5, #12]
 8003c8c:	e7ec      	b.n	8003c68 <_fflush_r+0x1c>
 8003c8e:	2000      	movs	r0, #0
 8003c90:	bd38      	pop	{r3, r4, r5, pc}
 8003c92:	bf00      	nop
 8003c94:	080041b0 	.word	0x080041b0
 8003c98:	080041d0 	.word	0x080041d0
 8003c9c:	08004190 	.word	0x08004190

08003ca0 <std>:
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	b510      	push	{r4, lr}
 8003ca4:	4604      	mov	r4, r0
 8003ca6:	e9c0 3300 	strd	r3, r3, [r0]
 8003caa:	6083      	str	r3, [r0, #8]
 8003cac:	8181      	strh	r1, [r0, #12]
 8003cae:	6643      	str	r3, [r0, #100]	; 0x64
 8003cb0:	81c2      	strh	r2, [r0, #14]
 8003cb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003cb6:	6183      	str	r3, [r0, #24]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	2208      	movs	r2, #8
 8003cbc:	305c      	adds	r0, #92	; 0x5c
 8003cbe:	f7ff fe89 	bl	80039d4 <memset>
 8003cc2:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <std+0x38>)
 8003cc4:	6224      	str	r4, [r4, #32]
 8003cc6:	6263      	str	r3, [r4, #36]	; 0x24
 8003cc8:	4b04      	ldr	r3, [pc, #16]	; (8003cdc <std+0x3c>)
 8003cca:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ccc:	4b04      	ldr	r3, [pc, #16]	; (8003ce0 <std+0x40>)
 8003cce:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003cd0:	4b04      	ldr	r3, [pc, #16]	; (8003ce4 <std+0x44>)
 8003cd2:	6323      	str	r3, [r4, #48]	; 0x30
 8003cd4:	bd10      	pop	{r4, pc}
 8003cd6:	bf00      	nop
 8003cd8:	08003ff9 	.word	0x08003ff9
 8003cdc:	0800401b 	.word	0x0800401b
 8003ce0:	08004053 	.word	0x08004053
 8003ce4:	08004077 	.word	0x08004077

08003ce8 <_cleanup_r>:
 8003ce8:	4901      	ldr	r1, [pc, #4]	; (8003cf0 <_cleanup_r+0x8>)
 8003cea:	f000 b885 	b.w	8003df8 <_fwalk_reent>
 8003cee:	bf00      	nop
 8003cf0:	08003c4d 	.word	0x08003c4d

08003cf4 <__sfmoreglue>:
 8003cf4:	b570      	push	{r4, r5, r6, lr}
 8003cf6:	2568      	movs	r5, #104	; 0x68
 8003cf8:	1e4a      	subs	r2, r1, #1
 8003cfa:	4355      	muls	r5, r2
 8003cfc:	460e      	mov	r6, r1
 8003cfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003d02:	f000 f90f 	bl	8003f24 <_malloc_r>
 8003d06:	4604      	mov	r4, r0
 8003d08:	b140      	cbz	r0, 8003d1c <__sfmoreglue+0x28>
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	e9c0 1600 	strd	r1, r6, [r0]
 8003d10:	300c      	adds	r0, #12
 8003d12:	60a0      	str	r0, [r4, #8]
 8003d14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003d18:	f7ff fe5c 	bl	80039d4 <memset>
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	bd70      	pop	{r4, r5, r6, pc}

08003d20 <__sinit>:
 8003d20:	6983      	ldr	r3, [r0, #24]
 8003d22:	b510      	push	{r4, lr}
 8003d24:	4604      	mov	r4, r0
 8003d26:	bb33      	cbnz	r3, 8003d76 <__sinit+0x56>
 8003d28:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003d2c:	6503      	str	r3, [r0, #80]	; 0x50
 8003d2e:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <__sinit+0x58>)
 8003d30:	4a12      	ldr	r2, [pc, #72]	; (8003d7c <__sinit+0x5c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6282      	str	r2, [r0, #40]	; 0x28
 8003d36:	4298      	cmp	r0, r3
 8003d38:	bf04      	itt	eq
 8003d3a:	2301      	moveq	r3, #1
 8003d3c:	6183      	streq	r3, [r0, #24]
 8003d3e:	f000 f81f 	bl	8003d80 <__sfp>
 8003d42:	6060      	str	r0, [r4, #4]
 8003d44:	4620      	mov	r0, r4
 8003d46:	f000 f81b 	bl	8003d80 <__sfp>
 8003d4a:	60a0      	str	r0, [r4, #8]
 8003d4c:	4620      	mov	r0, r4
 8003d4e:	f000 f817 	bl	8003d80 <__sfp>
 8003d52:	2200      	movs	r2, #0
 8003d54:	60e0      	str	r0, [r4, #12]
 8003d56:	2104      	movs	r1, #4
 8003d58:	6860      	ldr	r0, [r4, #4]
 8003d5a:	f7ff ffa1 	bl	8003ca0 <std>
 8003d5e:	2201      	movs	r2, #1
 8003d60:	2109      	movs	r1, #9
 8003d62:	68a0      	ldr	r0, [r4, #8]
 8003d64:	f7ff ff9c 	bl	8003ca0 <std>
 8003d68:	2202      	movs	r2, #2
 8003d6a:	2112      	movs	r1, #18
 8003d6c:	68e0      	ldr	r0, [r4, #12]
 8003d6e:	f7ff ff97 	bl	8003ca0 <std>
 8003d72:	2301      	movs	r3, #1
 8003d74:	61a3      	str	r3, [r4, #24]
 8003d76:	bd10      	pop	{r4, pc}
 8003d78:	0800418c 	.word	0x0800418c
 8003d7c:	08003ce9 	.word	0x08003ce9

08003d80 <__sfp>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	4b1b      	ldr	r3, [pc, #108]	; (8003df0 <__sfp+0x70>)
 8003d84:	4607      	mov	r7, r0
 8003d86:	681e      	ldr	r6, [r3, #0]
 8003d88:	69b3      	ldr	r3, [r6, #24]
 8003d8a:	b913      	cbnz	r3, 8003d92 <__sfp+0x12>
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	f7ff ffc7 	bl	8003d20 <__sinit>
 8003d92:	3648      	adds	r6, #72	; 0x48
 8003d94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	d503      	bpl.n	8003da4 <__sfp+0x24>
 8003d9c:	6833      	ldr	r3, [r6, #0]
 8003d9e:	b133      	cbz	r3, 8003dae <__sfp+0x2e>
 8003da0:	6836      	ldr	r6, [r6, #0]
 8003da2:	e7f7      	b.n	8003d94 <__sfp+0x14>
 8003da4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003da8:	b16d      	cbz	r5, 8003dc6 <__sfp+0x46>
 8003daa:	3468      	adds	r4, #104	; 0x68
 8003dac:	e7f4      	b.n	8003d98 <__sfp+0x18>
 8003dae:	2104      	movs	r1, #4
 8003db0:	4638      	mov	r0, r7
 8003db2:	f7ff ff9f 	bl	8003cf4 <__sfmoreglue>
 8003db6:	6030      	str	r0, [r6, #0]
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d1f1      	bne.n	8003da0 <__sfp+0x20>
 8003dbc:	230c      	movs	r3, #12
 8003dbe:	4604      	mov	r4, r0
 8003dc0:	603b      	str	r3, [r7, #0]
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <__sfp+0x74>)
 8003dc8:	6665      	str	r5, [r4, #100]	; 0x64
 8003dca:	e9c4 5500 	strd	r5, r5, [r4]
 8003dce:	60a5      	str	r5, [r4, #8]
 8003dd0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003dd4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003dd8:	2208      	movs	r2, #8
 8003dda:	4629      	mov	r1, r5
 8003ddc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003de0:	f7ff fdf8 	bl	80039d4 <memset>
 8003de4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003de8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003dec:	e7e9      	b.n	8003dc2 <__sfp+0x42>
 8003dee:	bf00      	nop
 8003df0:	0800418c 	.word	0x0800418c
 8003df4:	ffff0001 	.word	0xffff0001

08003df8 <_fwalk_reent>:
 8003df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dfc:	4680      	mov	r8, r0
 8003dfe:	4689      	mov	r9, r1
 8003e00:	2600      	movs	r6, #0
 8003e02:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003e06:	b914      	cbnz	r4, 8003e0e <_fwalk_reent+0x16>
 8003e08:	4630      	mov	r0, r6
 8003e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e0e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003e12:	3f01      	subs	r7, #1
 8003e14:	d501      	bpl.n	8003e1a <_fwalk_reent+0x22>
 8003e16:	6824      	ldr	r4, [r4, #0]
 8003e18:	e7f5      	b.n	8003e06 <_fwalk_reent+0xe>
 8003e1a:	89ab      	ldrh	r3, [r5, #12]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d907      	bls.n	8003e30 <_fwalk_reent+0x38>
 8003e20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e24:	3301      	adds	r3, #1
 8003e26:	d003      	beq.n	8003e30 <_fwalk_reent+0x38>
 8003e28:	4629      	mov	r1, r5
 8003e2a:	4640      	mov	r0, r8
 8003e2c:	47c8      	blx	r9
 8003e2e:	4306      	orrs	r6, r0
 8003e30:	3568      	adds	r5, #104	; 0x68
 8003e32:	e7ee      	b.n	8003e12 <_fwalk_reent+0x1a>

08003e34 <__swhatbuf_r>:
 8003e34:	b570      	push	{r4, r5, r6, lr}
 8003e36:	460e      	mov	r6, r1
 8003e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e3c:	b096      	sub	sp, #88	; 0x58
 8003e3e:	2900      	cmp	r1, #0
 8003e40:	4614      	mov	r4, r2
 8003e42:	461d      	mov	r5, r3
 8003e44:	da07      	bge.n	8003e56 <__swhatbuf_r+0x22>
 8003e46:	2300      	movs	r3, #0
 8003e48:	602b      	str	r3, [r5, #0]
 8003e4a:	89b3      	ldrh	r3, [r6, #12]
 8003e4c:	061a      	lsls	r2, r3, #24
 8003e4e:	d410      	bmi.n	8003e72 <__swhatbuf_r+0x3e>
 8003e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e54:	e00e      	b.n	8003e74 <__swhatbuf_r+0x40>
 8003e56:	466a      	mov	r2, sp
 8003e58:	f000 f934 	bl	80040c4 <_fstat_r>
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	dbf2      	blt.n	8003e46 <__swhatbuf_r+0x12>
 8003e60:	9a01      	ldr	r2, [sp, #4]
 8003e62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003e66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003e6a:	425a      	negs	r2, r3
 8003e6c:	415a      	adcs	r2, r3
 8003e6e:	602a      	str	r2, [r5, #0]
 8003e70:	e7ee      	b.n	8003e50 <__swhatbuf_r+0x1c>
 8003e72:	2340      	movs	r3, #64	; 0x40
 8003e74:	2000      	movs	r0, #0
 8003e76:	6023      	str	r3, [r4, #0]
 8003e78:	b016      	add	sp, #88	; 0x58
 8003e7a:	bd70      	pop	{r4, r5, r6, pc}

08003e7c <malloc>:
 8003e7c:	4b02      	ldr	r3, [pc, #8]	; (8003e88 <malloc+0xc>)
 8003e7e:	4601      	mov	r1, r0
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	f000 b84f 	b.w	8003f24 <_malloc_r>
 8003e86:	bf00      	nop
 8003e88:	20000004 	.word	0x20000004

08003e8c <_free_r>:
 8003e8c:	b538      	push	{r3, r4, r5, lr}
 8003e8e:	4605      	mov	r5, r0
 8003e90:	2900      	cmp	r1, #0
 8003e92:	d043      	beq.n	8003f1c <_free_r+0x90>
 8003e94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e98:	1f0c      	subs	r4, r1, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	bfb8      	it	lt
 8003e9e:	18e4      	addlt	r4, r4, r3
 8003ea0:	f000 f934 	bl	800410c <__malloc_lock>
 8003ea4:	4a1e      	ldr	r2, [pc, #120]	; (8003f20 <_free_r+0x94>)
 8003ea6:	6813      	ldr	r3, [r2, #0]
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	b933      	cbnz	r3, 8003eba <_free_r+0x2e>
 8003eac:	6063      	str	r3, [r4, #4]
 8003eae:	6014      	str	r4, [r2, #0]
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003eb6:	f000 b92a 	b.w	800410e <__malloc_unlock>
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	d90b      	bls.n	8003ed6 <_free_r+0x4a>
 8003ebe:	6821      	ldr	r1, [r4, #0]
 8003ec0:	1862      	adds	r2, r4, r1
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	bf01      	itttt	eq
 8003ec6:	681a      	ldreq	r2, [r3, #0]
 8003ec8:	685b      	ldreq	r3, [r3, #4]
 8003eca:	1852      	addeq	r2, r2, r1
 8003ecc:	6022      	streq	r2, [r4, #0]
 8003ece:	6063      	str	r3, [r4, #4]
 8003ed0:	6004      	str	r4, [r0, #0]
 8003ed2:	e7ed      	b.n	8003eb0 <_free_r+0x24>
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	b10a      	cbz	r2, 8003ede <_free_r+0x52>
 8003eda:	42a2      	cmp	r2, r4
 8003edc:	d9fa      	bls.n	8003ed4 <_free_r+0x48>
 8003ede:	6819      	ldr	r1, [r3, #0]
 8003ee0:	1858      	adds	r0, r3, r1
 8003ee2:	42a0      	cmp	r0, r4
 8003ee4:	d10b      	bne.n	8003efe <_free_r+0x72>
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	4401      	add	r1, r0
 8003eea:	1858      	adds	r0, r3, r1
 8003eec:	4282      	cmp	r2, r0
 8003eee:	6019      	str	r1, [r3, #0]
 8003ef0:	d1de      	bne.n	8003eb0 <_free_r+0x24>
 8003ef2:	6810      	ldr	r0, [r2, #0]
 8003ef4:	6852      	ldr	r2, [r2, #4]
 8003ef6:	4401      	add	r1, r0
 8003ef8:	6019      	str	r1, [r3, #0]
 8003efa:	605a      	str	r2, [r3, #4]
 8003efc:	e7d8      	b.n	8003eb0 <_free_r+0x24>
 8003efe:	d902      	bls.n	8003f06 <_free_r+0x7a>
 8003f00:	230c      	movs	r3, #12
 8003f02:	602b      	str	r3, [r5, #0]
 8003f04:	e7d4      	b.n	8003eb0 <_free_r+0x24>
 8003f06:	6820      	ldr	r0, [r4, #0]
 8003f08:	1821      	adds	r1, r4, r0
 8003f0a:	428a      	cmp	r2, r1
 8003f0c:	bf01      	itttt	eq
 8003f0e:	6811      	ldreq	r1, [r2, #0]
 8003f10:	6852      	ldreq	r2, [r2, #4]
 8003f12:	1809      	addeq	r1, r1, r0
 8003f14:	6021      	streq	r1, [r4, #0]
 8003f16:	6062      	str	r2, [r4, #4]
 8003f18:	605c      	str	r4, [r3, #4]
 8003f1a:	e7c9      	b.n	8003eb0 <_free_r+0x24>
 8003f1c:	bd38      	pop	{r3, r4, r5, pc}
 8003f1e:	bf00      	nop
 8003f20:	2000008c 	.word	0x2000008c

08003f24 <_malloc_r>:
 8003f24:	b570      	push	{r4, r5, r6, lr}
 8003f26:	1ccd      	adds	r5, r1, #3
 8003f28:	f025 0503 	bic.w	r5, r5, #3
 8003f2c:	3508      	adds	r5, #8
 8003f2e:	2d0c      	cmp	r5, #12
 8003f30:	bf38      	it	cc
 8003f32:	250c      	movcc	r5, #12
 8003f34:	2d00      	cmp	r5, #0
 8003f36:	4606      	mov	r6, r0
 8003f38:	db01      	blt.n	8003f3e <_malloc_r+0x1a>
 8003f3a:	42a9      	cmp	r1, r5
 8003f3c:	d903      	bls.n	8003f46 <_malloc_r+0x22>
 8003f3e:	230c      	movs	r3, #12
 8003f40:	6033      	str	r3, [r6, #0]
 8003f42:	2000      	movs	r0, #0
 8003f44:	bd70      	pop	{r4, r5, r6, pc}
 8003f46:	f000 f8e1 	bl	800410c <__malloc_lock>
 8003f4a:	4a21      	ldr	r2, [pc, #132]	; (8003fd0 <_malloc_r+0xac>)
 8003f4c:	6814      	ldr	r4, [r2, #0]
 8003f4e:	4621      	mov	r1, r4
 8003f50:	b991      	cbnz	r1, 8003f78 <_malloc_r+0x54>
 8003f52:	4c20      	ldr	r4, [pc, #128]	; (8003fd4 <_malloc_r+0xb0>)
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	b91b      	cbnz	r3, 8003f60 <_malloc_r+0x3c>
 8003f58:	4630      	mov	r0, r6
 8003f5a:	f000 f83d 	bl	8003fd8 <_sbrk_r>
 8003f5e:	6020      	str	r0, [r4, #0]
 8003f60:	4629      	mov	r1, r5
 8003f62:	4630      	mov	r0, r6
 8003f64:	f000 f838 	bl	8003fd8 <_sbrk_r>
 8003f68:	1c43      	adds	r3, r0, #1
 8003f6a:	d124      	bne.n	8003fb6 <_malloc_r+0x92>
 8003f6c:	230c      	movs	r3, #12
 8003f6e:	4630      	mov	r0, r6
 8003f70:	6033      	str	r3, [r6, #0]
 8003f72:	f000 f8cc 	bl	800410e <__malloc_unlock>
 8003f76:	e7e4      	b.n	8003f42 <_malloc_r+0x1e>
 8003f78:	680b      	ldr	r3, [r1, #0]
 8003f7a:	1b5b      	subs	r3, r3, r5
 8003f7c:	d418      	bmi.n	8003fb0 <_malloc_r+0x8c>
 8003f7e:	2b0b      	cmp	r3, #11
 8003f80:	d90f      	bls.n	8003fa2 <_malloc_r+0x7e>
 8003f82:	600b      	str	r3, [r1, #0]
 8003f84:	18cc      	adds	r4, r1, r3
 8003f86:	50cd      	str	r5, [r1, r3]
 8003f88:	4630      	mov	r0, r6
 8003f8a:	f000 f8c0 	bl	800410e <__malloc_unlock>
 8003f8e:	f104 000b 	add.w	r0, r4, #11
 8003f92:	1d23      	adds	r3, r4, #4
 8003f94:	f020 0007 	bic.w	r0, r0, #7
 8003f98:	1ac3      	subs	r3, r0, r3
 8003f9a:	d0d3      	beq.n	8003f44 <_malloc_r+0x20>
 8003f9c:	425a      	negs	r2, r3
 8003f9e:	50e2      	str	r2, [r4, r3]
 8003fa0:	e7d0      	b.n	8003f44 <_malloc_r+0x20>
 8003fa2:	684b      	ldr	r3, [r1, #4]
 8003fa4:	428c      	cmp	r4, r1
 8003fa6:	bf16      	itet	ne
 8003fa8:	6063      	strne	r3, [r4, #4]
 8003faa:	6013      	streq	r3, [r2, #0]
 8003fac:	460c      	movne	r4, r1
 8003fae:	e7eb      	b.n	8003f88 <_malloc_r+0x64>
 8003fb0:	460c      	mov	r4, r1
 8003fb2:	6849      	ldr	r1, [r1, #4]
 8003fb4:	e7cc      	b.n	8003f50 <_malloc_r+0x2c>
 8003fb6:	1cc4      	adds	r4, r0, #3
 8003fb8:	f024 0403 	bic.w	r4, r4, #3
 8003fbc:	42a0      	cmp	r0, r4
 8003fbe:	d005      	beq.n	8003fcc <_malloc_r+0xa8>
 8003fc0:	1a21      	subs	r1, r4, r0
 8003fc2:	4630      	mov	r0, r6
 8003fc4:	f000 f808 	bl	8003fd8 <_sbrk_r>
 8003fc8:	3001      	adds	r0, #1
 8003fca:	d0cf      	beq.n	8003f6c <_malloc_r+0x48>
 8003fcc:	6025      	str	r5, [r4, #0]
 8003fce:	e7db      	b.n	8003f88 <_malloc_r+0x64>
 8003fd0:	2000008c 	.word	0x2000008c
 8003fd4:	20000090 	.word	0x20000090

08003fd8 <_sbrk_r>:
 8003fd8:	b538      	push	{r3, r4, r5, lr}
 8003fda:	2300      	movs	r3, #0
 8003fdc:	4c05      	ldr	r4, [pc, #20]	; (8003ff4 <_sbrk_r+0x1c>)
 8003fde:	4605      	mov	r5, r0
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	6023      	str	r3, [r4, #0]
 8003fe4:	f7fe fb06 	bl	80025f4 <_sbrk>
 8003fe8:	1c43      	adds	r3, r0, #1
 8003fea:	d102      	bne.n	8003ff2 <_sbrk_r+0x1a>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	b103      	cbz	r3, 8003ff2 <_sbrk_r+0x1a>
 8003ff0:	602b      	str	r3, [r5, #0]
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	200000a4 	.word	0x200000a4

08003ff8 <__sread>:
 8003ff8:	b510      	push	{r4, lr}
 8003ffa:	460c      	mov	r4, r1
 8003ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004000:	f000 f886 	bl	8004110 <_read_r>
 8004004:	2800      	cmp	r0, #0
 8004006:	bfab      	itete	ge
 8004008:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800400a:	89a3      	ldrhlt	r3, [r4, #12]
 800400c:	181b      	addge	r3, r3, r0
 800400e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004012:	bfac      	ite	ge
 8004014:	6563      	strge	r3, [r4, #84]	; 0x54
 8004016:	81a3      	strhlt	r3, [r4, #12]
 8004018:	bd10      	pop	{r4, pc}

0800401a <__swrite>:
 800401a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800401e:	461f      	mov	r7, r3
 8004020:	898b      	ldrh	r3, [r1, #12]
 8004022:	4605      	mov	r5, r0
 8004024:	05db      	lsls	r3, r3, #23
 8004026:	460c      	mov	r4, r1
 8004028:	4616      	mov	r6, r2
 800402a:	d505      	bpl.n	8004038 <__swrite+0x1e>
 800402c:	2302      	movs	r3, #2
 800402e:	2200      	movs	r2, #0
 8004030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004034:	f000 f858 	bl	80040e8 <_lseek_r>
 8004038:	89a3      	ldrh	r3, [r4, #12]
 800403a:	4632      	mov	r2, r6
 800403c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004040:	81a3      	strh	r3, [r4, #12]
 8004042:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004046:	463b      	mov	r3, r7
 8004048:	4628      	mov	r0, r5
 800404a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800404e:	f000 b817 	b.w	8004080 <_write_r>

08004052 <__sseek>:
 8004052:	b510      	push	{r4, lr}
 8004054:	460c      	mov	r4, r1
 8004056:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800405a:	f000 f845 	bl	80040e8 <_lseek_r>
 800405e:	1c43      	adds	r3, r0, #1
 8004060:	89a3      	ldrh	r3, [r4, #12]
 8004062:	bf15      	itete	ne
 8004064:	6560      	strne	r0, [r4, #84]	; 0x54
 8004066:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800406a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800406e:	81a3      	strheq	r3, [r4, #12]
 8004070:	bf18      	it	ne
 8004072:	81a3      	strhne	r3, [r4, #12]
 8004074:	bd10      	pop	{r4, pc}

08004076 <__sclose>:
 8004076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407a:	f000 b813 	b.w	80040a4 <_close_r>
	...

08004080 <_write_r>:
 8004080:	b538      	push	{r3, r4, r5, lr}
 8004082:	4605      	mov	r5, r0
 8004084:	4608      	mov	r0, r1
 8004086:	4611      	mov	r1, r2
 8004088:	2200      	movs	r2, #0
 800408a:	4c05      	ldr	r4, [pc, #20]	; (80040a0 <_write_r+0x20>)
 800408c:	6022      	str	r2, [r4, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	f7fe fa6d 	bl	800256e <_write>
 8004094:	1c43      	adds	r3, r0, #1
 8004096:	d102      	bne.n	800409e <_write_r+0x1e>
 8004098:	6823      	ldr	r3, [r4, #0]
 800409a:	b103      	cbz	r3, 800409e <_write_r+0x1e>
 800409c:	602b      	str	r3, [r5, #0]
 800409e:	bd38      	pop	{r3, r4, r5, pc}
 80040a0:	200000a4 	.word	0x200000a4

080040a4 <_close_r>:
 80040a4:	b538      	push	{r3, r4, r5, lr}
 80040a6:	2300      	movs	r3, #0
 80040a8:	4c05      	ldr	r4, [pc, #20]	; (80040c0 <_close_r+0x1c>)
 80040aa:	4605      	mov	r5, r0
 80040ac:	4608      	mov	r0, r1
 80040ae:	6023      	str	r3, [r4, #0]
 80040b0:	f7fe fa79 	bl	80025a6 <_close>
 80040b4:	1c43      	adds	r3, r0, #1
 80040b6:	d102      	bne.n	80040be <_close_r+0x1a>
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	b103      	cbz	r3, 80040be <_close_r+0x1a>
 80040bc:	602b      	str	r3, [r5, #0]
 80040be:	bd38      	pop	{r3, r4, r5, pc}
 80040c0:	200000a4 	.word	0x200000a4

080040c4 <_fstat_r>:
 80040c4:	b538      	push	{r3, r4, r5, lr}
 80040c6:	2300      	movs	r3, #0
 80040c8:	4c06      	ldr	r4, [pc, #24]	; (80040e4 <_fstat_r+0x20>)
 80040ca:	4605      	mov	r5, r0
 80040cc:	4608      	mov	r0, r1
 80040ce:	4611      	mov	r1, r2
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	f7fe fa73 	bl	80025bc <_fstat>
 80040d6:	1c43      	adds	r3, r0, #1
 80040d8:	d102      	bne.n	80040e0 <_fstat_r+0x1c>
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	b103      	cbz	r3, 80040e0 <_fstat_r+0x1c>
 80040de:	602b      	str	r3, [r5, #0]
 80040e0:	bd38      	pop	{r3, r4, r5, pc}
 80040e2:	bf00      	nop
 80040e4:	200000a4 	.word	0x200000a4

080040e8 <_lseek_r>:
 80040e8:	b538      	push	{r3, r4, r5, lr}
 80040ea:	4605      	mov	r5, r0
 80040ec:	4608      	mov	r0, r1
 80040ee:	4611      	mov	r1, r2
 80040f0:	2200      	movs	r2, #0
 80040f2:	4c05      	ldr	r4, [pc, #20]	; (8004108 <_lseek_r+0x20>)
 80040f4:	6022      	str	r2, [r4, #0]
 80040f6:	461a      	mov	r2, r3
 80040f8:	f7fe fa6f 	bl	80025da <_lseek>
 80040fc:	1c43      	adds	r3, r0, #1
 80040fe:	d102      	bne.n	8004106 <_lseek_r+0x1e>
 8004100:	6823      	ldr	r3, [r4, #0]
 8004102:	b103      	cbz	r3, 8004106 <_lseek_r+0x1e>
 8004104:	602b      	str	r3, [r5, #0]
 8004106:	bd38      	pop	{r3, r4, r5, pc}
 8004108:	200000a4 	.word	0x200000a4

0800410c <__malloc_lock>:
 800410c:	4770      	bx	lr

0800410e <__malloc_unlock>:
 800410e:	4770      	bx	lr

08004110 <_read_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	4605      	mov	r5, r0
 8004114:	4608      	mov	r0, r1
 8004116:	4611      	mov	r1, r2
 8004118:	2200      	movs	r2, #0
 800411a:	4c05      	ldr	r4, [pc, #20]	; (8004130 <_read_r+0x20>)
 800411c:	6022      	str	r2, [r4, #0]
 800411e:	461a      	mov	r2, r3
 8004120:	f7fe fa08 	bl	8002534 <_read>
 8004124:	1c43      	adds	r3, r0, #1
 8004126:	d102      	bne.n	800412e <_read_r+0x1e>
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	b103      	cbz	r3, 800412e <_read_r+0x1e>
 800412c:	602b      	str	r3, [r5, #0]
 800412e:	bd38      	pop	{r3, r4, r5, pc}
 8004130:	200000a4 	.word	0x200000a4

08004134 <_init>:
 8004134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004136:	bf00      	nop
 8004138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800413a:	bc08      	pop	{r3}
 800413c:	469e      	mov	lr, r3
 800413e:	4770      	bx	lr

08004140 <_fini>:
 8004140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004142:	bf00      	nop
 8004144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004146:	bc08      	pop	{r3}
 8004148:	469e      	mov	lr, r3
 800414a:	4770      	bx	lr
