

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa2361d30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa2361df0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40343d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2068 (spmv.1.sm_70.ptx:1379) @%p1 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f0 (spmv.1.sm_70.ptx:1636) mov.u32 %r97, %tid.z;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2120 (spmv.1.sm_70.ptx:1407) @%p2 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2198 (spmv.1.sm_70.ptx:1431) shr.s32 %r36, %r2, 5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2238 (spmv.1.sm_70.ptx:1451) @%p3 bra BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2698 (spmv.1.sm_70.ptx:1619) fma.rn.f32 %f39, %f47, %f48, %f45;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2290 (spmv.1.sm_70.ptx:1463) @%p4 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2688 (spmv.1.sm_70.ptx:1615) ld.global.f32 %f47, [%rd136];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22c8 (spmv.1.sm_70.ptx:1471) @%p5 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (spmv.1.sm_70.ptx:1554) setp.lt.u32%p8, %r44, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22e0 (spmv.1.sm_70.ptx:1475) @%p6 bra BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2438 (spmv.1.sm_70.ptx:1534) mul.wide.s32 %rd82, %r114, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x22e8 (spmv.1.sm_70.ptx:1476) bra.uni BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (spmv.1.sm_70.ptx:1493) setp.eq.s32%p7, %r45, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x22f8 (spmv.1.sm_70.ptx:1480) bra.uni BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2438 (spmv.1.sm_70.ptx:1534) mul.wide.s32 %rd82, %r114, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2310 (spmv.1.sm_70.ptx:1485) bra.uni BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2688 (spmv.1.sm_70.ptx:1615) ld.global.f32 %f47, [%rd136];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2328 (spmv.1.sm_70.ptx:1490) bra.uni BB5_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (spmv.1.sm_70.ptx:1554) setp.lt.u32%p8, %r44, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2340 (spmv.1.sm_70.ptx:1495) @%p7 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c0 (spmv.1.sm_70.ptx:1517) mul.wide.u32 %rd73, %r113, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2348 (spmv.1.sm_70.ptx:1496) bra.uni BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2360 (spmv.1.sm_70.ptx:1503) ld.global.f32 %f22, [%rd2];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2358 (spmv.1.sm_70.ptx:1500) bra.uni BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c0 (spmv.1.sm_70.ptx:1517) mul.wide.u32 %rd73, %r113, 4;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x24d0 (spmv.1.sm_70.ptx:1555) @%p8 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2688 (spmv.1.sm_70.ptx:1615) ld.global.f32 %f47, [%rd136];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2680 (spmv.1.sm_70.ptx:1612) @%p9 bra BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2688 (spmv.1.sm_70.ptx:1615) ld.global.f32 %f47, [%rd136];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2740 (spmv.1.sm_70.ptx:1648) @%p10 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c0 (spmv.1.sm_70.ptx:1673) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 43860
gpu_sim_insn = 43688989
gpu_ipc =     996.1010
gpu_tot_sim_cycle = 43860
gpu_tot_sim_insn = 43688989
gpu_tot_ipc =     996.1010
gpu_tot_issued_cta = 765
gpu_occupancy = 87.6422% 
gpu_tot_occupancy = 87.6422% 
max_total_param_size = 0
gpu_stall_dramfull = 415042
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      22.1954
partiton_level_parallism_total  =      22.1954
partiton_level_parallism_util =      25.3375
partiton_level_parallism_util_total  =      25.3375
L2_BW  =     794.6147 GB/Sec
L2_BW_total  =     794.6147 GB/Sec
gpu_total_sim_rate=94976
############## bottleneck_stats #############
cycles: core 43860, icnt 43860, l2 43860, dram 32933
gpu_ipc	996.101
gpu_tot_issued_cta = 765, average cycles = 57
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 696197 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5248 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.101	80
L1D data util	1.217	80	1.414	0
L1D tag util	0.401	80	0.476	3
L2 data util	1.081	64	1.107	1
L2 tag util	0.390	64	0.576	21
n_l2_access	 1094035
icnt s2m util	0.000	0	0.000	21	flits per packet: -nan
icnt m2s util	0.000	0	0.000	21	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.679	32	0.690	4

latency_l1_hit:	8008700, num_l1_reqs:	400435
L1 hit latency:	20
latency_l2_hit:	102194251, num_l2_reqs:	229551
L2 hit latency:	445
latency_dram:	643169858, num_dram_reqs:	732337
DRAM latency:	878

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.209	80	0.225	23

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.113	80	0.122	23
sp pipe util	0.000	0	0.000	23
sfu pipe util	0.000	0	0.000	23
ldst mem cycle	0.003	80	0.003	23

smem port	0.000	0

n_reg_bank	16
reg port	0.071	16	0.083	0
L1D tag util	0.401	80	0.476	3
L1D fill util	0.262	80	0.306	0
n_l1d_mshr	4096
L1D mshr util	0.050	80
n_l1d_missq	16
L1D missq util	0.017	80
L1D hit rate	0.285
L1D miss rate	0.715
L1D rsfail rate	0.000
L2 tag util	0.390	64	0.576	21
L2 fill util	0.248	64	0.253	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.594	64	0.806	21
L2 missq util	0.008	64	0.009	17
L2 hit rate	0.210
L2 miss rate	0.674
L2 rsfail rate	0.116

dram activity	0.829	32	0.842	16

load trans eff	0.611
load trans sz	32.000
load_useful_bytes 26856812, load_transaction_bytes 43940864, icnt_m2s_bytes 0
n_gmem_load_insns 259722, n_gmem_load_accesses 1373152
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.390

run 0.009, fetch 0.000, sync 0.040, control 0.000, data 0.947, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20419, Miss = 14566, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 20566, Miss = 13997, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 19742, Miss = 13068, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 20876, Miss = 14160, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18046, Miss = 12400, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 19423, Miss = 13210, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 19599, Miss = 13629, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 19766, Miss = 13770, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18417, Miss = 12693, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18953, Miss = 13103, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 19067, Miss = 13325, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 19026, Miss = 13311, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 19408, Miss = 13613, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18904, Miss = 12772, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18915, Miss = 12992, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 18687, Miss = 13387, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 18942, Miss = 13326, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18792, Miss = 13029, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17712, Miss = 12250, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 19268, Miss = 13490, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 18302, Miss = 12843, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18936, Miss = 13496, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 18509, Miss = 12821, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 18450, Miss = 13056, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17537, Miss = 12543, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17815, Miss = 12774, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17996, Miss = 12780, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17529, Miss = 12733, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17827, Miss = 12533, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17261, Miss = 12333, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17164, Miss = 12192, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16842, Miss = 12076, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 18578, Miss = 13568, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17616, Miss = 13428, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17284, Miss = 13005, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 18062, Miss = 13902, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 17010, Miss = 13162, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 17821, Miss = 13922, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 17434, Miss = 13201, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 18051, Miss = 13716, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 17281, Miss = 13306, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 16899, Miss = 12641, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 18170, Miss = 13818, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 17797, Miss = 13500, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16502, Miss = 12049, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 16595, Miss = 11635, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16855, Miss = 11960, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 16256, Miss = 11885, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 17060, Miss = 12589, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16324, Miss = 11501, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15794, Miss = 11065, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16918, Miss = 12121, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16102, Miss = 11532, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15775, Miss = 11079, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16400, Miss = 11343, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 17029, Miss = 12017, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16079, Miss = 11452, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 15857, Miss = 11665, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16345, Miss = 11544, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16715, Miss = 11783, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16855, Miss = 11865, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16549, Miss = 11781, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16960, Miss = 12146, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16192, Miss = 11787, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16948, Miss = 12247, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16322, Miss = 11527, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15700, Miss = 11112, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 17198, Miss = 12420, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16674, Miss = 12089, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16588, Miss = 12270, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16619, Miss = 11862, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 17422, Miss = 12328, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16353, Miss = 11610, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 16005, Miss = 11571, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 16256, Miss = 11676, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 16632, Miss = 11952, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 17118, Miss = 12350, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16193, Miss = 11437, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 16535, Miss = 11907, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16912, Miss = 12304, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1405336
	L1D_total_cache_misses = 1004901
	L1D_total_cache_miss_rate = 0.7151
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.296
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 400435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 863586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 107586
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1371607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33729

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
303, 289, 307, 311, 322, 300, 321, 322, 311, 322, 307, 307, 336, 326, 322, 296, 348, 326, 310, 307, 296, 296, 337, 328, 321, 322, 300, 321, 311, 322, 340, 311, 311, 311, 311, 326, 322, 293, 293, 293, 293, 293, 322, 293, 293, 293, 293, 293, 322, 293, 293, 293, 293, 293, 322, 293, 293, 293, 293, 293, 
gpgpu_n_tot_thrd_icount = 45118144
gpgpu_n_tot_w_icount = 1409942
gpgpu_n_stall_shd_mem = 1144734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 933347
gpgpu_n_mem_write_global = 42669
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8307871
gpgpu_n_store_insn = 275459
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2856586
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1138809
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153387	W0_Idle:400	W0_Scoreboard:10867814	W1:15075	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1398204
single_issue_nums: WS0:363140	WS1:355542	WS2:351136	WS3:343461	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7466776 {8:933347,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1420648 {8:8941,40:33728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36780040 {40:919501,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 339544 {8:42443,}
maxmflatency = 4335 
max_icnt2mem_latency = 3385 
maxmrqlatency = 1988 
max_icnt2sh_latency = 265 
averagemflatency = 777 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 7 
mrq_lat_table:54931 	48304 	43910 	53226 	72662 	184910 	152020 	75396 	13791 	1379 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97745 	229665 	418538 	189034 	26812 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	403 	333 	308 	367718 	112032 	93191 	139990 	142494 	83883 	31040 	2100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	704045 	134831 	57320 	28816 	15702 	14119 	7072 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	57 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        44        52        64        64        64        64        60        64 
dram[1]:        64        64        64        64        64        64        64        60        48        44        60        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        60        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        40        60        64        64        61        64        64 
dram[4]:        64        64        64        64        64        64        64        56        56        48        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        56        64        52        56        64        60        64        64        60        64 
dram[6]:        64        64        64        64        64        64        64        64        44        40        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        60        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        60        64        48        40        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        44        60        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        28        64        64        64        60        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        52        64        52        28        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        56        52        52        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        60        60        48        64        64        64        60        64        64 
dram[15]:        64        64        64        64        64        64        60        60        44        48        56        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        48        64        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        52        60        44        56        64        56        64        64        64        64 
dram[18]:        64        64        64        64        64        64        60        64        52        64        56        52        64        56        64        64 
dram[19]:        64        64        64        64        64        64        60        60        48        64        32        56        52        48        64        64 
dram[20]:        64        64        64        64        64        64        64        60        64        60        52        44        47        52        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        56        56        50        40        44        64        64 
dram[22]:        64        64        64        64        64        64        64        64        52        56        64        48        60        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        64        48        52        56        64        64        64 
dram[24]:        64        64        64        64        64        64        60        64        52        48        48        64        64        60        64        64 
dram[25]:        64        64        64        64        64        64        64        64        52        52        64        60        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        32        56        60        48        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        40        64        56        52        48        52        64        64 
dram[28]:        64        64        64        64        64        64        64        64        32        44        56        60        60        48        64        64 
dram[29]:        64        64        64        64        64        64        64        64        60        40        60        56        60        48        64        64 
dram[30]:        64        64        64        64        64        64        64        64        48        40        56        56        52        48        64        64 
dram[31]:        64        64        64        64        64        64        64        64        48        48        60        56        60        64        64        64 
maximum service time to same row:
dram[0]:      6230      6258      6389      6346      6522      6590      6699      6758      8975      8938      9331      9439      9742      9693      6171      6175 
dram[1]:      6257      6176      6328      6418      6615      6553      6735      6725      8716      8814      9345      9473      9453      9761      6181      6188 
dram[2]:      6245      6172      6305      6432      6625      6545      6754      6714      8593      9251      9569      9710      9911     10134      6196      6160 
dram[3]:      6248      6204      6346      6382      6681      6494      6779      6725      8822      8885      9013     10372      9943     10354      6185      6183 
dram[4]:      6242      6205      6332      6442      6551      6508      6778      6730      8915      8837      9211      9794      9943      9728      6195      6173 
dram[5]:      6193      6234      6364      6477      6535      6537      6762      6725      8235      8791      8950      8958      9696      9497      6168      6169 
dram[6]:      6185      6229      6374      6492      6566      6485      6763      6789      8212      8530      9499      8549      9734      9625      6164      6176 
dram[7]:      6180      6256      6328      6501      6606      6523      6755      6770      8658      8538      9589      9002      9830     10141      6200      6172 
dram[8]:      6207      6290      6330      6432      6591      6539      6745      6766      7909      9110      9220      8713      9315      9749      6192      6164 
dram[9]:      6233      6280      6354      6461      6610      6550      6762      6655      7972      8031      9136      8758      9275      9399      6167      6180 
dram[10]:      6213      6285      6286      6400      6594      6531      6743      6618      8026      8152      8861      8754      9254      9332      6200      6152 
dram[11]:      6220      6292      6289      6368      6631      6549      6828      6634      8164      8028      8580      8548      8782      8741      6164      6147 
dram[12]:      6216      6282      6332      6346      6650      6545      6806      6653      8320      8164      8513      8533      8775      8790      6159      6175 
dram[13]:      6200      6328      6338      6344      6602      6562      6747      6792      7857      8215      8481      8273      8490      8798      6152      6155 
dram[14]:      6234      6325      6352      6417      6519      6545      6726      6773      7818      8180      8441      8369      8510      8970      6167      6144 
dram[15]:      6250      6321      6429      6430      6587      6567      6717      6742      7869      7855      7986      8516      8476      8669      6167      6168 
dram[16]:      6265      6312      6292      6444      6601      6590      6705      6685      7986      7835      8138      8323      8753      8653      6173      6164 
dram[17]:      6226      6292      6276      6445      6551      6533      6731      6706      7995      7881      8376      8433      8714      8668      6196      6160 
dram[18]:      6201      6294      6322      6368      6554      6518      6683      6706      7862      7863      8529      8416      8726      8706      6175      6172 
dram[19]:      6189      6230      6341      6408      6603      6498      6690      6671      8391      7815      8640      8558      9019      8569      6212      6151 
dram[20]:      6219      6246      6402      6432      6585      6586      6677      6743      8416      8317      8658      8705      8970      8903      6208      6144 
dram[21]:      6203      6240      6426      6393      6591      6581      6673      6674      8164      7974      8636      8557      8866      8826      6181      6155 
dram[22]:      6197      6245      6420      6380      6586      6609      6702      6703      8035      8110      8625      8554      9045      9115      6176      6171 
dram[23]:      6245      6296      6454      6465      6550      6659      6702      6682      7834      8142      8605      8558      9033      9056      6168      6197 
dram[24]:      6204      6292      6445      6401      6569      6615      6705      6694      7795      7982      8717      8461      8889      8967      6163      6156 
dram[25]:      6189      6362      6440      6434      6533      6642      6707      6735      7910      7974      8460      8421      8737      8886      6157      6147 
dram[26]:      6234      6296      6484      6429      6554      6650      6754      6762      7950      7951      8510      8369      8608      8842      6168      6184 
dram[27]:      6185      6320      6472      6413      6511      6577      6737      6738      7894      7992      8425      8360      8552      8665      6164      6180 
dram[28]:      6179      6306      6433      6420      6586      6566      6738      6697      8063      7893      8396      8648      8998      8586      6160      6176 
dram[29]:      6219      6334      6398      6486      6609      6595      6763      6765      8072      7901      8429      8632      8779      8633      6172      6188 
dram[30]:      6241      6310      6401      6402      6546      6492      6721      6729      8790      8779      9136      9505      9536      9609      6171      6177 
dram[31]:      6236      6274      6368      6390      6578      6473      6714      6690      8887      8902      9182      9568      9517      9865      6156      6160 
average row accesses per activate:
dram[0]:  8.968554 10.074325  7.930108  8.508572  8.397661  8.746988  7.103093  7.143590  7.622857  7.623596  7.879518  8.378882  8.113208  9.130137  8.541936  9.577465 
dram[1]:  8.887500  9.343949  8.168539  8.771085  7.553192  8.192983  7.171875  8.047059  7.712644  8.096970  6.978724  7.840237  8.335484  9.078014  8.986395  8.619355 
dram[2]:  9.851352  8.957055  8.000000  8.756098  8.656627  7.822222  7.673913  7.977273  8.248485  8.481012  8.436708  7.263736  8.736486  8.555555 11.254237  9.033784 
dram[3]:  9.673333  9.024540  9.558441  8.619047  8.264706  8.781250  7.906433  7.299465  7.307693  7.632184  7.581395  7.630058  8.613334  7.179775 10.323077  8.857142 
dram[4]:  9.467532  8.769231  9.594771  8.491228  8.137143  8.097701  7.872832  7.225641  7.608939  6.859296  8.170732  9.453900  7.717647  9.604478  8.664557  9.605634 
dram[5]:  9.259740  9.228395  8.791411  9.573334  9.288590  8.892406  8.647799  7.698324  8.535948  8.416667  8.335484  9.333333  9.130435  8.025000  9.496403 11.180327 
dram[6]:  8.179191  8.639535  8.529762  8.606061  7.560440  8.289941  8.047059  7.796610  7.554914  7.162162  7.808383  7.540230  9.158274  7.902439  8.149068  9.531915 
dram[7]:  9.619047  8.276243  7.576720  8.159091  8.720497  8.987013  8.343558  7.200000  7.376404  7.880239  8.025000  8.582782  8.058064  8.712329 10.452381  8.331210 
dram[8]:  9.115385  8.262569  8.646707  8.634147  9.098040  7.434783  6.884422  7.187166  7.449438  7.130435  7.382022  7.690476  9.006993  7.950311 10.903226  8.392406 
dram[9]:  9.888112  9.251573  9.795918  8.281610  9.520548  7.688889  6.984772  7.577778  7.641619  7.878788  8.379746  8.361290  9.992308  8.116883  9.721429  9.629630 
dram[10]:  8.056818  9.339744  7.890110  8.497042  7.324176  8.683229  7.430939  7.685714  6.374384  7.393259  7.529412  8.024390  7.402299  7.840491  8.425000  9.095238 
dram[11]:  8.319527  8.785276  7.621053  9.037037  8.639751  8.711657  8.068966  8.357142  7.159575  8.096970  7.631579  8.331250  7.903030  8.278481  8.862745  9.577465 
dram[12]:  8.837500  8.000000  9.324676  9.213837  9.462069  9.006289  7.905882  8.460606  8.765100  7.747127  8.421053  7.951220  8.151898  8.055555  9.216216  9.000000 
dram[13]:  9.739726  7.977273  9.056603  7.910614  8.433735  8.929032  7.220513  7.862069  7.112299  8.149068  7.933735  9.069930  8.280254  7.692307  8.645162  9.561152 
dram[14]:  8.502924  8.265896  8.814371  8.275862  8.433735  9.019108  7.976879  8.414634  7.987879  7.542857  8.048485  8.617450  7.785714  7.550296 10.614173  9.896297 
dram[15]:  8.289018  8.470589  8.276836  7.827027  7.888268  8.695652  7.159794  7.885057  7.579545  7.588572  7.258242  7.810651  7.517241  7.807229  8.608974  8.636364 
dram[16]:  8.768292  8.724551  8.000000  8.541177  8.097701  9.109677  7.931428  7.510638  7.941176  7.329730  8.223602  8.036144 10.045801  8.972414  8.933775 10.045113 
dram[17]:  8.103448  9.240506  7.854839  8.293785  8.835443  7.887640  6.848485  7.397906  8.036144  7.710227  7.070270  7.089947  8.640000  8.794702  9.054054  9.697842 
dram[18]:  9.581081  8.352942  9.594771  9.385621  8.830189  8.441718  7.136364  7.150259  7.941176  7.838151  8.073171  7.857988  9.540741  8.601307  9.408451 10.587301 
dram[19]:  9.851352  8.418605  9.536424  9.464052  9.595890  9.245033  8.313253  7.740113  7.982143  8.121951  7.494318  7.116022  8.301887  7.757576  9.496552  9.338028 
dram[20]:  9.602649  8.666667  8.742515  9.081761  9.128205  8.284023  7.131313  8.028571  7.396739  8.512658  8.195122  7.908536  7.739645  8.294871  9.553957  9.184932 
dram[21]:  9.662162  8.626506  8.547619  8.819277  9.881119  9.333333  8.022988  7.806818  8.619355  8.496774  7.632184  8.280254  7.528736  8.972222  9.305555 10.225564 
dram[22]:  9.069182  8.520710  7.961111  8.298851  8.169591  9.102564  7.707865  7.170984  7.031579  7.362638  7.786982  8.300000  7.854546  7.701755  8.506330  9.324138 
dram[23]:  8.674847  9.648648  7.809783  9.012423  7.911111  8.539877  8.217647  8.182353  7.952096  8.222222  8.552631  7.672514  7.331395  9.212766  8.662251  9.874074 
dram[24]:  8.415663  8.421053  7.555555  7.897850  7.819209  7.654054  7.077720  7.589189  7.053763  7.415730  7.438202  8.024242  7.950617  7.651163  8.270440  8.843137 
dram[25]:  9.689189  8.835443  7.645833  8.283237  9.202615  8.000000  7.843575  8.433735  7.570621  7.274725  9.047297  9.635036  8.250000  8.214286  8.636364 10.576000 
dram[26]:  9.398693  7.803279  8.878049  8.595238 10.102942  8.574074  7.502703  9.073826  7.568182  6.952879  8.124224  7.389831  8.074534  8.440789 10.369231  9.342657 
dram[27]:  9.037500  8.481928  8.564706  8.141243  8.028409  7.758242  6.901961  7.516129  7.362638  7.812866  7.834320  8.062500  7.654971  7.714286  9.588653  9.166667 
dram[28]:  8.802469  9.637584  8.765432  8.957317  8.187135  9.393333  9.000000  9.180000  7.786982  8.073620  8.467532  7.807229  8.707483  8.620000  9.896297  9.278912 
dram[29]:  8.272189  8.179775  8.160000  8.705882  8.163743  8.311765  7.483871  7.848315  7.748571  7.525424  8.801370  7.951807  8.625851  7.741177  8.789474  9.423611 
dram[30]:  8.789157  8.776398  8.156425  8.111111  8.628049  9.616438  8.023255  8.550000  7.460674  7.005405  8.620000  9.641791  8.423841  7.850932  8.894737  9.880597 
dram[31]:  9.305733  7.934066  8.416185  7.320000  8.423530  7.982955  7.653846  6.964467  7.308108  7.091892  7.528409  8.049383  8.644737  7.975308  9.386207  9.592857 
average row locality = 700889/84225 = 8.321627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1416      1444      1460      1476      1420      1436      1364      1380      1320      1348      1308      1352      1293      1336      1324      1360 
dram[1]:      1412      1412      1441      1440      1404      1392      1364      1352      1328      1324      1312      1326      1292      1280      1324      1336 
dram[2]:      1448      1404      1464      1420      1421      1392      1396      1388      1347      1328      1348      1325      1296      1316      1328      1340 
dram[3]:      1444      1424      1456      1432      1389      1392      1338      1349      1316      1316      1304      1320      1292      1280      1342      1364 
dram[4]:      1448      1424      1452      1436      1408      1400      1380      1392      1348      1353      1340      1344      1312      1292      1370      1364 
dram[5]:      1416      1416      1416      1420      1368      1391      1359      1366      1300      1303      1292      1316      1260      1284      1320      1364 
dram[6]:      1412      1420      1416      1404      1360      1392      1352      1364      1305      1315      1304      1312      1273      1296      1312      1344 
dram[7]:      1404      1416      1416      1420      1388      1368      1344      1352      1299      1304      1284      1296      1252      1272      1320      1308 
dram[8]:      1412      1397      1428      1400      1376      1352      1354      1328      1312      1300      1314      1292      1288      1280      1352      1328 
dram[9]:      1404      1400      1424      1427      1374      1368      1360      1348      1308      1288      1324      1296      1299      1250      1361      1300 
dram[10]:      1408      1420      1420      1420      1316      1385      1330      1331      1280      1304      1280      1316      1288      1278      1348      1340 
dram[11]:      1396      1420      1432      1448      1373      1404      1388      1388      1332      1324      1306      1336      1304      1308      1356      1360 
dram[12]:      1404      1428      1420      1452      1356      1416      1328      1380      1292      1336      1280      1305      1288      1308      1364      1368 
dram[13]:      1412      1392      1424      1400      1384      1368      1392      1352      1316      1300      1317      1300      1300      1300      1340      1332 
dram[14]:      1444      1420      1456      1424      1384      1400      1364      1364      1304      1308      1328      1284      1308      1276      1348      1336 
dram[15]:      1424      1428      1452      1432      1396      1384      1380      1356      1320      1316      1324      1320      1308      1296      1346      1330 
dram[16]:      1428      1448      1464      1436      1396      1396      1372      1396      1336      1344      1324      1334      1316      1304      1352      1336 
dram[17]:      1400      1448      1445      1452      1380      1388      1340      1400      1320      1347      1308      1340      1296      1328      1340      1348 
dram[18]:      1408      1408      1452      1420      1388      1360      1398      1364      1336      1344      1324      1328      1288      1316      1340      1339 
dram[19]:      1456      1436      1426      1432      1385      1380      1364      1364      1332      1320      1326      1288      1320      1280      1388      1326 
dram[20]:      1440      1392      1444      1428      1408      1384      1397      1392      1352      1333      1344      1300      1308      1294      1328      1352 
dram[21]:      1420      1420      1420      1448      1400      1384      1380      1357      1324      1308      1328      1300      1314      1292      1340      1360 
dram[22]:      1432      1428      1420      1428      1383      1404      1356      1368      1324      1328      1316      1328      1296      1317      1344      1352 
dram[23]:      1404      1416      1424      1440      1408      1376      1384      1376      1316      1320      1300      1313      1264      1301      1308      1336 
dram[24]:      1390      1428      1412      1456      1368      1400      1352      1388      1300      1308      1324      1324      1288      1316      1324      1355 
dram[25]:      1424      1384      1453      1420      1392      1384      1388      1384      1328      1312      1339      1320      1320      1269      1336      1328 
dram[26]:      1428      1416      1440      1428      1388      1373      1372      1336      1320      1316      1308      1308      1300      1284      1348      1336 
dram[27]:      1436      1396      1440      1428      1400      1396      1392      1385      1328      1324      1327      1291      1312      1296      1352      1320 
dram[28]:      1416      1424      1404      1456      1384      1396      1361      1364      1304      1304      1304      1296      1280      1296      1336      1364 
dram[29]:      1388      1444      1412      1464      1380      1400      1376      1384      1344      1320      1285      1320      1268      1316      1336      1360 
dram[30]:      1436      1404      1444      1444      1400      1388      1364      1352      1316      1284      1297      1292      1272      1264      1352      1324 
dram[31]:      1412      1440      1440      1448      1416      1395      1380      1356      1340      1300      1328      1304      1316      1292      1361      1343 
total dram reads = 696197
bank skew: 1476/1250 = 1.18
chip skew: 22063/21443 = 1.03
number of total write accesses:
dram[0]:        40       137        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[1]:        40       176        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[2]:        40       177        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[3]:        40       165        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[4]:        40       179        64        64        64        64        69        67        56        48         0         0         0         0         0         0 
dram[5]:        40       311        68        64        64        64        64        65        56        48         0         0         0         0         0         0 
dram[6]:        40       270        68        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[7]:        40       280        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[8]:        40       300        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[9]:        40       223        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[10]:        40       155        64        64        66        64        64        64        56        48         0         0         0         0         0         0 
dram[11]:        40        48        64        64        68        64        64        64        56        48         0         0         0         0         0         0 
dram[12]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[13]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[14]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[15]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[16]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[17]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[18]:        40        48        64        64        64        64        64        64        53        48         0         0         0         0         0         0 
dram[19]:        40        48        64        64        64        64        64        67        48        48         0         0         0         0         0         0 
dram[20]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[21]:        40        48        64        64        64        64        64        65        48        48         0         0         0         0         0         0 
dram[22]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[23]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[24]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[25]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[26]:        40        48        64        64        66        64        64        64        48        48         0         0         0         0         0         0 
dram[27]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[28]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[29]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[30]:        92        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[31]:       156        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
total dram writes = 20367
min_bank_accesses = 0!
chip skew: 844/568 = 1.49
average mf latency per bank:
dram[0]:        808       781       853       826      1028      1110      1117      1149      1191      1133       906       796       811       801       770       749
dram[1]:        841       810       879       859      1053      1174      1228      1188      1320      1166       934       861       853       821       783       772
dram[2]:       1010      1087      1041      1155      1269      1525      1522      1621      1509      1574      1084      1156      1055      1115       969      1058
dram[3]:       1037      1915      1100      2004      1306      2665      1496      3156      1560      3015      1143      2352      1136      2286      1038      2024
dram[4]:       1048      1009      1127      1018      1359      1431      1600      1422      1560      1411      1211      1043      1103      1038      1032       945
dram[5]:        924       995       999      1095      1197      1453      1345      1583      1367      1521      1030      1164       974      1146       932      1040
dram[6]:        964       897      1030       938      1259      1250      1448      1377      1414      1358      1094      1005      1011       978       976       895
dram[7]:        963       953       988       994      1207      1406      1458      1426      1365      1409      1103      1058      1028      1030       997       940
dram[8]:        939       861       944       933      1184      1262      1357      1328      1379      1311      1073       962      1009       942       978       883
dram[9]:        926      1019       952      1027      1075      1361      1335      1475      1364      1475      1016      1075       957      1104       913       994
dram[10]:       1816      1150      1908      1132      2046      1350      2783      1540      2878      1654      2083      1214      2035      1199      1829      1088
dram[11]:        825       730       827       755       906       893      1182      1048      1154      1106       889       770       839       745       807       709
dram[12]:        930       789       942       820      1194       926      1400      1161      1419      1172      1045       830      1045       813       946       760
dram[13]:        731       796       762       803       954       927      1063      1138      1061      1197       782       801       725       778       731       754
dram[14]:        800       815       823       843      1006       964      1140      1173      1176      1228       812       827       815       835       792       786
dram[15]:        838       813       879       833      1049       955      1196      1280      1254      1224       927       851       877       852       830       798
dram[16]:        683       705       740       769       888       854      1004      1059      1041      1086       731       758       726       684       663       663
dram[17]:        739       710       741       747       902       874      1068      1064      1128      1066       787       783       729       730       680       688
dram[18]:        814       813       833       837       986       957      1146      1223      1244      1258       843       904       842       865       768       772
dram[19]:        936       993       944      1007      1106      1153      1351      1488      1399      1493       988      1112      1021      1113       931       989
dram[20]:        854       804       866       879      1013       984      1237      1177      1269      1226       899       839       883       841       813       796
dram[21]:        883       931       863       978      1029      1096      1299      1380      1323      1435       969      1035       908      1027       838       911
dram[22]:        795       727       796       792       991       887      1276      1128      1221      1198       881       795       836       772       777       733
dram[23]:        887       804       897       824      1050       961      1362      1246      1329      1285       963       901       896       832       870       813
dram[24]:        894       849       893       855       989       965      1303      1256      1394      1294       979       931       951       855       871       821
dram[25]:        715       784       754       824       854       874      1115      1149      1191      1207       779       911       781       815       692       768
dram[26]:        771       784       757       822       897       911      1167      1137      1231      1164       839       849       845       808       738       761
dram[27]:        735       709       802       745       913       855      1080      1084      1194      1086       804       797       777       738       704       686
dram[28]:        763       742       784       770       916       811      1110      1035      1205      1037       791       789       799       768       738       722
dram[29]:        752       748       770       819       951       903      1126      1156      1174      1146       828       822       787       752       728       708
dram[30]:        826       900       839       944      1059      1085      1190      1314      1182      1331       831       975       780       968       732       835
dram[31]:        832       822       847       905      1090      1089      1179      1198      1186      1227       825       900       805       896       743       808
maximum mf latency per bank:
dram[0]:       1815      2055      2210      1852      1915      2191      2013      2192      2222      2149      2046      2221      2036      2166      1782      1942
dram[1]:       2095      2176      2255      2131      2144      2147      2176      2164      2725      2403      2260      2211      1928      2090      1861      1837
dram[2]:       2579      3538      2426      2432      2568      2479      2753      2838      2785      2626      2555      2478      2511      2386      2369      2191
dram[3]:       2325      4335      2349      4201      2277      4299      2799      4278      2339      4214      2555      4177      2276      4167      2283      4047
dram[4]:       2588      2895      2652      2433      2732      2390      2945      2501      2852      2404      2674      2300      2578      2276      2460      2254
dram[5]:       2103      2828      2281      2288      2441      2452      2367      2440      2245      2446      2102      2296      2138      2341      2154      2209
dram[6]:       2367      3169      2372      2431      2654      2364      2505      2424      2730      2371      2372      2229      2344      2100      2293      1874
dram[7]:       2631      3546      2418      2713      2416      2575      2886      2806      2653      2897      2514      2863      2613      2567      2527      2491
dram[8]:       2040      2869      2476      2607      2107      2523      2282      2528      2334      2552      2305      2695      2202      2438      2051      2345
dram[9]:       2127      2280      2010      2448      2441      2483      2253      2448      2416      2416      2168      2529      2105      2336      2102      2222
dram[10]:       3960      3174      4316      2602      4196      2782      4102      2598      4098      2627      3810      2581      4279      2898      3972      2661
dram[11]:       1988      1877      2131      2024      2005      2172      3710      1965      2111      2602      2337      1883      1883      1906      2338      1907
dram[12]:       2805      2325      2804      1854      2885      2522      2762      2281      2904      2457      2573      1806      2672      2343      2738      1824
dram[13]:       2218      2294      1925      2188      2315      2204      2194      2148      2203      3400      2032      1876      2035      2082      2274      1867
dram[14]:       2269      2100      2412      2138      2378      2202      2339      2010      2355      2080      2048      1806      2162      1839      2162      2167
dram[15]:       2230      2053      2363      2118      2299      2150      2285      2962      2377      2239      2381      2132      2133      2076      2186      2092
dram[16]:       1590      1836      2091      2004      1603      2110      1999      1970      1749      2768      1914      1714      1675      1715      1883      1753
dram[17]:       2096      1871      1898      2003      1917      1962      2215      1827      2285      2209      1873      1772      1795      2094      1873      1734
dram[18]:       2187      2197      2012      1982      2269      2022      2434      2178      2140      2513      2377      1880      1881      2131      1937      1968
dram[19]:       2151      2179      2118      2085      2217      2034      2228      2145      2257      2124      2241      1923      2322      2180      2157      1831
dram[20]:       2575      2296      2627      2101      2481      2299      2696      2154      2727      2771      2508      2063      2552      2173      2548      2012
dram[21]:       2745      2273      2584      2330      2600      2282      2949      2345      2774      2456      2718      2200      2726      2264      2716      2205
dram[22]:       2379      2196      2396      2258      2416      2243      3621      2225      2571      2412      2343      2181      2387      2190      2396      2116
dram[23]:       2212      2542      2165      2632      2314      2631      3323      2718      2222      2719      2160      2584      2253      2532      2158      2436
dram[24]:       2131      1783      2034      2538      1991      2013      2110      2236      2312      2128      1992      1912      2120      1807      2105      1833
dram[25]:       1935      1685      2034      1723      2010      1644      2938      2019      2294      2058      2020      2159      1990      1618      1895      1636
dram[26]:       2163      2018      2133      2282      2252      1781      2638      1935      2362      2057      2182      2204      2225      1629      1879      1934
dram[27]:       2011      1823      1947      2193      1787      1914      1975      2054      2245      2011      1969      1888      1999      1827      1819      1951
dram[28]:       1828      1815      1845      2099      1839      1595      2012      2071      2019      1971      1799      2072      2129      1522      1740      1728
dram[29]:       2675      2097      2308      2481      2288      1867      2498      2017      2581      2030      2261      1970      2309      2040      2297      1823
dram[30]:       3102      2213      1974      2011      2265      2206      2153      2212      2014      2085      1928      2106      1810      2050      1752      2067
dram[31]:       2834      2084      2262      2445      2157      2158      2096      2445      2192      2191      1908      2241      1835      2319      1735      2357
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 81): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9284 n_act=2672 n_pre=2660 n_ref_event=0 n_req=22216 n_rd=22009 n_rd_L2_A=0 n_write=0 n_wr_bk=665 bw_util=0.6885
n_activity=27611 dram_eff=0.8212
bk0: 1416a 23919i bk1: 1444a 23361i bk2: 1459a 23101i bk3: 1472a 23003i bk4: 1420a 23707i bk5: 1436a 23825i bk6: 1361a 21963i bk7: 1376a 22282i bk8: 1320a 23608i bk9: 1344a 23378i bk10: 1308a 23631i bk11: 1348a 24558i bk12: 1289a 24173i bk13: 1332a 24286i bk14: 1324a 24131i bk15: 1360a 25036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879432
Row_Buffer_Locality_read = 0.882086
Row_Buffer_Locality_write = 0.553073
Bank_Level_Parallism = 6.232167
Bank_Level_Parallism_Col = 4.579870
Bank_Level_Parallism_Ready = 2.665388
write_to_read_ratio_blp_rw_average = 0.075258
GrpLevelPara = 2.951792 

BW Util details:
bwutil = 0.688489 
total_CMD = 32933 
util_bw = 22674 
Wasted_Col = 4310 
Wasted_Row = 479 
Idle = 5470 

BW Util Bottlenecks: 
RCDc_limit = 5195 
RCDWRc_limit = 332 
WTRc_limit = 1216 
RTWc_limit = 2497 
CCDLc_limit = 3459 
rwq = 0 
CCDLc_limit_alone = 3163 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 2283 

Commands details: 
total_CMD = 32933 
n_nop = 9284 
Read = 22009 
Write = 0 
L2_Alloc = 0 
L2_WB = 665 
n_act = 2672 
n_pre = 2660 
n_ref = 0 
n_req = 22216 
total_req = 22674 

Dual Bus Interface Util: 
issued_total_row = 5332 
issued_total_col = 22674 
Row_Bus_Util =  0.161904 
CoL_Bus_Util = 0.688489 
Either_Row_CoL_Bus_Util = 0.718094 
Issued_on_Two_Bus_Simul_Util = 0.132299 
issued_two_Eff = 0.184236 
queue_avg = 32.105549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1055
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 105): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9379 n_act=2674 n_pre=2660 n_ref_event=0 n_req=21926 n_rd=21717 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.6808
n_activity=27831 dram_eff=0.8056
bk0: 1412a 23542i bk1: 1412a 23344i bk2: 1437a 22983i bk3: 1440a 23477i bk4: 1404a 22359i bk5: 1384a 23648i bk6: 1360a 22353i bk7: 1352a 23240i bk8: 1328a 22198i bk9: 1324a 23422i bk10: 1312a 23420i bk11: 1324a 23866i bk12: 1292a 24473i bk13: 1280a 24495i bk14: 1320a 24645i bk15: 1336a 24331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877858
Row_Buffer_Locality_read = 0.880536
Row_Buffer_Locality_write = 0.566845
Bank_Level_Parallism = 6.248366
Bank_Level_Parallism_Col = 4.640619
Bank_Level_Parallism_Ready = 2.755051
write_to_read_ratio_blp_rw_average = 0.077803
GrpLevelPara = 2.957857 

BW Util details:
bwutil = 0.680806 
total_CMD = 32933 
util_bw = 22421 
Wasted_Col = 4682 
Wasted_Row = 590 
Idle = 5240 

BW Util Bottlenecks: 
RCDc_limit = 5992 
RCDWRc_limit = 315 
WTRc_limit = 972 
RTWc_limit = 2734 
CCDLc_limit = 3737 
rwq = 0 
CCDLc_limit_alone = 3478 
WTRc_limit_alone = 880 
RTWc_limit_alone = 2567 

Commands details: 
total_CMD = 32933 
n_nop = 9379 
Read = 21717 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 2674 
n_pre = 2660 
n_ref = 0 
n_req = 21926 
total_req = 22421 

Dual Bus Interface Util: 
issued_total_row = 5334 
issued_total_col = 22421 
Row_Bus_Util =  0.161965 
CoL_Bus_Util = 0.680806 
Either_Row_CoL_Bus_Util = 0.715210 
Issued_on_Two_Bus_Simul_Util = 0.127562 
issued_two_Eff = 0.178356 
queue_avg = 33.049038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.049
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 111): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9439 n_act=2592 n_pre=2579 n_ref_event=0 n_req=22149 n_rd=21925 n_rd_L2_A=0 n_write=0 n_wr_bk=705 bw_util=0.6872
n_activity=27650 dram_eff=0.8184
bk0: 1448a 23813i bk1: 1404a 21619i bk2: 1464a 22325i bk3: 1420a 23480i bk4: 1421a 23696i bk5: 1392a 23006i bk6: 1396a 22257i bk7: 1388a 22310i bk8: 1347a 22929i bk9: 1328a 23573i bk10: 1332a 23876i bk11: 1321a 23111i bk12: 1292a 24547i bk13: 1308a 24171i bk14: 1328a 25486i bk15: 1336a 24610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882630
Row_Buffer_Locality_read = 0.885636
Row_Buffer_Locality_write = 0.531915
Bank_Level_Parallism = 6.364407
Bank_Level_Parallism_Col = 4.788648
Bank_Level_Parallism_Ready = 2.837649
write_to_read_ratio_blp_rw_average = 0.090128
GrpLevelPara = 3.007675 

BW Util details:
bwutil = 0.687153 
total_CMD = 32933 
util_bw = 22630 
Wasted_Col = 4144 
Wasted_Row = 602 
Idle = 5557 

BW Util Bottlenecks: 
RCDc_limit = 4479 
RCDWRc_limit = 314 
WTRc_limit = 1006 
RTWc_limit = 2782 
CCDLc_limit = 3179 
rwq = 0 
CCDLc_limit_alone = 2875 
WTRc_limit_alone = 899 
RTWc_limit_alone = 2585 

Commands details: 
total_CMD = 32933 
n_nop = 9439 
Read = 21925 
Write = 0 
L2_Alloc = 0 
L2_WB = 705 
n_act = 2592 
n_pre = 2579 
n_ref = 0 
n_req = 22149 
total_req = 22630 

Dual Bus Interface Util: 
issued_total_row = 5171 
issued_total_col = 22630 
Row_Bus_Util =  0.157016 
CoL_Bus_Util = 0.687153 
Either_Row_CoL_Bus_Util = 0.713388 
Issued_on_Two_Bus_Simul_Util = 0.130781 
issued_two_Eff = 0.183323 
queue_avg = 34.960953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.961
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 133): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9576 n_act=2633 n_pre=2619 n_ref_event=0 n_req=21941 n_rd=21739 n_rd_L2_A=0 n_write=0 n_wr_bk=693 bw_util=0.6811
n_activity=27630 dram_eff=0.8119
bk0: 1440a 23599i bk1: 1419a 21882i bk2: 1456a 23139i bk3: 1432a 23369i bk4: 1389a 22901i bk5: 1388a 22756i bk6: 1336a 22501i bk7: 1349a 22193i bk8: 1316a 22400i bk9: 1316a 22945i bk10: 1304a 23625i bk11: 1320a 23502i bk12: 1292a 24124i bk13: 1277a 23355i bk14: 1342a 24550i bk15: 1363a 24061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879783
Row_Buffer_Locality_read = 0.882864
Row_Buffer_Locality_write = 0.513661
Bank_Level_Parallism = 6.482623
Bank_Level_Parallism_Col = 4.865393
Bank_Level_Parallism_Ready = 2.925152
write_to_read_ratio_blp_rw_average = 0.108055
GrpLevelPara = 2.982760 

BW Util details:
bwutil = 0.681140 
total_CMD = 32933 
util_bw = 22432 
Wasted_Col = 4480 
Wasted_Row = 538 
Idle = 5483 

BW Util Bottlenecks: 
RCDc_limit = 4690 
RCDWRc_limit = 345 
WTRc_limit = 1350 
RTWc_limit = 3355 
CCDLc_limit = 3458 
rwq = 0 
CCDLc_limit_alone = 3121 
WTRc_limit_alone = 1235 
RTWc_limit_alone = 3133 

Commands details: 
total_CMD = 32933 
n_nop = 9576 
Read = 21739 
Write = 0 
L2_Alloc = 0 
L2_WB = 693 
n_act = 2633 
n_pre = 2619 
n_ref = 0 
n_req = 21941 
total_req = 22432 

Dual Bus Interface Util: 
issued_total_row = 5252 
issued_total_col = 22432 
Row_Bus_Util =  0.159475 
CoL_Bus_Util = 0.681140 
Either_Row_CoL_Bus_Util = 0.709228 
Issued_on_Two_Bus_Simul_Util = 0.131388 
issued_two_Eff = 0.185255 
queue_avg = 33.741474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7415
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 114): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9329 n_act=2649 n_pre=2635 n_ref_event=0 n_req=22256 n_rd=21999 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.6896
n_activity=27251 dram_eff=0.8334
bk0: 1448a 23766i bk1: 1424a 21144i bk2: 1451a 23124i bk3: 1436a 22571i bk4: 1408a 23304i bk5: 1392a 22562i bk6: 1344a 20838i bk7: 1392a 21842i bk8: 1348a 22447i bk9: 1353a 22169i bk10: 1340a 23615i bk11: 1333a 24736i bk12: 1312a 23425i bk13: 1286a 24665i bk14: 1368a 24388i bk15: 1364a 24675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880564
Row_Buffer_Locality_read = 0.883470
Row_Buffer_Locality_write = 0.549223
Bank_Level_Parallism = 6.638662
Bank_Level_Parallism_Col = 4.934457
Bank_Level_Parallism_Ready = 2.814099
write_to_read_ratio_blp_rw_average = 0.113750
GrpLevelPara = 3.054694 

BW Util details:
bwutil = 0.689612 
total_CMD = 32933 
util_bw = 22711 
Wasted_Col = 3975 
Wasted_Row = 405 
Idle = 5842 

BW Util Bottlenecks: 
RCDc_limit = 4629 
RCDWRc_limit = 314 
WTRc_limit = 1042 
RTWc_limit = 3754 
CCDLc_limit = 3337 
rwq = 0 
CCDLc_limit_alone = 2944 
WTRc_limit_alone = 932 
RTWc_limit_alone = 3471 

Commands details: 
total_CMD = 32933 
n_nop = 9329 
Read = 21999 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 2649 
n_pre = 2635 
n_ref = 0 
n_req = 22256 
total_req = 22711 

Dual Bus Interface Util: 
issued_total_row = 5284 
issued_total_col = 22711 
Row_Bus_Util =  0.160447 
CoL_Bus_Util = 0.689612 
Either_Row_CoL_Bus_Util = 0.716728 
Issued_on_Two_Bus_Simul_Util = 0.133331 
issued_two_Eff = 0.186028 
queue_avg = 33.962471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9625
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 216): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9682 n_act=2435 n_pre=2422 n_ref_event=0 n_req=21815 n_rd=21563 n_rd_L2_A=0 n_write=0 n_wr_bk=828 bw_util=0.6799
n_activity=27322 dram_eff=0.8195
bk0: 1416a 23776i bk1: 1408a 20251i bk2: 1416a 23028i bk3: 1420a 23601i bk4: 1368a 23520i bk5: 1388a 23990i bk6: 1359a 23130i bk7: 1360a 22921i bk8: 1292a 23981i bk9: 1300a 23987i bk10: 1292a 24474i bk11: 1316a 24604i bk12: 1260a 24927i bk13: 1284a 23928i bk14: 1320a 24903i bk15: 1364a 25353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888098
Row_Buffer_Locality_read = 0.891310
Row_Buffer_Locality_write = 0.574661
Bank_Level_Parallism = 6.223639
Bank_Level_Parallism_Col = 4.729995
Bank_Level_Parallism_Ready = 2.777009
write_to_read_ratio_blp_rw_average = 0.109152
GrpLevelPara = 3.006231 

BW Util details:
bwutil = 0.679896 
total_CMD = 32933 
util_bw = 22391 
Wasted_Col = 4138 
Wasted_Row = 519 
Idle = 5885 

BW Util Bottlenecks: 
RCDc_limit = 4415 
RCDWRc_limit = 368 
WTRc_limit = 1497 
RTWc_limit = 3590 
CCDLc_limit = 3104 
rwq = 0 
CCDLc_limit_alone = 2719 
WTRc_limit_alone = 1387 
RTWc_limit_alone = 3315 

Commands details: 
total_CMD = 32933 
n_nop = 9682 
Read = 21563 
Write = 0 
L2_Alloc = 0 
L2_WB = 828 
n_act = 2435 
n_pre = 2422 
n_ref = 0 
n_req = 21815 
total_req = 22391 

Dual Bus Interface Util: 
issued_total_row = 4857 
issued_total_col = 22391 
Row_Bus_Util =  0.147481 
CoL_Bus_Util = 0.679896 
Either_Row_CoL_Bus_Util = 0.706009 
Issued_on_Two_Bus_Simul_Util = 0.121368 
issued_two_Eff = 0.171907 
queue_avg = 32.411503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4115
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 209): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9672 n_act=2679 n_pre=2663 n_ref_event=0 n_req=21795 n_rd=21534 n_rd_L2_A=0 n_write=0 n_wr_bk=802 bw_util=0.6782
n_activity=27357 dram_eff=0.8165
bk0: 1405a 22978i bk1: 1404a 19738i bk2: 1416a 22065i bk3: 1404a 22825i bk4: 1360a 22821i bk5: 1384a 23214i bk6: 1352a 22743i bk7: 1364a 22508i bk8: 1292a 22683i bk9: 1312a 22654i bk10: 1304a 23823i bk11: 1312a 23572i bk12: 1273a 24777i bk13: 1296a 23810i bk14: 1312a 24260i bk15: 1344a 24589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876793
Row_Buffer_Locality_read = 0.879794
Row_Buffer_Locality_write = 0.574766
Bank_Level_Parallism = 6.617884
Bank_Level_Parallism_Col = 4.902110
Bank_Level_Parallism_Ready = 2.821141
write_to_read_ratio_blp_rw_average = 0.108852
GrpLevelPara = 3.032893 

BW Util details:
bwutil = 0.678226 
total_CMD = 32933 
util_bw = 22336 
Wasted_Col = 4345 
Wasted_Row = 460 
Idle = 5792 

BW Util Bottlenecks: 
RCDc_limit = 4974 
RCDWRc_limit = 302 
WTRc_limit = 1750 
RTWc_limit = 3473 
CCDLc_limit = 3616 
rwq = 0 
CCDLc_limit_alone = 3118 
WTRc_limit_alone = 1514 
RTWc_limit_alone = 3211 

Commands details: 
total_CMD = 32933 
n_nop = 9672 
Read = 21534 
Write = 0 
L2_Alloc = 0 
L2_WB = 802 
n_act = 2679 
n_pre = 2663 
n_ref = 0 
n_req = 21795 
total_req = 22336 

Dual Bus Interface Util: 
issued_total_row = 5342 
issued_total_col = 22336 
Row_Bus_Util =  0.162208 
CoL_Bus_Util = 0.678226 
Either_Row_CoL_Bus_Util = 0.706313 
Issued_on_Two_Bus_Simul_Util = 0.134121 
issued_two_Eff = 0.189889 
queue_avg = 34.145782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1458
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 242): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9873 n_act=2601 n_pre=2585 n_ref_event=0 n_req=21662 n_rd=21431 n_rd_L2_A=0 n_write=0 n_wr_bk=801 bw_util=0.6751
n_activity=27191 dram_eff=0.8176
bk0: 1404a 24222i bk1: 1412a 19299i bk2: 1416a 22125i bk3: 1420a 22772i bk4: 1388a 23620i bk5: 1368a 23598i bk6: 1344a 22132i bk7: 1352a 22270i bk8: 1299a 22970i bk9: 1304a 23097i bk10: 1284a 24045i bk11: 1296a 24449i bk12: 1248a 24201i bk13: 1272a 24349i bk14: 1316a 25239i bk15: 1308a 24412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879867
Row_Buffer_Locality_read = 0.882658
Row_Buffer_Locality_write = 0.605505
Bank_Level_Parallism = 6.530540
Bank_Level_Parallism_Col = 4.916049
Bank_Level_Parallism_Ready = 2.794080
write_to_read_ratio_blp_rw_average = 0.113517
GrpLevelPara = 3.019420 

BW Util details:
bwutil = 0.675068 
total_CMD = 32933 
util_bw = 22232 
Wasted_Col = 4133 
Wasted_Row = 551 
Idle = 6017 

BW Util Bottlenecks: 
RCDc_limit = 4451 
RCDWRc_limit = 339 
WTRc_limit = 1631 
RTWc_limit = 4012 
CCDLc_limit = 3579 
rwq = 0 
CCDLc_limit_alone = 3002 
WTRc_limit_alone = 1378 
RTWc_limit_alone = 3688 

Commands details: 
total_CMD = 32933 
n_nop = 9873 
Read = 21431 
Write = 0 
L2_Alloc = 0 
L2_WB = 801 
n_act = 2601 
n_pre = 2585 
n_ref = 0 
n_req = 21662 
total_req = 22232 

Dual Bus Interface Util: 
issued_total_row = 5186 
issued_total_col = 22232 
Row_Bus_Util =  0.157471 
CoL_Bus_Util = 0.675068 
Either_Row_CoL_Bus_Util = 0.700209 
Issued_on_Two_Bus_Simul_Util = 0.132329 
issued_two_Eff = 0.188985 
queue_avg = 33.366501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3665
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 238): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9737 n_act=2683 n_pre=2667 n_ref_event=0 n_req=21730 n_rd=21511 n_rd_L2_A=0 n_write=0 n_wr_bk=813 bw_util=0.6779
n_activity=27225 dram_eff=0.82
bk0: 1412a 23028i bk1: 1397a 20042i bk2: 1428a 23134i bk3: 1400a 23814i bk4: 1376a 23139i bk5: 1352a 23100i bk6: 1354a 22020i bk7: 1328a 22542i bk8: 1312a 23158i bk9: 1300a 22828i bk10: 1314a 23408i bk11: 1292a 23800i bk12: 1288a 24597i bk13: 1280a 23966i bk14: 1352a 25188i bk15: 1326a 24262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876502
Row_Buffer_Locality_read = 0.879550
Row_Buffer_Locality_write = 0.570093
Bank_Level_Parallism = 6.550195
Bank_Level_Parallism_Col = 4.857234
Bank_Level_Parallism_Ready = 2.797393
write_to_read_ratio_blp_rw_average = 0.108491
GrpLevelPara = 3.017586 

BW Util details:
bwutil = 0.677861 
total_CMD = 32933 
util_bw = 22324 
Wasted_Col = 4166 
Wasted_Row = 475 
Idle = 5968 

BW Util Bottlenecks: 
RCDc_limit = 4675 
RCDWRc_limit = 345 
WTRc_limit = 1300 
RTWc_limit = 3435 
CCDLc_limit = 3509 
rwq = 0 
CCDLc_limit_alone = 3052 
WTRc_limit_alone = 1138 
RTWc_limit_alone = 3140 

Commands details: 
total_CMD = 32933 
n_nop = 9737 
Read = 21511 
Write = 0 
L2_Alloc = 0 
L2_WB = 813 
n_act = 2683 
n_pre = 2667 
n_ref = 0 
n_req = 21730 
total_req = 22324 

Dual Bus Interface Util: 
issued_total_row = 5350 
issued_total_col = 22324 
Row_Bus_Util =  0.162451 
CoL_Bus_Util = 0.677861 
Either_Row_CoL_Bus_Util = 0.704339 
Issued_on_Two_Bus_Simul_Util = 0.135973 
issued_two_Eff = 0.193051 
queue_avg = 31.148695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1487
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 245): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9792 n_act=2535 n_pre=2519 n_ref_event=0 n_req=21736 n_rd=21528 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.6762
n_activity=27164 dram_eff=0.8198
bk0: 1404a 24509i bk1: 1400a 20455i bk2: 1424a 23950i bk3: 1424a 23025i bk4: 1374a 24052i bk5: 1368a 23359i bk6: 1360a 22343i bk7: 1348a 23125i bk8: 1308a 23247i bk9: 1288a 23284i bk10: 1324a 23936i bk11: 1296a 24095i bk12: 1299a 24955i bk13: 1250a 23885i bk14: 1361a 24730i bk15: 1300a 25220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883306
Row_Buffer_Locality_read = 0.886061
Row_Buffer_Locality_write = 0.591133
Bank_Level_Parallism = 6.357697
Bank_Level_Parallism_Col = 4.760486
Bank_Level_Parallism_Ready = 2.790596
write_to_read_ratio_blp_rw_average = 0.102250
GrpLevelPara = 3.006737 

BW Util details:
bwutil = 0.676161 
total_CMD = 32933 
util_bw = 22268 
Wasted_Col = 4060 
Wasted_Row = 488 
Idle = 6117 

BW Util Bottlenecks: 
RCDc_limit = 4336 
RCDWRc_limit = 312 
WTRc_limit = 1204 
RTWc_limit = 3075 
CCDLc_limit = 3259 
rwq = 0 
CCDLc_limit_alone = 2938 
WTRc_limit_alone = 1092 
RTWc_limit_alone = 2866 

Commands details: 
total_CMD = 32933 
n_nop = 9792 
Read = 21528 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 2535 
n_pre = 2519 
n_ref = 0 
n_req = 21736 
total_req = 22268 

Dual Bus Interface Util: 
issued_total_row = 5054 
issued_total_col = 22268 
Row_Bus_Util =  0.153463 
CoL_Bus_Util = 0.676161 
Either_Row_CoL_Bus_Util = 0.702669 
Issued_on_Two_Bus_Simul_Util = 0.126955 
issued_two_Eff = 0.180675 
queue_avg = 30.877691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8777
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 226): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9963 n_act=2740 n_pre=2725 n_ref_event=0 n_req=21645 n_rd=21444 n_rd_L2_A=0 n_write=0 n_wr_bk=669 bw_util=0.6715
n_activity=26788 dram_eff=0.8255
bk0: 1408a 22797i bk1: 1412a 18012i bk2: 1420a 22424i bk3: 1420a 22632i bk4: 1316a 22939i bk5: 1381a 23598i bk6: 1329a 22583i bk7: 1328a 22609i bk8: 1280a 21977i bk9: 1304a 22737i bk10: 1280a 23655i bk11: 1316a 23721i bk12: 1288a 23676i bk13: 1278a 24037i bk14: 1348a 24104i bk15: 1336a 24686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873249
Row_Buffer_Locality_read = 0.876766
Row_Buffer_Locality_write = 0.449438
Bank_Level_Parallism = 6.888604
Bank_Level_Parallism_Col = 5.076405
Bank_Level_Parallism_Ready = 2.844752
write_to_read_ratio_blp_rw_average = 0.132766
GrpLevelPara = 3.101220 

BW Util details:
bwutil = 0.671454 
total_CMD = 32933 
util_bw = 22113 
Wasted_Col = 3919 
Wasted_Row = 441 
Idle = 6460 

BW Util Bottlenecks: 
RCDc_limit = 4351 
RCDWRc_limit = 364 
WTRc_limit = 1205 
RTWc_limit = 3970 
CCDLc_limit = 3391 
rwq = 0 
CCDLc_limit_alone = 2929 
WTRc_limit_alone = 1078 
RTWc_limit_alone = 3635 

Commands details: 
total_CMD = 32933 
n_nop = 9963 
Read = 21444 
Write = 0 
L2_Alloc = 0 
L2_WB = 669 
n_act = 2740 
n_pre = 2725 
n_ref = 0 
n_req = 21645 
total_req = 22113 

Dual Bus Interface Util: 
issued_total_row = 5465 
issued_total_col = 22113 
Row_Bus_Util =  0.165943 
CoL_Bus_Util = 0.671454 
Either_Row_CoL_Bus_Util = 0.697477 
Issued_on_Two_Bus_Simul_Util = 0.139920 
issued_two_Eff = 0.200609 
queue_avg = 34.586525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5865
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 58): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9635 n_act=2651 n_pre=2636 n_ref_event=0 n_req=22021 n_rd=21870 n_rd_L2_A=0 n_write=0 n_wr_bk=580 bw_util=0.6817
n_activity=27524 dram_eff=0.8157
bk0: 1396a 23903i bk1: 1420a 23395i bk2: 1432a 23281i bk3: 1448a 23238i bk4: 1373a 23755i bk5: 1404a 23515i bk6: 1388a 22295i bk7: 1388a 23452i bk8: 1332a 23223i bk9: 1324a 24061i bk10: 1305a 24383i bk11: 1332a 24519i bk12: 1304a 24048i bk13: 1308a 24384i bk14: 1356a 24849i bk15: 1360a 25005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879548
Row_Buffer_Locality_read = 0.882493
Row_Buffer_Locality_write = 0.438356
Bank_Level_Parallism = 6.182710
Bank_Level_Parallism_Col = 4.553288
Bank_Level_Parallism_Ready = 2.596748
write_to_read_ratio_blp_rw_average = 0.080081
GrpLevelPara = 2.928647 

BW Util details:
bwutil = 0.681687 
total_CMD = 32933 
util_bw = 22450 
Wasted_Col = 4072 
Wasted_Row = 592 
Idle = 5819 

BW Util Bottlenecks: 
RCDc_limit = 4599 
RCDWRc_limit = 290 
WTRc_limit = 627 
RTWc_limit = 3127 
CCDLc_limit = 3290 
rwq = 0 
CCDLc_limit_alone = 3025 
WTRc_limit_alone = 589 
RTWc_limit_alone = 2900 

Commands details: 
total_CMD = 32933 
n_nop = 9635 
Read = 21870 
Write = 0 
L2_Alloc = 0 
L2_WB = 580 
n_act = 2651 
n_pre = 2636 
n_ref = 0 
n_req = 22021 
total_req = 22450 

Dual Bus Interface Util: 
issued_total_row = 5287 
issued_total_col = 22450 
Row_Bus_Util =  0.160538 
CoL_Bus_Util = 0.681687 
Either_Row_CoL_Bus_Util = 0.707436 
Issued_on_Two_Bus_Simul_Util = 0.134789 
issued_two_Eff = 0.190531 
queue_avg = 28.691616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6916
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 79): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9659 n_act=2548 n_pre=2534 n_ref_event=0 n_req=21869 n_rd=21714 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.6768
n_activity=27905 dram_eff=0.7988
bk0: 1404a 23856i bk1: 1428a 22619i bk2: 1419a 23744i bk3: 1448a 23566i bk4: 1356a 24242i bk5: 1416a 24012i bk6: 1328a 22538i bk7: 1380a 23575i bk8: 1292a 23371i bk9: 1336a 23993i bk10: 1280a 24305i bk11: 1303a 24312i bk12: 1288a 24019i bk13: 1304a 24111i bk14: 1364a 24740i bk15: 1368a 24420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883314
Row_Buffer_Locality_read = 0.885993
Row_Buffer_Locality_write = 0.479167
Bank_Level_Parallism = 6.081062
Bank_Level_Parallism_Col = 4.519220
Bank_Level_Parallism_Ready = 2.683087
write_to_read_ratio_blp_rw_average = 0.084162
GrpLevelPara = 2.855339 

BW Util details:
bwutil = 0.676829 
total_CMD = 32933 
util_bw = 22290 
Wasted_Col = 4704 
Wasted_Row = 528 
Idle = 5411 

BW Util Bottlenecks: 
RCDc_limit = 5173 
RCDWRc_limit = 311 
WTRc_limit = 1073 
RTWc_limit = 2707 
CCDLc_limit = 3893 
rwq = 0 
CCDLc_limit_alone = 3555 
WTRc_limit_alone = 975 
RTWc_limit_alone = 2467 

Commands details: 
total_CMD = 32933 
n_nop = 9659 
Read = 21714 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2548 
n_pre = 2534 
n_ref = 0 
n_req = 21869 
total_req = 22290 

Dual Bus Interface Util: 
issued_total_row = 5082 
issued_total_col = 22290 
Row_Bus_Util =  0.154313 
CoL_Bus_Util = 0.676829 
Either_Row_CoL_Bus_Util = 0.706708 
Issued_on_Two_Bus_Simul_Util = 0.124434 
issued_two_Eff = 0.176076 
queue_avg = 30.661526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.6615
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 107): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9714 n_act=2626 n_pre=2610 n_ref_event=0 n_req=21773 n_rd=21621 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.674
n_activity=27764 dram_eff=0.7995
bk0: 1411a 24045i bk1: 1392a 23378i bk2: 1424a 23393i bk3: 1400a 23256i bk4: 1384a 23905i bk5: 1368a 24184i bk6: 1392a 22591i bk7: 1352a 23237i bk8: 1316a 23130i bk9: 1300a 22947i bk10: 1317a 24418i bk11: 1296a 25350i bk12: 1300a 24497i bk13: 1300a 23939i bk14: 1340a 24522i bk15: 1329a 25271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879313
Row_Buffer_Locality_read = 0.881746
Row_Buffer_Locality_write = 0.513889
Bank_Level_Parallism = 6.081165
Bank_Level_Parallism_Col = 4.496066
Bank_Level_Parallism_Ready = 2.633734
write_to_read_ratio_blp_rw_average = 0.075857
GrpLevelPara = 2.893301 

BW Util details:
bwutil = 0.674005 
total_CMD = 32933 
util_bw = 22197 
Wasted_Col = 4567 
Wasted_Row = 637 
Idle = 5532 

BW Util Bottlenecks: 
RCDc_limit = 5449 
RCDWRc_limit = 282 
WTRc_limit = 807 
RTWc_limit = 3148 
CCDLc_limit = 3538 
rwq = 0 
CCDLc_limit_alone = 3231 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2921 

Commands details: 
total_CMD = 32933 
n_nop = 9714 
Read = 21621 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2626 
n_pre = 2610 
n_ref = 0 
n_req = 21773 
total_req = 22197 

Dual Bus Interface Util: 
issued_total_row = 5236 
issued_total_col = 22197 
Row_Bus_Util =  0.158989 
CoL_Bus_Util = 0.674005 
Either_Row_CoL_Bus_Util = 0.705037 
Issued_on_Two_Bus_Simul_Util = 0.127957 
issued_two_Eff = 0.181489 
queue_avg = 30.299091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2991
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 64): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9654 n_act=2598 n_pre=2582 n_ref_event=0 n_req=21892 n_rd=21746 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.6778
n_activity=27849 dram_eff=0.8015
bk0: 1444a 23374i bk1: 1418a 23463i bk2: 1456a 22965i bk3: 1424a 22623i bk4: 1384a 23788i bk5: 1400a 23785i bk6: 1364a 22816i bk7: 1364a 23207i bk8: 1304a 22949i bk9: 1308a 23562i bk10: 1328a 24382i bk11: 1284a 24634i bk12: 1308a 23966i bk13: 1276a 23806i bk14: 1348a 24924i bk15: 1336a 24936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881316
Row_Buffer_Locality_read = 0.884163
Row_Buffer_Locality_write = 0.451389
Bank_Level_Parallism = 6.187103
Bank_Level_Parallism_Col = 4.620248
Bank_Level_Parallism_Ready = 2.725293
write_to_read_ratio_blp_rw_average = 0.074227
GrpLevelPara = 2.927686 

BW Util details:
bwutil = 0.677800 
total_CMD = 32933 
util_bw = 22322 
Wasted_Col = 4376 
Wasted_Row = 720 
Idle = 5515 

BW Util Bottlenecks: 
RCDc_limit = 5083 
RCDWRc_limit = 295 
WTRc_limit = 685 
RTWc_limit = 2804 
CCDLc_limit = 3423 
rwq = 0 
CCDLc_limit_alone = 3195 
WTRc_limit_alone = 651 
RTWc_limit_alone = 2610 

Commands details: 
total_CMD = 32933 
n_nop = 9654 
Read = 21746 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2598 
n_pre = 2582 
n_ref = 0 
n_req = 21892 
total_req = 22322 

Dual Bus Interface Util: 
issued_total_row = 5180 
issued_total_col = 22322 
Row_Bus_Util =  0.157289 
CoL_Bus_Util = 0.677800 
Either_Row_CoL_Bus_Util = 0.706859 
Issued_on_Two_Bus_Simul_Util = 0.128230 
issued_two_Eff = 0.181408 
queue_avg = 31.406796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4068
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 93): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9556 n_act=2764 n_pre=2749 n_ref_event=0 n_req=21956 n_rd=21791 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.6792
n_activity=27869 dram_eff=0.8026
bk0: 1424a 23699i bk1: 1428a 23762i bk2: 1448a 23277i bk3: 1432a 22698i bk4: 1396a 23768i bk5: 1384a 24164i bk6: 1372a 23168i bk7: 1356a 22361i bk8: 1320a 23922i bk9: 1316a 23561i bk10: 1320a 23939i bk11: 1320a 24271i bk12: 1308a 23985i bk13: 1296a 23988i bk14: 1342a 24677i bk15: 1329a 24974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873975
Row_Buffer_Locality_read = 0.876399
Row_Buffer_Locality_write = 0.506944
Bank_Level_Parallism = 6.156421
Bank_Level_Parallism_Col = 4.477315
Bank_Level_Parallism_Ready = 2.579604
write_to_read_ratio_blp_rw_average = 0.065561
GrpLevelPara = 2.854758 

BW Util details:
bwutil = 0.679167 
total_CMD = 32933 
util_bw = 22367 
Wasted_Col = 4416 
Wasted_Row = 611 
Idle = 5539 

BW Util Bottlenecks: 
RCDc_limit = 5407 
RCDWRc_limit = 257 
WTRc_limit = 803 
RTWc_limit = 2063 
CCDLc_limit = 3462 
rwq = 0 
CCDLc_limit_alone = 3260 
WTRc_limit_alone = 765 
RTWc_limit_alone = 1899 

Commands details: 
total_CMD = 32933 
n_nop = 9556 
Read = 21791 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2764 
n_pre = 2749 
n_ref = 0 
n_req = 21956 
total_req = 22367 

Dual Bus Interface Util: 
issued_total_row = 5513 
issued_total_col = 22367 
Row_Bus_Util =  0.167400 
CoL_Bus_Util = 0.679167 
Either_Row_CoL_Bus_Util = 0.709835 
Issued_on_Two_Bus_Simul_Util = 0.136732 
issued_two_Eff = 0.192625 
queue_avg = 29.295813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2958
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 103): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9367 n_act=2618 n_pre=2604 n_ref_event=0 n_req=22126 n_rd=21966 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.6845
n_activity=27959 dram_eff=0.8063
bk0: 1428a 23967i bk1: 1444a 23886i bk2: 1464a 23529i bk3: 1436a 23423i bk4: 1392a 23540i bk5: 1396a 24063i bk6: 1372a 23333i bk7: 1396a 22437i bk8: 1336a 23482i bk9: 1344a 22530i bk10: 1324a 24658i bk11: 1334a 24153i bk12: 1316a 25325i bk13: 1300a 25039i bk14: 1348a 25117i bk15: 1336a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881523
Row_Buffer_Locality_read = 0.884297
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 5.961527
Bank_Level_Parallism_Col = 4.364160
Bank_Level_Parallism_Ready = 2.562905
write_to_read_ratio_blp_rw_average = 0.065777
GrpLevelPara = 2.792578 

BW Util details:
bwutil = 0.684481 
total_CMD = 32933 
util_bw = 22542 
Wasted_Col = 4634 
Wasted_Row = 558 
Idle = 5199 

BW Util Bottlenecks: 
RCDc_limit = 5444 
RCDWRc_limit = 297 
WTRc_limit = 660 
RTWc_limit = 2326 
CCDLc_limit = 3903 
rwq = 0 
CCDLc_limit_alone = 3728 
WTRc_limit_alone = 639 
RTWc_limit_alone = 2172 

Commands details: 
total_CMD = 32933 
n_nop = 9367 
Read = 21966 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2618 
n_pre = 2604 
n_ref = 0 
n_req = 22126 
total_req = 22542 

Dual Bus Interface Util: 
issued_total_row = 5222 
issued_total_col = 22542 
Row_Bus_Util =  0.158564 
CoL_Bus_Util = 0.684481 
Either_Row_CoL_Bus_Util = 0.715574 
Issued_on_Two_Bus_Simul_Util = 0.127471 
issued_two_Eff = 0.178138 
queue_avg = 27.353991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.354
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 84): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9414 n_act=2722 n_pre=2708 n_ref_event=0 n_req=22024 n_rd=21873 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.6817
n_activity=27931 dram_eff=0.8037
bk0: 1400a 23592i bk1: 1448a 23825i bk2: 1445a 23269i bk3: 1452a 22656i bk4: 1380a 24330i bk5: 1388a 23176i bk6: 1340a 22410i bk7: 1396a 22868i bk8: 1320a 23176i bk9: 1344a 23397i bk10: 1308a 23329i bk11: 1340a 23241i bk12: 1296a 24745i bk13: 1328a 24129i bk14: 1340a 24897i bk15: 1348a 24800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876289
Row_Buffer_Locality_read = 0.878354
Row_Buffer_Locality_write = 0.562500
Bank_Level_Parallism = 6.183773
Bank_Level_Parallism_Col = 4.550026
Bank_Level_Parallism_Ready = 2.662925
write_to_read_ratio_blp_rw_average = 0.060749
GrpLevelPara = 2.876086 

BW Util details:
bwutil = 0.681657 
total_CMD = 32933 
util_bw = 22449 
Wasted_Col = 4564 
Wasted_Row = 657 
Idle = 5263 

BW Util Bottlenecks: 
RCDc_limit = 5725 
RCDWRc_limit = 229 
WTRc_limit = 1039 
RTWc_limit = 2578 
CCDLc_limit = 3776 
rwq = 0 
CCDLc_limit_alone = 3496 
WTRc_limit_alone = 959 
RTWc_limit_alone = 2378 

Commands details: 
total_CMD = 32933 
n_nop = 9414 
Read = 21873 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 2722 
n_pre = 2708 
n_ref = 0 
n_req = 22024 
total_req = 22449 

Dual Bus Interface Util: 
issued_total_row = 5430 
issued_total_col = 22449 
Row_Bus_Util =  0.164880 
CoL_Bus_Util = 0.681657 
Either_Row_CoL_Bus_Util = 0.714147 
Issued_on_Two_Bus_Simul_Util = 0.132390 
issued_two_Eff = 0.185382 
queue_avg = 27.622597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6226
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 84): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9595 n_act=2568 n_pre=2553 n_ref_event=0 n_req=21957 n_rd=21800 n_rd_L2_A=0 n_write=0 n_wr_bk=573 bw_util=0.6793
n_activity=27934 dram_eff=0.8009
bk0: 1408a 24927i bk1: 1408a 23261i bk2: 1452a 24086i bk3: 1420a 23959i bk4: 1388a 24095i bk5: 1360a 23888i bk6: 1396a 22458i bk7: 1364a 23073i bk8: 1336a 23208i bk9: 1344a 23593i bk10: 1324a 24617i bk11: 1328a 24412i bk12: 1288a 25165i bk13: 1316a 24614i bk14: 1335a 25087i bk15: 1333a 25636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882945
Row_Buffer_Locality_read = 0.885841
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 5.888696
Bank_Level_Parallism_Col = 4.379212
Bank_Level_Parallism_Ready = 2.583918
write_to_read_ratio_blp_rw_average = 0.062028
GrpLevelPara = 2.805438 

BW Util details:
bwutil = 0.679349 
total_CMD = 32933 
util_bw = 22373 
Wasted_Col = 4452 
Wasted_Row = 820 
Idle = 5288 

BW Util Bottlenecks: 
RCDc_limit = 5002 
RCDWRc_limit = 270 
WTRc_limit = 590 
RTWc_limit = 2175 
CCDLc_limit = 3345 
rwq = 0 
CCDLc_limit_alone = 3106 
WTRc_limit_alone = 533 
RTWc_limit_alone = 1993 

Commands details: 
total_CMD = 32933 
n_nop = 9595 
Read = 21800 
Write = 0 
L2_Alloc = 0 
L2_WB = 573 
n_act = 2568 
n_pre = 2553 
n_ref = 0 
n_req = 21957 
total_req = 22373 

Dual Bus Interface Util: 
issued_total_row = 5121 
issued_total_col = 22373 
Row_Bus_Util =  0.155498 
CoL_Bus_Util = 0.679349 
Either_Row_CoL_Bus_Util = 0.708651 
Issued_on_Two_Bus_Simul_Util = 0.126196 
issued_two_Eff = 0.178079 
queue_avg = 25.951447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9514
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 135): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9785 n_act=2564 n_pre=2548 n_ref_event=0 n_req=21966 n_rd=21776 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.6786
n_activity=27470 dram_eff=0.8135
bk0: 1447a 24192i bk1: 1436a 23132i bk2: 1424a 23760i bk3: 1432a 22975i bk4: 1385a 23765i bk5: 1380a 23620i bk6: 1363a 23511i bk7: 1353a 21928i bk8: 1328a 23270i bk9: 1320a 23408i bk10: 1318a 23643i bk11: 1288a 23634i bk12: 1320a 23595i bk13: 1280a 23700i bk14: 1376a 24589i bk15: 1326a 24940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883051
Row_Buffer_Locality_read = 0.885175
Row_Buffer_Locality_write = 0.559441
Bank_Level_Parallism = 6.343239
Bank_Level_Parallism_Col = 4.786032
Bank_Level_Parallism_Ready = 2.823914
write_to_read_ratio_blp_rw_average = 0.078745
GrpLevelPara = 2.955694 

BW Util details:
bwutil = 0.678559 
total_CMD = 32933 
util_bw = 22347 
Wasted_Col = 4030 
Wasted_Row = 610 
Idle = 5946 

BW Util Bottlenecks: 
RCDc_limit = 4400 
RCDWRc_limit = 236 
WTRc_limit = 757 
RTWc_limit = 3034 
CCDLc_limit = 3310 
rwq = 0 
CCDLc_limit_alone = 3002 
WTRc_limit_alone = 698 
RTWc_limit_alone = 2785 

Commands details: 
total_CMD = 32933 
n_nop = 9785 
Read = 21776 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 2564 
n_pre = 2548 
n_ref = 0 
n_req = 21966 
total_req = 22347 

Dual Bus Interface Util: 
issued_total_row = 5112 
issued_total_col = 22347 
Row_Bus_Util =  0.155224 
CoL_Bus_Util = 0.678559 
Either_Row_CoL_Bus_Util = 0.702882 
Issued_on_Two_Bus_Simul_Util = 0.130902 
issued_two_Eff = 0.186236 
queue_avg = 29.449276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4493
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 100): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9507 n_act=2617 n_pre=2601 n_ref_event=0 n_req=22038 n_rd=21871 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6814
n_activity=27940 dram_eff=0.8031
bk0: 1440a 23502i bk1: 1392a 23886i bk2: 1444a 22966i bk3: 1428a 23321i bk4: 1408a 23620i bk5: 1384a 23351i bk6: 1396a 21678i bk7: 1388a 23031i bk8: 1348a 23316i bk9: 1333a 23872i bk10: 1344a 24471i bk11: 1296a 24547i bk12: 1308a 24148i bk13: 1293a 24412i bk14: 1328a 24852i bk15: 1341a 24718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881137
Row_Buffer_Locality_read = 0.883383
Row_Buffer_Locality_write = 0.535211
Bank_Level_Parallism = 6.157456
Bank_Level_Parallism_Col = 4.578626
Bank_Level_Parallism_Ready = 2.703730
write_to_read_ratio_blp_rw_average = 0.066319
GrpLevelPara = 2.903799 

BW Util details:
bwutil = 0.681353 
total_CMD = 32933 
util_bw = 22439 
Wasted_Col = 4355 
Wasted_Row = 693 
Idle = 5446 

BW Util Bottlenecks: 
RCDc_limit = 5386 
RCDWRc_limit = 214 
WTRc_limit = 645 
RTWc_limit = 2766 
CCDLc_limit = 3518 
rwq = 0 
CCDLc_limit_alone = 3230 
WTRc_limit_alone = 599 
RTWc_limit_alone = 2524 

Commands details: 
total_CMD = 32933 
n_nop = 9507 
Read = 21871 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2617 
n_pre = 2601 
n_ref = 0 
n_req = 22038 
total_req = 22439 

Dual Bus Interface Util: 
issued_total_row = 5218 
issued_total_col = 22439 
Row_Bus_Util =  0.158443 
CoL_Bus_Util = 0.681353 
Either_Row_CoL_Bus_Util = 0.711323 
Issued_on_Two_Bus_Simul_Util = 0.128473 
issued_two_Eff = 0.180611 
queue_avg = 28.222633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2226
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 94): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9559 n_act=2526 n_pre=2511 n_ref_event=0 n_req=21938 n_rd=21783 n_rd_L2_A=0 n_write=0 n_wr_bk=569 bw_util=0.6787
n_activity=27662 dram_eff=0.808
bk0: 1420a 24079i bk1: 1420a 24027i bk2: 1420a 23797i bk3: 1448a 22668i bk4: 1396a 24597i bk5: 1384a 24057i bk6: 1380a 22953i bk7: 1357a 22966i bk8: 1324a 24297i bk9: 1304a 24261i bk10: 1328a 23803i bk11: 1300a 23866i bk12: 1310a 24064i bk13: 1292a 24764i bk14: 1340a 24591i bk15: 1360a 25100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884759
Row_Buffer_Locality_read = 0.887354
Row_Buffer_Locality_write = 0.489510
Bank_Level_Parallism = 6.035121
Bank_Level_Parallism_Col = 4.515518
Bank_Level_Parallism_Ready = 2.698730
write_to_read_ratio_blp_rw_average = 0.065553
GrpLevelPara = 2.858558 

BW Util details:
bwutil = 0.678711 
total_CMD = 32933 
util_bw = 22352 
Wasted_Col = 4363 
Wasted_Row = 619 
Idle = 5599 

BW Util Bottlenecks: 
RCDc_limit = 5077 
RCDWRc_limit = 278 
WTRc_limit = 711 
RTWc_limit = 2494 
CCDLc_limit = 3534 
rwq = 0 
CCDLc_limit_alone = 3260 
WTRc_limit_alone = 635 
RTWc_limit_alone = 2296 

Commands details: 
total_CMD = 32933 
n_nop = 9559 
Read = 21783 
Write = 0 
L2_Alloc = 0 
L2_WB = 569 
n_act = 2526 
n_pre = 2511 
n_ref = 0 
n_req = 21938 
total_req = 22352 

Dual Bus Interface Util: 
issued_total_row = 5037 
issued_total_col = 22352 
Row_Bus_Util =  0.152947 
CoL_Bus_Util = 0.678711 
Either_Row_CoL_Bus_Util = 0.709744 
Issued_on_Two_Bus_Simul_Util = 0.121914 
issued_two_Eff = 0.171772 
queue_avg = 28.534996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.535
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 84): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9550 n_act=2719 n_pre=2704 n_ref_event=0 n_req=21966 n_rd=21817 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6797
n_activity=27985 dram_eff=0.7999
bk0: 1432a 23962i bk1: 1428a 23045i bk2: 1416a 23306i bk3: 1428a 23446i bk4: 1380a 23685i bk5: 1404a 23830i bk6: 1356a 21906i bk7: 1368a 22676i bk8: 1324a 23085i bk9: 1328a 23301i bk10: 1316a 24313i bk11: 1328a 24615i bk12: 1296a 24023i bk13: 1317a 23978i bk14: 1344a 24757i bk15: 1352a 25020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876144
Row_Buffer_Locality_read = 0.878455
Row_Buffer_Locality_write = 0.521127
Bank_Level_Parallism = 6.152975
Bank_Level_Parallism_Col = 4.517857
Bank_Level_Parallism_Ready = 2.641188
write_to_read_ratio_blp_rw_average = 0.065256
GrpLevelPara = 2.871362 

BW Util details:
bwutil = 0.679713 
total_CMD = 32933 
util_bw = 22385 
Wasted_Col = 4630 
Wasted_Row = 604 
Idle = 5314 

BW Util Bottlenecks: 
RCDc_limit = 5402 
RCDWRc_limit = 237 
WTRc_limit = 966 
RTWc_limit = 2244 
CCDLc_limit = 3637 
rwq = 0 
CCDLc_limit_alone = 3384 
WTRc_limit_alone = 901 
RTWc_limit_alone = 2056 

Commands details: 
total_CMD = 32933 
n_nop = 9550 
Read = 21817 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2719 
n_pre = 2704 
n_ref = 0 
n_req = 21966 
total_req = 22385 

Dual Bus Interface Util: 
issued_total_row = 5423 
issued_total_col = 22385 
Row_Bus_Util =  0.164668 
CoL_Bus_Util = 0.679713 
Either_Row_CoL_Bus_Util = 0.710017 
Issued_on_Two_Bus_Simul_Util = 0.134364 
issued_two_Eff = 0.189240 
queue_avg = 29.430450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4305
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 123): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9733 n_act=2589 n_pre=2574 n_ref_event=0 n_req=21828 n_rd=21657 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6749
n_activity=27827 dram_eff=0.7987
bk0: 1404a 24288i bk1: 1416a 24223i bk2: 1420a 23078i bk3: 1434a 23091i bk4: 1408a 22780i bk5: 1376a 23512i bk6: 1380a 21992i bk7: 1374a 23290i bk8: 1316a 23472i bk9: 1320a 24143i bk10: 1300a 24435i bk11: 1311a 24531i bk12: 1260a 24022i bk13: 1298a 24967i bk14: 1308a 24762i bk15: 1332a 25016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881231
Row_Buffer_Locality_read = 0.883776
Row_Buffer_Locality_write = 0.492958
Bank_Level_Parallism = 6.109710
Bank_Level_Parallism_Col = 4.529701
Bank_Level_Parallism_Ready = 2.649719
write_to_read_ratio_blp_rw_average = 0.074915
GrpLevelPara = 2.844186 

BW Util details:
bwutil = 0.674855 
total_CMD = 32933 
util_bw = 22225 
Wasted_Col = 4469 
Wasted_Row = 660 
Idle = 5579 

BW Util Bottlenecks: 
RCDc_limit = 5010 
RCDWRc_limit = 243 
WTRc_limit = 688 
RTWc_limit = 2580 
CCDLc_limit = 3689 
rwq = 0 
CCDLc_limit_alone = 3412 
WTRc_limit_alone = 623 
RTWc_limit_alone = 2368 

Commands details: 
total_CMD = 32933 
n_nop = 9733 
Read = 21657 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2589 
n_pre = 2574 
n_ref = 0 
n_req = 21828 
total_req = 22225 

Dual Bus Interface Util: 
issued_total_row = 5163 
issued_total_col = 22225 
Row_Bus_Util =  0.156773 
CoL_Bus_Util = 0.674855 
Either_Row_CoL_Bus_Util = 0.704461 
Issued_on_Two_Bus_Simul_Util = 0.127167 
issued_two_Eff = 0.180517 
queue_avg = 27.596363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5964
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 105): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9700 n_act=2803 n_pre=2788 n_ref_event=0 n_req=21875 n_rd=21710 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6765
n_activity=27740 dram_eff=0.8031
bk0: 1387a 23392i bk1: 1428a 22945i bk2: 1412a 22523i bk3: 1452a 22300i bk4: 1368a 22650i bk5: 1400a 22494i bk6: 1349a 21565i bk7: 1388a 22251i bk8: 1300a 22797i bk9: 1308a 22928i bk10: 1324a 23494i bk11: 1324a 23573i bk12: 1288a 23463i bk13: 1316a 23946i bk14: 1314a 23986i bk15: 1352a 24532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871660
Row_Buffer_Locality_read = 0.874044
Row_Buffer_Locality_write = 0.507042
Bank_Level_Parallism = 6.606491
Bank_Level_Parallism_Col = 4.883043
Bank_Level_Parallism_Ready = 2.913188
write_to_read_ratio_blp_rw_average = 0.062250
GrpLevelPara = 2.927720 

BW Util details:
bwutil = 0.676464 
total_CMD = 32933 
util_bw = 22278 
Wasted_Col = 4382 
Wasted_Row = 577 
Idle = 5696 

BW Util Bottlenecks: 
RCDc_limit = 5092 
RCDWRc_limit = 227 
WTRc_limit = 725 
RTWc_limit = 2528 
CCDLc_limit = 3580 
rwq = 0 
CCDLc_limit_alone = 3345 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2345 

Commands details: 
total_CMD = 32933 
n_nop = 9700 
Read = 21710 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2803 
n_pre = 2788 
n_ref = 0 
n_req = 21875 
total_req = 22278 

Dual Bus Interface Util: 
issued_total_row = 5591 
issued_total_col = 22278 
Row_Bus_Util =  0.169769 
CoL_Bus_Util = 0.676464 
Either_Row_CoL_Bus_Util = 0.705463 
Issued_on_Two_Bus_Simul_Util = 0.140771 
issued_two_Eff = 0.199544 
queue_avg = 30.025173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.0252
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 94): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9596 n_act=2580 n_pre=2565 n_ref_event=0 n_req=21923 n_rd=21756 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6779
n_activity=27725 dram_eff=0.8052
bk0: 1423a 24565i bk1: 1384a 24140i bk2: 1452a 22759i bk3: 1416a 23404i bk4: 1392a 24169i bk5: 1384a 23366i bk6: 1388a 22028i bk7: 1384a 23290i bk8: 1328a 23776i bk9: 1312a 23547i bk10: 1338a 24794i bk11: 1320a 24623i bk12: 1320a 24095i bk13: 1265a 24295i bk14: 1329a 24568i bk15: 1321a 25200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882162
Row_Buffer_Locality_read = 0.884702
Row_Buffer_Locality_write = 0.492958
Bank_Level_Parallism = 6.074151
Bank_Level_Parallism_Col = 4.517191
Bank_Level_Parallism_Ready = 2.694410
write_to_read_ratio_blp_rw_average = 0.062074
GrpLevelPara = 2.869634 

BW Util details:
bwutil = 0.677861 
total_CMD = 32933 
util_bw = 22324 
Wasted_Col = 4427 
Wasted_Row = 612 
Idle = 5570 

BW Util Bottlenecks: 
RCDc_limit = 5325 
RCDWRc_limit = 261 
WTRc_limit = 792 
RTWc_limit = 2214 
CCDLc_limit = 3580 
rwq = 0 
CCDLc_limit_alone = 3362 
WTRc_limit_alone = 753 
RTWc_limit_alone = 2035 

Commands details: 
total_CMD = 32933 
n_nop = 9596 
Read = 21756 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2580 
n_pre = 2565 
n_ref = 0 
n_req = 21923 
total_req = 22324 

Dual Bus Interface Util: 
issued_total_row = 5145 
issued_total_col = 22324 
Row_Bus_Util =  0.156226 
CoL_Bus_Util = 0.677861 
Either_Row_CoL_Bus_Util = 0.708621 
Issued_on_Two_Bus_Simul_Util = 0.125467 
issued_two_Eff = 0.177058 
queue_avg = 27.334225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3342
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 61): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9757 n_act=2591 n_pre=2575 n_ref_event=0 n_req=21844 n_rd=21668 n_rd_L2_A=0 n_write=0 n_wr_bk=570 bw_util=0.6752
n_activity=27432 dram_eff=0.8107
bk0: 1428a 23764i bk1: 1416a 23617i bk2: 1440a 23961i bk3: 1428a 23100i bk4: 1357a 24261i bk5: 1373a 24208i bk6: 1372a 22312i bk7: 1336a 23974i bk8: 1320a 23442i bk9: 1316a 22994i bk10: 1308a 24278i bk11: 1308a 23939i bk12: 1300a 24472i bk13: 1282a 24802i bk14: 1348a 25460i bk15: 1336a 25149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881212
Row_Buffer_Locality_read = 0.883843
Row_Buffer_Locality_write = 0.482517
Bank_Level_Parallism = 6.088333
Bank_Level_Parallism_Col = 4.496450
Bank_Level_Parallism_Ready = 2.619300
write_to_read_ratio_blp_rw_average = 0.073846
GrpLevelPara = 2.873726 

BW Util details:
bwutil = 0.675250 
total_CMD = 32933 
util_bw = 22238 
Wasted_Col = 4317 
Wasted_Row = 547 
Idle = 5831 

BW Util Bottlenecks: 
RCDc_limit = 5142 
RCDWRc_limit = 255 
WTRc_limit = 773 
RTWc_limit = 2568 
CCDLc_limit = 3646 
rwq = 0 
CCDLc_limit_alone = 3401 
WTRc_limit_alone = 703 
RTWc_limit_alone = 2393 

Commands details: 
total_CMD = 32933 
n_nop = 9757 
Read = 21668 
Write = 0 
L2_Alloc = 0 
L2_WB = 570 
n_act = 2591 
n_pre = 2575 
n_ref = 0 
n_req = 21844 
total_req = 22238 

Dual Bus Interface Util: 
issued_total_row = 5166 
issued_total_col = 22238 
Row_Bus_Util =  0.156864 
CoL_Bus_Util = 0.675250 
Either_Row_CoL_Bus_Util = 0.703732 
Issued_on_Two_Bus_Simul_Util = 0.128382 
issued_two_Eff = 0.182430 
queue_avg = 27.639511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6395
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 64): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9547 n_act=2725 n_pre=2710 n_ref_event=0 n_req=21965 n_rd=21802 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6793
n_activity=27818 dram_eff=0.8042
bk0: 1436a 24069i bk1: 1396a 24393i bk2: 1440a 23451i bk3: 1424a 23506i bk4: 1396a 23460i bk5: 1396a 22965i bk6: 1392a 23187i bk7: 1381a 23271i bk8: 1328a 23092i bk9: 1324a 23584i bk10: 1323a 24068i bk11: 1289a 24385i bk12: 1309a 24124i bk13: 1296a 24063i bk14: 1352a 25208i bk15: 1320a 25327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875757
Row_Buffer_Locality_read = 0.878342
Row_Buffer_Locality_write = 0.478873
Bank_Level_Parallism = 6.083081
Bank_Level_Parallism_Col = 4.406025
Bank_Level_Parallism_Ready = 2.542065
write_to_read_ratio_blp_rw_average = 0.062549
GrpLevelPara = 2.833029 

BW Util details:
bwutil = 0.679258 
total_CMD = 32933 
util_bw = 22370 
Wasted_Col = 4486 
Wasted_Row = 551 
Idle = 5526 

BW Util Bottlenecks: 
RCDc_limit = 5586 
RCDWRc_limit = 251 
WTRc_limit = 598 
RTWc_limit = 2349 
CCDLc_limit = 3727 
rwq = 0 
CCDLc_limit_alone = 3519 
WTRc_limit_alone = 560 
RTWc_limit_alone = 2179 

Commands details: 
total_CMD = 32933 
n_nop = 9547 
Read = 21802 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2725 
n_pre = 2710 
n_ref = 0 
n_req = 21965 
total_req = 22370 

Dual Bus Interface Util: 
issued_total_row = 5435 
issued_total_col = 22370 
Row_Bus_Util =  0.165032 
CoL_Bus_Util = 0.679258 
Either_Row_CoL_Bus_Util = 0.710108 
Issued_on_Two_Bus_Simul_Util = 0.134182 
issued_two_Eff = 0.188959 
queue_avg = 26.593964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.594
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 83): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9702 n_act=2489 n_pre=2476 n_ref_event=0 n_req=21831 n_rd=21673 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6753
n_activity=27753 dram_eff=0.8014
bk0: 1416a 24281i bk1: 1424a 24084i bk2: 1404a 24200i bk3: 1452a 23116i bk4: 1384a 23581i bk5: 1393a 23784i bk6: 1360a 24005i bk7: 1360a 23067i bk8: 1304a 23793i bk9: 1304a 23239i bk10: 1304a 24269i bk11: 1296a 23702i bk12: 1280a 24277i bk13: 1292a 24477i bk14: 1336a 25125i bk15: 1364a 24731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885788
Row_Buffer_Locality_read = 0.888084
Row_Buffer_Locality_write = 0.535211
Bank_Level_Parallism = 6.028276
Bank_Level_Parallism_Col = 4.527649
Bank_Level_Parallism_Ready = 2.731936
write_to_read_ratio_blp_rw_average = 0.063454
GrpLevelPara = 2.845119 

BW Util details:
bwutil = 0.675341 
total_CMD = 32933 
util_bw = 22241 
Wasted_Col = 4438 
Wasted_Row = 694 
Idle = 5560 

BW Util Bottlenecks: 
RCDc_limit = 5130 
RCDWRc_limit = 241 
WTRc_limit = 775 
RTWc_limit = 2238 
CCDLc_limit = 3538 
rwq = 0 
CCDLc_limit_alone = 3323 
WTRc_limit_alone = 713 
RTWc_limit_alone = 2085 

Commands details: 
total_CMD = 32933 
n_nop = 9702 
Read = 21673 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2489 
n_pre = 2476 
n_ref = 0 
n_req = 21831 
total_req = 22241 

Dual Bus Interface Util: 
issued_total_row = 4965 
issued_total_col = 22241 
Row_Bus_Util =  0.150761 
CoL_Bus_Util = 0.675341 
Either_Row_CoL_Bus_Util = 0.705402 
Issued_on_Two_Bus_Simul_Util = 0.120700 
issued_two_Eff = 0.171108 
queue_avg = 28.322443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3224
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 87): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9561 n_act=2673 n_pre=2657 n_ref_event=0 n_req=21939 n_rd=21785 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.6787
n_activity=27769 dram_eff=0.805
bk0: 1388a 23825i bk1: 1444a 23123i bk2: 1412a 23058i bk3: 1464a 23128i bk4: 1380a 23435i bk5: 1396a 23832i bk6: 1376a 22828i bk7: 1380a 23231i bk8: 1344a 23614i bk9: 1320a 23382i bk10: 1285a 24942i bk11: 1320a 24052i bk12: 1268a 24617i bk13: 1316a 24101i bk14: 1336a 24582i bk15: 1356a 24766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878067
Row_Buffer_Locality_read = 0.880944
Row_Buffer_Locality_write = 0.436620
Bank_Level_Parallism = 6.155666
Bank_Level_Parallism_Col = 4.502527
Bank_Level_Parallism_Ready = 2.667203
write_to_read_ratio_blp_rw_average = 0.059180
GrpLevelPara = 2.865010 

BW Util details:
bwutil = 0.678742 
total_CMD = 32933 
util_bw = 22353 
Wasted_Col = 4427 
Wasted_Row = 567 
Idle = 5586 

BW Util Bottlenecks: 
RCDc_limit = 5251 
RCDWRc_limit = 275 
WTRc_limit = 683 
RTWc_limit = 2259 
CCDLc_limit = 3631 
rwq = 0 
CCDLc_limit_alone = 3383 
WTRc_limit_alone = 589 
RTWc_limit_alone = 2105 

Commands details: 
total_CMD = 32933 
n_nop = 9561 
Read = 21785 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 2673 
n_pre = 2657 
n_ref = 0 
n_req = 21939 
total_req = 22353 

Dual Bus Interface Util: 
issued_total_row = 5330 
issued_total_col = 22353 
Row_Bus_Util =  0.161844 
CoL_Bus_Util = 0.678742 
Either_Row_CoL_Bus_Util = 0.709683 
Issued_on_Two_Bus_Simul_Util = 0.130902 
issued_two_Eff = 0.184451 
queue_avg = 29.311268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3113
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 85): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9755 n_act=2572 n_pre=2557 n_ref_event=0 n_req=21791 n_rd=21619 n_rd_L2_A=0 n_write=0 n_wr_bk=620 bw_util=0.6753
n_activity=27432 dram_eff=0.8107
bk0: 1432a 22010i bk1: 1400a 23623i bk2: 1444a 23016i bk3: 1444a 23015i bk4: 1399a 23636i bk5: 1388a 24033i bk6: 1364a 23625i bk7: 1352a 22579i bk8: 1316a 23375i bk9: 1284a 22795i bk10: 1292a 24709i bk11: 1292a 25290i bk12: 1272a 24390i bk13: 1264a 23765i bk14: 1352a 24563i bk15: 1324a 24878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881864
Row_Buffer_Locality_read = 0.884747
Row_Buffer_Locality_write = 0.487342
Bank_Level_Parallism = 6.238602
Bank_Level_Parallism_Col = 4.641553
Bank_Level_Parallism_Ready = 2.725887
write_to_read_ratio_blp_rw_average = 0.086414
GrpLevelPara = 2.936109 

BW Util details:
bwutil = 0.675280 
total_CMD = 32933 
util_bw = 22239 
Wasted_Col = 4296 
Wasted_Row = 619 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 5008 
RCDWRc_limit = 278 
WTRc_limit = 877 
RTWc_limit = 2566 
CCDLc_limit = 3292 
rwq = 0 
CCDLc_limit_alone = 3069 
WTRc_limit_alone = 802 
RTWc_limit_alone = 2418 

Commands details: 
total_CMD = 32933 
n_nop = 9755 
Read = 21619 
Write = 0 
L2_Alloc = 0 
L2_WB = 620 
n_act = 2572 
n_pre = 2557 
n_ref = 0 
n_req = 21791 
total_req = 22239 

Dual Bus Interface Util: 
issued_total_row = 5129 
issued_total_col = 22239 
Row_Bus_Util =  0.155740 
CoL_Bus_Util = 0.675280 
Either_Row_CoL_Bus_Util = 0.703793 
Issued_on_Two_Bus_Simul_Util = 0.127228 
issued_two_Eff = 0.180775 
queue_avg = 32.836819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8368
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 94): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32933 n_nop=9387 n_act=2743 n_pre=2727 n_ref_event=0 n_req=22052 n_rd=21845 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.6841
n_activity=27627 dram_eff=0.8155
bk0: 1412a 21692i bk1: 1431a 22982i bk2: 1440a 22769i bk3: 1448a 22119i bk4: 1416a 23004i bk5: 1388a 23192i bk6: 1376a 22834i bk7: 1356a 22003i bk8: 1340a 22625i bk9: 1300a 22442i bk10: 1324a 23443i bk11: 1304a 23923i bk12: 1314a 23977i bk13: 1292a 23574i bk14: 1361a 24438i bk15: 1343a 24203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875443
Row_Buffer_Locality_read = 0.878255
Row_Buffer_Locality_write = 0.535912
Bank_Level_Parallism = 6.568265
Bank_Level_Parallism_Col = 4.875247
Bank_Level_Parallism_Ready = 2.870301
write_to_read_ratio_blp_rw_average = 0.081902
GrpLevelPara = 3.010163 

BW Util details:
bwutil = 0.684086 
total_CMD = 32933 
util_bw = 22529 
Wasted_Col = 4301 
Wasted_Row = 534 
Idle = 5569 

BW Util Bottlenecks: 
RCDc_limit = 5318 
RCDWRc_limit = 317 
WTRc_limit = 983 
RTWc_limit = 3031 
CCDLc_limit = 3545 
rwq = 0 
CCDLc_limit_alone = 3197 
WTRc_limit_alone = 932 
RTWc_limit_alone = 2734 

Commands details: 
total_CMD = 32933 
n_nop = 9387 
Read = 21845 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 2743 
n_pre = 2727 
n_ref = 0 
n_req = 22052 
total_req = 22529 

Dual Bus Interface Util: 
issued_total_row = 5470 
issued_total_col = 22529 
Row_Bus_Util =  0.166095 
CoL_Bus_Util = 0.684086 
Either_Row_CoL_Bus_Util = 0.714967 
Issued_on_Two_Bus_Simul_Util = 0.135214 
issued_two_Eff = 0.189119 
queue_avg = 33.573467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15051, Miss = 11431, Miss_rate = 0.759, Pending_hits = 44, Reservation_fails = 234
L2_cache_bank[1]: Access = 15482, Miss = 11766, Miss_rate = 0.760, Pending_hits = 52, Reservation_fails = 2502
L2_cache_bank[2]: Access = 14971, Miss = 11457, Miss_rate = 0.765, Pending_hits = 62, Reservation_fails = 438
L2_cache_bank[3]: Access = 15147, Miss = 11502, Miss_rate = 0.759, Pending_hits = 48, Reservation_fails = 5146
L2_cache_bank[4]: Access = 14961, Miss = 11661, Miss_rate = 0.779, Pending_hits = 43, Reservation_fails = 1924
L2_cache_bank[5]: Access = 15139, Miss = 11549, Miss_rate = 0.763, Pending_hits = 55, Reservation_fails = 4386
L2_cache_bank[6]: Access = 14888, Miss = 11476, Miss_rate = 0.771, Pending_hits = 25, Reservation_fails = 8555
L2_cache_bank[7]: Access = 15136, Miss = 11547, Miss_rate = 0.763, Pending_hits = 52, Reservation_fails = 3170
L2_cache_bank[8]: Access = 14956, Miss = 11612, Miss_rate = 0.776, Pending_hits = 54, Reservation_fails = 1295
L2_cache_bank[9]: Access = 15281, Miss = 11651, Miss_rate = 0.762, Pending_hits = 61, Reservation_fails = 4792
L2_cache_bank[10]: Access = 14764, Miss = 11419, Miss_rate = 0.773, Pending_hits = 73, Reservation_fails = 620
L2_cache_bank[11]: Access = 15312, Miss = 11671, Miss_rate = 0.762, Pending_hits = 76, Reservation_fails = 5613
L2_cache_bank[12]: Access = 14589, Miss = 11431, Miss_rate = 0.784, Pending_hits = 54, Reservation_fails = 1422
L2_cache_bank[13]: Access = 15420, Miss = 11654, Miss_rate = 0.756, Pending_hits = 65, Reservation_fails = 4464
L2_cache_bank[14]: Access = 14569, Miss = 11399, Miss_rate = 0.782, Pending_hits = 31, Reservation_fails = 286
L2_cache_bank[15]: Access = 15205, Miss = 11517, Miss_rate = 0.757, Pending_hits = 48, Reservation_fails = 4787
L2_cache_bank[16]: Access = 14613, Miss = 11506, Miss_rate = 0.787, Pending_hits = 44, Reservation_fails = 2991
L2_cache_bank[17]: Access = 15144, Miss = 11486, Miss_rate = 0.758, Pending_hits = 72, Reservation_fails = 3339
L2_cache_bank[18]: Access = 14731, Miss = 11541, Miss_rate = 0.783, Pending_hits = 55, Reservation_fails = 718
L2_cache_bank[19]: Access = 14998, Miss = 11451, Miss_rate = 0.764, Pending_hits = 53, Reservation_fails = 4255
L2_cache_bank[20]: Access = 14229, Miss = 11363, Miss_rate = 0.799, Pending_hits = 64, Reservation_fails = 3749
L2_cache_bank[21]: Access = 15257, Miss = 11480, Miss_rate = 0.752, Pending_hits = 46, Reservation_fails = 9991
L2_cache_bank[22]: Access = 14602, Miss = 11443, Miss_rate = 0.784, Pending_hits = 57, Reservation_fails = 1070
L2_cache_bank[23]: Access = 15278, Miss = 11517, Miss_rate = 0.754, Pending_hits = 50, Reservation_fails = 196
L2_cache_bank[24]: Access = 15205, Miss = 11278, Miss_rate = 0.742, Pending_hits = 33, Reservation_fails = 4064
L2_cache_bank[25]: Access = 15201, Miss = 11560, Miss_rate = 0.760, Pending_hits = 48, Reservation_fails = 3476
L2_cache_bank[26]: Access = 15128, Miss = 11458, Miss_rate = 0.757, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[27]: Access = 14930, Miss = 11305, Miss_rate = 0.757, Pending_hits = 48, Reservation_fails = 2618
L2_cache_bank[28]: Access = 15255, Miss = 11529, Miss_rate = 0.756, Pending_hits = 54, Reservation_fails = 737
L2_cache_bank[29]: Access = 15191, Miss = 11335, Miss_rate = 0.746, Pending_hits = 48, Reservation_fails = 1690
L2_cache_bank[30]: Access = 15426, Miss = 11530, Miss_rate = 0.747, Pending_hits = 64, Reservation_fails = 297
L2_cache_bank[31]: Access = 15269, Miss = 11405, Miss_rate = 0.747, Pending_hits = 57, Reservation_fails = 940
L2_cache_bank[32]: Access = 15439, Miss = 11528, Miss_rate = 0.747, Pending_hits = 53, Reservation_fails = 828
L2_cache_bank[33]: Access = 15369, Miss = 11557, Miss_rate = 0.752, Pending_hits = 77, Reservation_fails = 665
L2_cache_bank[34]: Access = 15284, Miss = 11399, Miss_rate = 0.746, Pending_hits = 47, Reservation_fails = 205
L2_cache_bank[35]: Access = 15398, Miss = 11622, Miss_rate = 0.755, Pending_hits = 81, Reservation_fails = 727
L2_cache_bank[36]: Access = 15175, Miss = 11515, Miss_rate = 0.759, Pending_hits = 51, Reservation_fails = 715
L2_cache_bank[37]: Access = 15222, Miss = 11407, Miss_rate = 0.749, Pending_hits = 43, Reservation_fails = 130
L2_cache_bank[38]: Access = 15388, Miss = 11560, Miss_rate = 0.751, Pending_hits = 37, Reservation_fails = 588
L2_cache_bank[39]: Access = 15246, Miss = 11398, Miss_rate = 0.748, Pending_hits = 57, Reservation_fails = 998
L2_cache_bank[40]: Access = 15403, Miss = 11565, Miss_rate = 0.751, Pending_hits = 46, Reservation_fails = 559
L2_cache_bank[41]: Access = 15180, Miss = 11441, Miss_rate = 0.754, Pending_hits = 96, Reservation_fails = 830
L2_cache_bank[42]: Access = 15326, Miss = 11486, Miss_rate = 0.749, Pending_hits = 46, Reservation_fails = 2056
L2_cache_bank[43]: Access = 15059, Miss = 11421, Miss_rate = 0.758, Pending_hits = 75, Reservation_fails = 1682
L2_cache_bank[44]: Access = 15253, Miss = 11419, Miss_rate = 0.749, Pending_hits = 49, Reservation_fails = 525
L2_cache_bank[45]: Access = 15240, Miss = 11510, Miss_rate = 0.755, Pending_hits = 44, Reservation_fails = 1368
L2_cache_bank[46]: Access = 15023, Miss = 11366, Miss_rate = 0.757, Pending_hits = 57, Reservation_fails = 2028
L2_cache_bank[47]: Access = 15141, Miss = 11449, Miss_rate = 0.756, Pending_hits = 34, Reservation_fails = 1796
L2_cache_bank[48]: Access = 14960, Miss = 11271, Miss_rate = 0.753, Pending_hits = 44, Reservation_fails = 1158
L2_cache_bank[49]: Access = 15375, Miss = 11577, Miss_rate = 0.753, Pending_hits = 51, Reservation_fails = 1908
L2_cache_bank[50]: Access = 15354, Miss = 11520, Miss_rate = 0.750, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[51]: Access = 15006, Miss = 11377, Miss_rate = 0.758, Pending_hits = 62, Reservation_fails = 494
L2_cache_bank[52]: Access = 15226, Miss = 11458, Miss_rate = 0.753, Pending_hits = 61, Reservation_fails = 454
L2_cache_bank[53]: Access = 14973, Miss = 11332, Miss_rate = 0.757, Pending_hits = 41, Reservation_fails = 353
L2_cache_bank[54]: Access = 15292, Miss = 11542, Miss_rate = 0.755, Pending_hits = 51, Reservation_fails = 275
L2_cache_bank[55]: Access = 15010, Miss = 11351, Miss_rate = 0.756, Pending_hits = 30, Reservation_fails = 135
L2_cache_bank[56]: Access = 15084, Miss = 11329, Miss_rate = 0.751, Pending_hits = 55, Reservation_fails = 2004
L2_cache_bank[57]: Access = 15156, Miss = 11456, Miss_rate = 0.756, Pending_hits = 52, Reservation_fails = 862
L2_cache_bank[58]: Access = 15099, Miss = 11310, Miss_rate = 0.749, Pending_hits = 45, Reservation_fails = 1005
L2_cache_bank[59]: Access = 15163, Miss = 11594, Miss_rate = 0.765, Pending_hits = 29, Reservation_fails = 3856
L2_cache_bank[60]: Access = 15214, Miss = 11450, Miss_rate = 0.753, Pending_hits = 70, Reservation_fails = 3037
L2_cache_bank[61]: Access = 14841, Miss = 11324, Miss_rate = 0.763, Pending_hits = 30, Reservation_fails = 1833
L2_cache_bank[62]: Access = 15324, Miss = 11641, Miss_rate = 0.760, Pending_hits = 69, Reservation_fails = 2788
L2_cache_bank[63]: Access = 15029, Miss = 11396, Miss_rate = 0.758, Pending_hits = 51, Reservation_fails = 828
L2_total_cache_accesses = 967580
L2_total_cache_misses = 734501
L2_total_cache_miss_rate = 0.7591
L2_total_cache_pending_hits = 3353
L2_total_cache_reservation_fails = 126455
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 175219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 126455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 525471
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27103
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 925132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42448
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 126455
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.248

icnt_total_pkts_mem_to_simt=961944
icnt_total_pkts_simt_to_mem=976016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 976016
Req_Network_cycles = 43860
Req_Network_injected_packets_per_cycle =      22.2530 
Req_Network_conflicts_per_cycle =      21.2948
Req_Network_conflicts_per_cycle_util =      24.3088
Req_Bank_Level_Parallism =      25.3639
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      30.3842
Req_Network_out_buffer_full_per_cycle =       0.2086
Req_Network_out_buffer_avg_util =      27.6281

Reply_Network_injected_packets_num = 962119
Reply_Network_cycles = 43860
Reply_Network_injected_packets_per_cycle =       21.9361
Reply_Network_conflicts_per_cycle =        8.4298
Reply_Network_conflicts_per_cycle_util =       9.6750
Reply_Bank_Level_Parallism =      25.1726
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.6859
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2742
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 40 sec (460 sec)
gpgpu_simulation_rate = 94976 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 11915789x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
