

================================================================
== Vivado HLS Report for 'normalized'
================================================================
* Date:           Tue Mar 24 00:13:16 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  345653|  345653|  345654|  345654| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+--------+--------+--------+--------+---------+
        |                         |                      |     Latency     |     Interval    | Pipeline|
        |         Instance        |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+----------------------+--------+--------+--------+--------+---------+
        |normalized_Loop_loop_U0  |normalized_Loop_loop  |  345653|  345653|  345653|  345653|   none  |
        +-------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     14|    5059|   6982|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     14|    5060|   6991|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       4|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |normalized_Loop_loop_U0  |normalized_Loop_loop  |        0|     14|  5059|  6982|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     14|  5059|  6982|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_start                   |  in |    1| ap_ctrl_hs |     normalized     | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |     normalized     | return value |
|start_out                  | out |    1| ap_ctrl_hs |     normalized     | return value |
|start_write                | out |    1| ap_ctrl_hs |     normalized     | return value |
|ap_clk                     |  in |    1| ap_ctrl_hs |     normalized     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     normalized     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     normalized     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     normalized     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     normalized     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     normalized     | return value |
|sim_data_stream_V_dout     |  in |   32|   ap_fifo  |  sim_data_stream_V |    pointer   |
|sim_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  sim_data_stream_V |    pointer   |
|sim_data_stream_V_read     | out |    1|   ap_fifo  |  sim_data_stream_V |    pointer   |
|nor_data_stream_V_din      | out |   32|   ap_fifo  |  nor_data_stream_V |    pointer   |
|nor_data_stream_V_full_n   |  in |    1|   ap_fifo  |  nor_data_stream_V |    pointer   |
|nor_data_stream_V_write    | out |    1|   ap_fifo  |  nor_data_stream_V |    pointer   |
|gray_data_stream_V_din     | out |    8|   ap_fifo  | gray_data_stream_V |    pointer   |
|gray_data_stream_V_full_n  |  in |    1|   ap_fifo  | gray_data_stream_V |    pointer   |
|gray_data_stream_V_write   | out |    1|   ap_fifo  | gray_data_stream_V |    pointer   |
|max_dout                   |  in |   64|   ap_fifo  |         max        |    pointer   |
|max_empty_n                |  in |    1|   ap_fifo  |         max        |    pointer   |
|max_read                   | out |    1|   ap_fifo  |         max        |    pointer   |
|min_dout                   |  in |   64|   ap_fifo  |         min        |    pointer   |
|min_empty_n                |  in |    1|   ap_fifo  |         min        |    pointer   |
|min_read                   | out |    1|   ap_fifo  |         min        |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

