set moduleName dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>}
set C_modelType { int 64 }
set C_modelArgList {
	{ kernel_data_V_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1285 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2286 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3287 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_26 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1285", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2286", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3287", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 64} ]}
# RTL Port declarations: 
set portNum 37
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_1285 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_2286 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_3287 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_26 sc_in sc_lv 16 signal 26 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_1285", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1285", "role": "default" }} , 
 	{ "name": "kernel_data_V_2286", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2286", "role": "default" }} , 
 	{ "name": "kernel_data_V_3287", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3287", "role": "default" }} , 
 	{ "name": "kernel_data_V_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_26", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "109", "EstimateLatencyMax" : "110",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1285", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2286", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3287", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "w2_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w2_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_42_32_1_1_U31", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1285 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2286 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3287 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_26 {Type I LastRead 2 FirstWrite -1}
		w2_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "109", "Max" : "110"}
	, {"Name" : "Interval", "Min" : "108", "Max" : "108"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_0 { ap_none {  { kernel_data_V_0 in_data 0 16 } } }
	kernel_data_V_1285 { ap_none {  { kernel_data_V_1285 in_data 0 16 } } }
	kernel_data_V_2286 { ap_none {  { kernel_data_V_2286 in_data 0 16 } } }
	kernel_data_V_3287 { ap_none {  { kernel_data_V_3287 in_data 0 16 } } }
	kernel_data_V_4 { ap_none {  { kernel_data_V_4 in_data 0 16 } } }
	kernel_data_V_5 { ap_none {  { kernel_data_V_5 in_data 0 16 } } }
	kernel_data_V_6 { ap_none {  { kernel_data_V_6 in_data 0 16 } } }
	kernel_data_V_7 { ap_none {  { kernel_data_V_7 in_data 0 16 } } }
	kernel_data_V_8 { ap_none {  { kernel_data_V_8 in_data 0 16 } } }
	kernel_data_V_9 { ap_none {  { kernel_data_V_9 in_data 0 16 } } }
	kernel_data_V_10 { ap_none {  { kernel_data_V_10 in_data 0 16 } } }
	kernel_data_V_11 { ap_none {  { kernel_data_V_11 in_data 0 16 } } }
	kernel_data_V_12 { ap_none {  { kernel_data_V_12 in_data 0 16 } } }
	kernel_data_V_13 { ap_none {  { kernel_data_V_13 in_data 0 16 } } }
	kernel_data_V_14 { ap_none {  { kernel_data_V_14 in_data 0 16 } } }
	kernel_data_V_15 { ap_none {  { kernel_data_V_15 in_data 0 16 } } }
	kernel_data_V_16 { ap_none {  { kernel_data_V_16 in_data 0 16 } } }
	kernel_data_V_17 { ap_none {  { kernel_data_V_17 in_data 0 16 } } }
	kernel_data_V_18 { ap_none {  { kernel_data_V_18 in_data 0 16 } } }
	kernel_data_V_19 { ap_none {  { kernel_data_V_19 in_data 0 16 } } }
	kernel_data_V_20 { ap_none {  { kernel_data_V_20 in_data 0 16 } } }
	kernel_data_V_21 { ap_none {  { kernel_data_V_21 in_data 0 16 } } }
	kernel_data_V_22 { ap_none {  { kernel_data_V_22 in_data 0 16 } } }
	kernel_data_V_23 { ap_none {  { kernel_data_V_23 in_data 0 16 } } }
	kernel_data_V_24 { ap_none {  { kernel_data_V_24 in_data 0 16 } } }
	kernel_data_V_25 { ap_none {  { kernel_data_V_25 in_data 0 16 } } }
	kernel_data_V_26 { ap_none {  { kernel_data_V_26 in_data 0 16 } } }
}
