verilog work "netgen/par/counter_timesim.v"
vhdl work "counter_tbw.vhw"
verilog work "C:/Xilinx/verilog/src/glbl.v"
