<p><style>[data-colorid=elnj2eoa4w]{color:#091e42} html[data-color-mode=dark] [data-colorid=elnj2eoa4w]{color:#bdd2f6}[data-colorid=adqecrxv3z]{color:#333333} html[data-color-mode=dark] [data-colorid=adqecrxv3z]{color:#cccccc}[data-colorid=f5spqdh5p2]{color:#091e42} html[data-color-mode=dark] [data-colorid=f5spqdh5p2]{color:#bdd2f6}[data-colorid=py64cf5kb4]{color:#091e42} html[data-color-mode=dark] [data-colorid=py64cf5kb4]{color:#bdd2f6}[data-colorid=lhbrzk60ec]{color:#333333} html[data-color-mode=dark] [data-colorid=lhbrzk60ec]{color:#cccccc}[data-colorid=z2fexkfd8n]{color:#091e42} html[data-color-mode=dark] [data-colorid=z2fexkfd8n]{color:#bdd2f6}[data-colorid=plz8pcbcaq]{color:#333333} html[data-color-mode=dark] [data-colorid=plz8pcbcaq]{color:#cccccc}[data-colorid=mkoicmcztt]{color:#091e42} html[data-color-mode=dark] [data-colorid=mkoicmcztt]{color:#bdd2f6}[data-colorid=nl5xvpwdu0]{color:#091e42} html[data-color-mode=dark] [data-colorid=nl5xvpwdu0]{color:#bdd2f6}[data-colorid=nw63dvf35x]{color:#333333} html[data-color-mode=dark] [data-colorid=nw63dvf35x]{color:#cccccc}[data-colorid=wkgrprag4d]{color:#333333} html[data-color-mode=dark] [data-colorid=wkgrprag4d]{color:#cccccc}[data-colorid=y0t565o6c4]{color:#091e42} html[data-color-mode=dark] [data-colorid=y0t565o6c4]{color:#bdd2f6}[data-colorid=jxhjjswhta]{color:#091e42} html[data-color-mode=dark] [data-colorid=jxhjjswhta]{color:#bdd2f6}[data-colorid=xy64tiiz8m]{color:#091e42} html[data-color-mode=dark] [data-colorid=xy64tiiz8m]{color:#bdd2f6}[data-colorid=nzephyw7v1]{color:#091e42} html[data-color-mode=dark] [data-colorid=nzephyw7v1]{color:#bdd2f6}[data-colorid=b9zpse2l4d]{color:#333333} html[data-color-mode=dark] [data-colorid=b9zpse2l4d]{color:#cccccc}[data-colorid=xmyajakt90]{color:#333333} html[data-color-mode=dark] [data-colorid=xmyajakt90]{color:#cccccc}[data-colorid=v9qxjk2h7j]{color:#333333} html[data-color-mode=dark] [data-colorid=v9qxjk2h7j]{color:#cccccc}[data-colorid=mg0d7jowb6]{color:#333333} html[data-color-mode=dark] [data-colorid=mg0d7jowb6]{color:#cccccc}[data-colorid=rnw23li359]{color:#333333} html[data-color-mode=dark] [data-colorid=rnw23li359]{color:#cccccc}[data-colorid=cu5exu2sep]{color:#091e42} html[data-color-mode=dark] [data-colorid=cu5exu2sep]{color:#bdd2f6}[data-colorid=wwt2dzeanh]{color:#333333} html[data-color-mode=dark] [data-colorid=wwt2dzeanh]{color:#cccccc}[data-colorid=y48epi2ysl]{color:#091e42} html[data-color-mode=dark] [data-colorid=y48epi2ysl]{color:#bdd2f6}[data-colorid=t4y0l5x7sx]{color:#091e42} html[data-color-mode=dark] [data-colorid=t4y0l5x7sx]{color:#bdd2f6}[data-colorid=ege5wvb4fl]{color:#091e42} html[data-color-mode=dark] [data-colorid=ege5wvb4fl]{color:#bdd2f6}[data-colorid=ed6k7yvicm]{color:#333333} html[data-color-mode=dark] [data-colorid=ed6k7yvicm]{color:#cccccc}[data-colorid=utg0bf9s4i]{color:#333333} html[data-color-mode=dark] [data-colorid=utg0bf9s4i]{color:#cccccc}[data-colorid=gb9f0k2zzb]{color:#333333} html[data-color-mode=dark] [data-colorid=gb9f0k2zzb]{color:#cccccc}[data-colorid=k0hwa3main]{color:#333333} html[data-color-mode=dark] [data-colorid=k0hwa3main]{color:#cccccc}[data-colorid=n0k8ts99za]{color:#323130} html[data-color-mode=dark] [data-colorid=n0k8ts99za]{color:#cfcecd}[data-colorid=mt3bl2rny2]{color:#333333} html[data-color-mode=dark] [data-colorid=mt3bl2rny2]{color:#cccccc}[data-colorid=pfgls27wu7]{color:#333333} html[data-color-mode=dark] [data-colorid=pfgls27wu7]{color:#cccccc}[data-colorid=idilkwk8ec]{color:#333333} html[data-color-mode=dark] [data-colorid=idilkwk8ec]{color:#cccccc}[data-colorid=fhmvu7hux9]{color:#091e42} html[data-color-mode=dark] [data-colorid=fhmvu7hux9]{color:#bdd2f6}[data-colorid=gjlocghz09]{color:#323130} html[data-color-mode=dark] [data-colorid=gjlocghz09]{color:#cfcecd}[data-colorid=mrxmfvisps]{color:#091e42} html[data-color-mode=dark] [data-colorid=mrxmfvisps]{color:#bdd2f6}[data-colorid=gy60ezpedt]{color:#091e42} html[data-color-mode=dark] [data-colorid=gy60ezpedt]{color:#bdd2f6}[data-colorid=nupm3mlff4]{color:#091e42} html[data-color-mode=dark] [data-colorid=nupm3mlff4]{color:#bdd2f6}[data-colorid=re290zsb3c]{color:#242424} html[data-color-mode=dark] [data-colorid=re290zsb3c]{color:#dbdbdb}[data-colorid=fxq62bcyio]{color:#333333} html[data-color-mode=dark] [data-colorid=fxq62bcyio]{color:#cccccc}[data-colorid=k3tpml2daj]{color:#333333} html[data-color-mode=dark] [data-colorid=k3tpml2daj]{color:#cccccc}[data-colorid=gspqa29s4u]{color:#333333} html[data-color-mode=dark] [data-colorid=gspqa29s4u]{color:#cccccc}[data-colorid=wywd1v97do]{color:#333333} html[data-color-mode=dark] [data-colorid=wywd1v97do]{color:#cccccc}[data-colorid=lz6fnci655]{color:#333333} html[data-color-mode=dark] [data-colorid=lz6fnci655]{color:#cccccc}[data-colorid=relay0d1rg]{color:#333333} html[data-color-mode=dark] [data-colorid=relay0d1rg]{color:#cccccc}[data-colorid=nncyqmms6l]{color:#333333} html[data-color-mode=dark] [data-colorid=nncyqmms6l]{color:#cccccc}[data-colorid=j04rax3my2]{color:#333333} html[data-color-mode=dark] [data-colorid=j04rax3my2]{color:#cccccc}[data-colorid=k2bpiif7y3]{color:#091e42} html[data-color-mode=dark] [data-colorid=k2bpiif7y3]{color:#bdd2f6}[data-colorid=mf3mmhzvnp]{color:#333333} html[data-color-mode=dark] [data-colorid=mf3mmhzvnp]{color:#cccccc}[data-colorid=q8ezdzh7qc]{color:#333333} html[data-color-mode=dark] [data-colorid=q8ezdzh7qc]{color:#cccccc}[data-colorid=y679z0hp1q]{color:#333333} html[data-color-mode=dark] [data-colorid=y679z0hp1q]{color:#cccccc}[data-colorid=mkadilfqpu]{color:#333333} html[data-color-mode=dark] [data-colorid=mkadilfqpu]{color:#cccccc}[data-colorid=stsc8m09ga]{color:#333333} html[data-color-mode=dark] [data-colorid=stsc8m09ga]{color:#cccccc}[data-colorid=r4az63qykw]{color:#091e42} html[data-color-mode=dark] [data-colorid=r4az63qykw]{color:#bdd2f6}[data-colorid=nwtkw9w0ba]{color:#333333} html[data-color-mode=dark] [data-colorid=nwtkw9w0ba]{color:#cccccc}[data-colorid=e48r6wzpxt]{color:#333333} html[data-color-mode=dark] [data-colorid=e48r6wzpxt]{color:#cccccc}[data-colorid=d7j9q88h9z]{color:#333333} html[data-color-mode=dark] [data-colorid=d7j9q88h9z]{color:#cccccc}[data-colorid=rqt53cvqbt]{color:#091e42} html[data-color-mode=dark] [data-colorid=rqt53cvqbt]{color:#bdd2f6}[data-colorid=szladennfg]{color:#333333} html[data-color-mode=dark] [data-colorid=szladennfg]{color:#cccccc}[data-colorid=x123rv8uhf]{color:#091e42} html[data-color-mode=dark] [data-colorid=x123rv8uhf]{color:#bdd2f6}[data-colorid=ha192n6q5r]{color:#333333} html[data-color-mode=dark] [data-colorid=ha192n6q5r]{color:#cccccc}[data-colorid=ol3r91htwh]{color:#333333} html[data-color-mode=dark] [data-colorid=ol3r91htwh]{color:#cccccc}[data-colorid=zj8lj23cbn]{color:#091e42} html[data-color-mode=dark] [data-colorid=zj8lj23cbn]{color:#bdd2f6}[data-colorid=wcinfxo5ki]{color:#091e42} html[data-color-mode=dark] [data-colorid=wcinfxo5ki]{color:#bdd2f6}[data-colorid=l0gvn5wgx5]{color:#091e42} html[data-color-mode=dark] [data-colorid=l0gvn5wgx5]{color:#bdd2f6}[data-colorid=drny0srnar]{color:#333333} html[data-color-mode=dark] [data-colorid=drny0srnar]{color:#cccccc}[data-colorid=mjzrecrmcc]{color:#333333} html[data-color-mode=dark] [data-colorid=mjzrecrmcc]{color:#cccccc}[data-colorid=wbshcnu363]{color:#333333} html[data-color-mode=dark] [data-colorid=wbshcnu363]{color:#cccccc}[data-colorid=xbisvnnfq7]{color:#333333} html[data-color-mode=dark] [data-colorid=xbisvnnfq7]{color:#cccccc}[data-colorid=k2w447b22d]{color:#091e42} html[data-color-mode=dark] [data-colorid=k2w447b22d]{color:#bdd2f6}[data-colorid=s9x46oluli]{color:#091e42} html[data-color-mode=dark] [data-colorid=s9x46oluli]{color:#bdd2f6}[data-colorid=s2s44lh3a1]{color:#091e42} html[data-color-mode=dark] [data-colorid=s2s44lh3a1]{color:#bdd2f6}[data-colorid=ia4ypogwe0]{color:#333333} html[data-color-mode=dark] [data-colorid=ia4ypogwe0]{color:#cccccc}[data-colorid=afawgo80m3]{color:#333333} html[data-color-mode=dark] [data-colorid=afawgo80m3]{color:#cccccc}[data-colorid=epzp2iqf8g]{color:#091e42} html[data-color-mode=dark] [data-colorid=epzp2iqf8g]{color:#bdd2f6}[data-colorid=n9sh99se8d]{color:#091e42} html[data-color-mode=dark] [data-colorid=n9sh99se8d]{color:#bdd2f6}[data-colorid=wluvbo6ww1]{color:#091e42} html[data-color-mode=dark] [data-colorid=wluvbo6ww1]{color:#bdd2f6}[data-colorid=vl3ylkwoyd]{color:#333333} html[data-color-mode=dark] [data-colorid=vl3ylkwoyd]{color:#cccccc}[data-colorid=tt2o1asprn]{color:#333333} html[data-color-mode=dark] [data-colorid=tt2o1asprn]{color:#cccccc}[data-colorid=c7eidlq8x9]{color:#333333} html[data-color-mode=dark] [data-colorid=c7eidlq8x9]{color:#cccccc}[data-colorid=c3b5xtxer0]{color:#091e42} html[data-color-mode=dark] [data-colorid=c3b5xtxer0]{color:#bdd2f6}[data-colorid=clpz3ncks2]{color:#333333} html[data-color-mode=dark] [data-colorid=clpz3ncks2]{color:#cccccc}[data-colorid=ym7xulo688]{color:#333333} html[data-color-mode=dark] [data-colorid=ym7xulo688]{color:#cccccc}[data-colorid=ub3la8sf3h]{color:#333333} html[data-color-mode=dark] [data-colorid=ub3la8sf3h]{color:#cccccc}[data-colorid=p5pc0ek4y6]{color:#091e42} html[data-color-mode=dark] [data-colorid=p5pc0ek4y6]{color:#bdd2f6}[data-colorid=rbjz6756lr]{color:#333333} html[data-color-mode=dark] [data-colorid=rbjz6756lr]{color:#cccccc}[data-colorid=ektp7oaqvq]{color:#091e42} html[data-color-mode=dark] [data-colorid=ektp7oaqvq]{color:#bdd2f6}[data-colorid=nz94x53v08]{color:#333333} html[data-color-mode=dark] [data-colorid=nz94x53v08]{color:#cccccc}[data-colorid=tajm7aqnt2]{color:#091e42} html[data-color-mode=dark] [data-colorid=tajm7aqnt2]{color:#bdd2f6}[data-colorid=xgnk9fphfc]{color:#333333} html[data-color-mode=dark] [data-colorid=xgnk9fphfc]{color:#cccccc}[data-colorid=uc0u5w5w2y]{color:#333333} html[data-color-mode=dark] [data-colorid=uc0u5w5w2y]{color:#cccccc}[data-colorid=qxcogwcute]{color:#091e42} html[data-color-mode=dark] [data-colorid=qxcogwcute]{color:#bdd2f6}[data-colorid=raztbrlbmz]{color:#091e42} html[data-color-mode=dark] [data-colorid=raztbrlbmz]{color:#bdd2f6}[data-colorid=h8wzyyrfd3]{color:#091e42} html[data-color-mode=dark] [data-colorid=h8wzyyrfd3]{color:#bdd2f6}[data-colorid=eveg3pmmqx]{color:#333333} html[data-color-mode=dark] [data-colorid=eveg3pmmqx]{color:#cccccc}[data-colorid=j16py5yn27]{color:#091e42} html[data-color-mode=dark] [data-colorid=j16py5yn27]{color:#bdd2f6}[data-colorid=iae1tawct1]{color:#333333} html[data-color-mode=dark] [data-colorid=iae1tawct1]{color:#cccccc}[data-colorid=x7tgbctk29]{color:#333333} html[data-color-mode=dark] [data-colorid=x7tgbctk29]{color:#cccccc}[data-colorid=ar1p6sdnbs]{color:#091e42} html[data-color-mode=dark] [data-colorid=ar1p6sdnbs]{color:#bdd2f6}[data-colorid=w3yvptt5bw]{color:#091e42} html[data-color-mode=dark] [data-colorid=w3yvptt5bw]{color:#bdd2f6}[data-colorid=x0jji7vy45]{color:#091e42} html[data-color-mode=dark] [data-colorid=x0jji7vy45]{color:#bdd2f6}[data-colorid=ccv34f3m18]{color:#333333} html[data-color-mode=dark] [data-colorid=ccv34f3m18]{color:#cccccc}[data-colorid=t7uilgwpdp]{color:#091e42} html[data-color-mode=dark] [data-colorid=t7uilgwpdp]{color:#bdd2f6}[data-colorid=lxppz3jth9]{color:#333333} html[data-color-mode=dark] [data-colorid=lxppz3jth9]{color:#cccccc}[data-colorid=wjjb75km2p]{color:#323130} html[data-color-mode=dark] [data-colorid=wjjb75km2p]{color:#cfcecd}[data-colorid=ztv4u4bkze]{color:#333333} html[data-color-mode=dark] [data-colorid=ztv4u4bkze]{color:#cccccc}[data-colorid=frlfckdnml]{color:#091e42} html[data-color-mode=dark] [data-colorid=frlfckdnml]{color:#bdd2f6}[data-colorid=h7wvh79x6t]{color:#091e42} html[data-color-mode=dark] [data-colorid=h7wvh79x6t]{color:#bdd2f6}[data-colorid=bl1nlkyzxz]{color:#091e42} html[data-color-mode=dark] [data-colorid=bl1nlkyzxz]{color:#bdd2f6}[data-colorid=ma3k67w01v]{color:#091e42} html[data-color-mode=dark] [data-colorid=ma3k67w01v]{color:#bdd2f6}[data-colorid=g56xkyxbsi]{color:#333333} html[data-color-mode=dark] [data-colorid=g56xkyxbsi]{color:#cccccc}[data-colorid=awqom3sjec]{color:#333333} html[data-color-mode=dark] [data-colorid=awqom3sjec]{color:#cccccc}[data-colorid=bl4a0mn3wp]{color:#333333} html[data-color-mode=dark] [data-colorid=bl4a0mn3wp]{color:#cccccc}[data-colorid=o39ttu6drn]{color:#333333} html[data-color-mode=dark] [data-colorid=o39ttu6drn]{color:#cccccc}[data-colorid=t1dye1yb0c]{color:#091e42} html[data-color-mode=dark] [data-colorid=t1dye1yb0c]{color:#bdd2f6}[data-colorid=rl8uote5nw]{color:#091e42} html[data-color-mode=dark] [data-colorid=rl8uote5nw]{color:#bdd2f6}[data-colorid=rykrql19jf]{color:#091e42} html[data-color-mode=dark] [data-colorid=rykrql19jf]{color:#bdd2f6}[data-colorid=eb9xlwfa6n]{color:#333333} html[data-color-mode=dark] [data-colorid=eb9xlwfa6n]{color:#cccccc}[data-colorid=q62hgbz4q3]{color:#091e42} html[data-color-mode=dark] [data-colorid=q62hgbz4q3]{color:#bdd2f6}[data-colorid=p2ov05ct0d]{color:#333333} html[data-color-mode=dark] [data-colorid=p2ov05ct0d]{color:#cccccc}[data-colorid=ds2gj9e0vp]{color:#091e42} html[data-color-mode=dark] [data-colorid=ds2gj9e0vp]{color:#bdd2f6}[data-colorid=ql5mehaq5v]{color:#333333} html[data-color-mode=dark] [data-colorid=ql5mehaq5v]{color:#cccccc}[data-colorid=drzopmo2b8]{color:#091e42} html[data-color-mode=dark] [data-colorid=drzopmo2b8]{color:#bdd2f6}[data-colorid=xiniqc59s3]{color:#333333} html[data-color-mode=dark] [data-colorid=xiniqc59s3]{color:#cccccc}[data-colorid=tmbrcktdut]{color:#333333} html[data-color-mode=dark] [data-colorid=tmbrcktdut]{color:#cccccc}[data-colorid=ayaetvxihg]{color:#333333} html[data-color-mode=dark] [data-colorid=ayaetvxihg]{color:#cccccc}[data-colorid=tmonkajs9g]{color:#333333} html[data-color-mode=dark] [data-colorid=tmonkajs9g]{color:#cccccc}[data-colorid=z2i08wnqzd]{color:#091e42} html[data-color-mode=dark] [data-colorid=z2i08wnqzd]{color:#bdd2f6}[data-colorid=qtgg3hiynd]{color:#333333} html[data-color-mode=dark] [data-colorid=qtgg3hiynd]{color:#cccccc}[data-colorid=q3wrhulbok]{color:#091e42} html[data-color-mode=dark] [data-colorid=q3wrhulbok]{color:#bdd2f6}[data-colorid=qpt0rnztci]{color:#333333} html[data-color-mode=dark] [data-colorid=qpt0rnztci]{color:#cccccc}[data-colorid=bop1od2mfo]{color:#333333} html[data-color-mode=dark] [data-colorid=bop1od2mfo]{color:#cccccc}[data-colorid=d4k2pb7mea]{color:#091e42} html[data-color-mode=dark] [data-colorid=d4k2pb7mea]{color:#bdd2f6}[data-colorid=yuqw7pzlyr]{color:#091e42} html[data-color-mode=dark] [data-colorid=yuqw7pzlyr]{color:#bdd2f6}[data-colorid=vpy5ol8wy9]{color:#333333} html[data-color-mode=dark] [data-colorid=vpy5ol8wy9]{color:#cccccc}[data-colorid=vr74nuo984]{color:#333333} html[data-color-mode=dark] [data-colorid=vr74nuo984]{color:#cccccc}[data-colorid=fv2aajj5a8]{color:#333333} html[data-color-mode=dark] [data-colorid=fv2aajj5a8]{color:#cccccc}[data-colorid=pb5z3vuyfw]{color:#091e42} html[data-color-mode=dark] [data-colorid=pb5z3vuyfw]{color:#bdd2f6}[data-colorid=qnuqaktdw2]{color:#333333} html[data-color-mode=dark] [data-colorid=qnuqaktdw2]{color:#cccccc}[data-colorid=c0j39nyr6i]{color:#091e42} html[data-color-mode=dark] [data-colorid=c0j39nyr6i]{color:#bdd2f6}[data-colorid=t0ai7euc9m]{color:#091e42} html[data-color-mode=dark] [data-colorid=t0ai7euc9m]{color:#bdd2f6}[data-colorid=c6um7plkpo]{color:#333333} html[data-color-mode=dark] [data-colorid=c6um7plkpo]{color:#cccccc}[data-colorid=fh7l550d1w]{color:#333333} html[data-color-mode=dark] [data-colorid=fh7l550d1w]{color:#cccccc}[data-colorid=fzspbvqtq5]{color:#333333} html[data-color-mode=dark] [data-colorid=fzspbvqtq5]{color:#cccccc}[data-colorid=st1hnhj39u]{color:#333333} html[data-color-mode=dark] [data-colorid=st1hnhj39u]{color:#cccccc}[data-colorid=qwiyhihz6n]{color:#091e42} html[data-color-mode=dark] [data-colorid=qwiyhihz6n]{color:#bdd2f6}[data-colorid=nywyquvc7j]{color:#091e42} html[data-color-mode=dark] [data-colorid=nywyquvc7j]{color:#bdd2f6}[data-colorid=gtthc25zwc]{color:#333333} html[data-color-mode=dark] [data-colorid=gtthc25zwc]{color:#cccccc}[data-colorid=z6zjfh8nlw]{color:#323130} html[data-color-mode=dark] [data-colorid=z6zjfh8nlw]{color:#cfcecd}[data-colorid=ca1mw0nh4x]{color:#333333} html[data-color-mode=dark] [data-colorid=ca1mw0nh4x]{color:#cccccc}[data-colorid=tbo85ibzmh]{color:#091e42} html[data-color-mode=dark] [data-colorid=tbo85ibzmh]{color:#bdd2f6}[data-colorid=g0bhovr9i2]{color:#333333} html[data-color-mode=dark] [data-colorid=g0bhovr9i2]{color:#cccccc}[data-colorid=bt1gzthwhv]{color:#333333} html[data-color-mode=dark] [data-colorid=bt1gzthwhv]{color:#cccccc}[data-colorid=reggxen3t9]{color:#091e42} html[data-color-mode=dark] [data-colorid=reggxen3t9]{color:#bdd2f6}[data-colorid=hwh2l5yybd]{color:#333333} html[data-color-mode=dark] [data-colorid=hwh2l5yybd]{color:#cccccc}[data-colorid=xmcvob90ww]{color:#333333} html[data-color-mode=dark] [data-colorid=xmcvob90ww]{color:#cccccc}[data-colorid=wgbz1oeayt]{color:#333333} html[data-color-mode=dark] [data-colorid=wgbz1oeayt]{color:#cccccc}[data-colorid=ech7bfcdir]{color:#091e42} html[data-color-mode=dark] [data-colorid=ech7bfcdir]{color:#bdd2f6}[data-colorid=o9k8scsawp]{color:#091e42} html[data-color-mode=dark] [data-colorid=o9k8scsawp]{color:#bdd2f6}[data-colorid=r851dj63we]{color:#333333} html[data-color-mode=dark] [data-colorid=r851dj63we]{color:#cccccc}[data-colorid=owrtop48bg]{color:#333333} html[data-color-mode=dark] [data-colorid=owrtop48bg]{color:#cccccc}[data-colorid=hr0v958tde]{color:#091e42} html[data-color-mode=dark] [data-colorid=hr0v958tde]{color:#bdd2f6}[data-colorid=dfeu70ie7m]{color:#333333} html[data-color-mode=dark] [data-colorid=dfeu70ie7m]{color:#cccccc}[data-colorid=vhcqnxxluq]{color:#333333} html[data-color-mode=dark] [data-colorid=vhcqnxxluq]{color:#cccccc}[data-colorid=q3oxfmc1b7]{color:#091e42} html[data-color-mode=dark] [data-colorid=q3oxfmc1b7]{color:#bdd2f6}[data-colorid=awlawp3kc3]{color:#091e42} html[data-color-mode=dark] [data-colorid=awlawp3kc3]{color:#bdd2f6}[data-colorid=m5fdz5yb4n]{color:#333333} html[data-color-mode=dark] [data-colorid=m5fdz5yb4n]{color:#cccccc}[data-colorid=x9bk4l1t1p]{color:#091e42} html[data-color-mode=dark] [data-colorid=x9bk4l1t1p]{color:#bdd2f6}[data-colorid=baqobt1c41]{color:#333333} html[data-color-mode=dark] [data-colorid=baqobt1c41]{color:#cccccc}[data-colorid=y1peg1x62l]{color:#091e42} html[data-color-mode=dark] [data-colorid=y1peg1x62l]{color:#bdd2f6}[data-colorid=c1chro8imm]{color:#333333} html[data-color-mode=dark] [data-colorid=c1chro8imm]{color:#cccccc}[data-colorid=zrvp0fccgi]{color:#091e42} html[data-color-mode=dark] [data-colorid=zrvp0fccgi]{color:#bdd2f6}[data-colorid=x7gxyhjbqu]{color:#091e42} html[data-color-mode=dark] [data-colorid=x7gxyhjbqu]{color:#bdd2f6}[data-colorid=i2r4ywppyz]{color:#091e42} html[data-color-mode=dark] [data-colorid=i2r4ywppyz]{color:#bdd2f6}[data-colorid=ft9jp0hn11]{color:#333333} html[data-color-mode=dark] [data-colorid=ft9jp0hn11]{color:#cccccc}[data-colorid=qy8hw46ink]{color:#091e42} html[data-color-mode=dark] [data-colorid=qy8hw46ink]{color:#bdd2f6}[data-colorid=ekp5r6p4ma]{color:#333333} html[data-color-mode=dark] [data-colorid=ekp5r6p4ma]{color:#cccccc}[data-colorid=jt8xj25msw]{color:#333333} html[data-color-mode=dark] [data-colorid=jt8xj25msw]{color:#cccccc}[data-colorid=fvh893bh5e]{color:#333333} html[data-color-mode=dark] [data-colorid=fvh893bh5e]{color:#cccccc}[data-colorid=mj1eommm7k]{color:#091e42} html[data-color-mode=dark] [data-colorid=mj1eommm7k]{color:#bdd2f6}[data-colorid=uikkketd4x]{color:#091e42} html[data-color-mode=dark] [data-colorid=uikkketd4x]{color:#bdd2f6}[data-colorid=f9zzcfk8ij]{color:#333333} html[data-color-mode=dark] [data-colorid=f9zzcfk8ij]{color:#cccccc}[data-colorid=s8p76sa1rb]{color:#333333} html[data-color-mode=dark] [data-colorid=s8p76sa1rb]{color:#cccccc}[data-colorid=xhqys2is9b]{color:#333333} html[data-color-mode=dark] [data-colorid=xhqys2is9b]{color:#cccccc}[data-colorid=kw46na4o5t]{color:#333333} html[data-color-mode=dark] [data-colorid=kw46na4o5t]{color:#cccccc}[data-colorid=muup06dm1u]{color:#091e42} html[data-color-mode=dark] [data-colorid=muup06dm1u]{color:#bdd2f6}[data-colorid=mcdq5ak2ge]{color:#333333} html[data-color-mode=dark] [data-colorid=mcdq5ak2ge]{color:#cccccc}[data-colorid=q0z2lf59nb]{color:#091e42} html[data-color-mode=dark] [data-colorid=q0z2lf59nb]{color:#bdd2f6}[data-colorid=v1lp7k901y]{color:#333333} html[data-color-mode=dark] [data-colorid=v1lp7k901y]{color:#cccccc}[data-colorid=fbq6nlbxgo]{color:#091e42} html[data-color-mode=dark] [data-colorid=fbq6nlbxgo]{color:#bdd2f6}[data-colorid=xwhk4cg2od]{color:#091e42} html[data-color-mode=dark] [data-colorid=xwhk4cg2od]{color:#bdd2f6}[data-colorid=r7wwclewld]{color:#323130} html[data-color-mode=dark] [data-colorid=r7wwclewld]{color:#cfcecd}[data-colorid=fdtt81vnyx]{color:#333333} html[data-color-mode=dark] [data-colorid=fdtt81vnyx]{color:#cccccc}[data-colorid=t58lwf8wgs]{color:#333333} html[data-color-mode=dark] [data-colorid=t58lwf8wgs]{color:#cccccc}[data-colorid=l28cvechem]{color:#091e42} html[data-color-mode=dark] [data-colorid=l28cvechem]{color:#bdd2f6}[data-colorid=t2dubz9hof]{color:#333333} html[data-color-mode=dark] [data-colorid=t2dubz9hof]{color:#cccccc}[data-colorid=dchg1ml26o]{color:#091e42} html[data-color-mode=dark] [data-colorid=dchg1ml26o]{color:#bdd2f6}[data-colorid=rdqik9dxow]{color:#091e42} html[data-color-mode=dark] [data-colorid=rdqik9dxow]{color:#bdd2f6}[data-colorid=g1xloiptla]{color:#333333} html[data-color-mode=dark] [data-colorid=g1xloiptla]{color:#cccccc}[data-colorid=xs65pauclx]{color:#091e42} html[data-color-mode=dark] [data-colorid=xs65pauclx]{color:#bdd2f6}[data-colorid=xfsaby5hby]{color:#323130} html[data-color-mode=dark] [data-colorid=xfsaby5hby]{color:#cfcecd}[data-colorid=nx9rqhqugx]{color:#091e42} html[data-color-mode=dark] [data-colorid=nx9rqhqugx]{color:#bdd2f6}[data-colorid=win0qhxic3]{color:#333333} html[data-color-mode=dark] [data-colorid=win0qhxic3]{color:#cccccc}[data-colorid=ghpjeabt5g]{color:#333333} html[data-color-mode=dark] [data-colorid=ghpjeabt5g]{color:#cccccc}[data-colorid=qrzm8czhgs]{color:#333333} html[data-color-mode=dark] [data-colorid=qrzm8czhgs]{color:#cccccc}[data-colorid=y2semuhu7r]{color:#091e42} html[data-color-mode=dark] [data-colorid=y2semuhu7r]{color:#bdd2f6}[data-colorid=ho7y52hq6o]{color:#333333} html[data-color-mode=dark] [data-colorid=ho7y52hq6o]{color:#cccccc}[data-colorid=g2rxrc6qxj]{color:#091e42} html[data-color-mode=dark] [data-colorid=g2rxrc6qxj]{color:#bdd2f6}[data-colorid=xeqbiwsmfr]{color:#333333} html[data-color-mode=dark] [data-colorid=xeqbiwsmfr]{color:#cccccc}[data-colorid=nba75lltof]{color:#333333} html[data-color-mode=dark] [data-colorid=nba75lltof]{color:#cccccc}[data-colorid=h701uh5ju4]{color:#333333} html[data-color-mode=dark] [data-colorid=h701uh5ju4]{color:#cccccc}[data-colorid=cgtbopccek]{color:#333333} html[data-color-mode=dark] [data-colorid=cgtbopccek]{color:#cccccc}[data-colorid=hs8tcz4vir]{color:#091e42} html[data-color-mode=dark] [data-colorid=hs8tcz4vir]{color:#bdd2f6}[data-colorid=ywxgvzwk2d]{color:#091e42} html[data-color-mode=dark] [data-colorid=ywxgvzwk2d]{color:#bdd2f6}[data-colorid=txc9fv2wwo]{color:#091e42} html[data-color-mode=dark] [data-colorid=txc9fv2wwo]{color:#bdd2f6}[data-colorid=ireu2giqgb]{color:#333333} html[data-color-mode=dark] [data-colorid=ireu2giqgb]{color:#cccccc}[data-colorid=p0gzshw8h0]{color:#091e42} html[data-color-mode=dark] [data-colorid=p0gzshw8h0]{color:#bdd2f6}[data-colorid=zq3tduwlbz]{color:#091e42} html[data-color-mode=dark] [data-colorid=zq3tduwlbz]{color:#bdd2f6}[data-colorid=a04ht55f9y]{color:#333333} html[data-color-mode=dark] [data-colorid=a04ht55f9y]{color:#cccccc}[data-colorid=wsumllqbqt]{color:#333333} html[data-color-mode=dark] [data-colorid=wsumllqbqt]{color:#cccccc}[data-colorid=vg2xnzua5f]{color:#091e42} html[data-color-mode=dark] [data-colorid=vg2xnzua5f]{color:#bdd2f6}[data-colorid=xcrolg3i05]{color:#091e42} html[data-color-mode=dark] [data-colorid=xcrolg3i05]{color:#bdd2f6}[data-colorid=qtyifb2tyc]{color:#333333} html[data-color-mode=dark] [data-colorid=qtyifb2tyc]{color:#cccccc}[data-colorid=c7rxi38uud]{color:#333333} html[data-color-mode=dark] [data-colorid=c7rxi38uud]{color:#cccccc}[data-colorid=p48v77z98n]{color:#242424} html[data-color-mode=dark] [data-colorid=p48v77z98n]{color:#dbdbdb}[data-colorid=hntckwv2sv]{color:#333333} html[data-color-mode=dark] [data-colorid=hntckwv2sv]{color:#cccccc}[data-colorid=h2zvki3unm]{color:#091e42} html[data-color-mode=dark] [data-colorid=h2zvki3unm]{color:#bdd2f6}[data-colorid=lvctz8tuek]{color:#333333} html[data-color-mode=dark] [data-colorid=lvctz8tuek]{color:#cccccc}[data-colorid=ye5dyv6i24]{color:#091e42} html[data-color-mode=dark] [data-colorid=ye5dyv6i24]{color:#bdd2f6}[data-colorid=h7xyut6syj]{color:#333333} html[data-color-mode=dark] [data-colorid=h7xyut6syj]{color:#cccccc}[data-colorid=knc6btc78r]{color:#333333} html[data-color-mode=dark] [data-colorid=knc6btc78r]{color:#cccccc}[data-colorid=p243hs260v]{color:#091e42} html[data-color-mode=dark] [data-colorid=p243hs260v]{color:#bdd2f6}[data-colorid=aof2uvpuiw]{color:#333333} html[data-color-mode=dark] [data-colorid=aof2uvpuiw]{color:#cccccc}[data-colorid=t47mvh6wh9]{color:#333333} html[data-color-mode=dark] [data-colorid=t47mvh6wh9]{color:#cccccc}[data-colorid=pe5hjei3go]{color:#091e42} html[data-color-mode=dark] [data-colorid=pe5hjei3go]{color:#bdd2f6}[data-colorid=mr14ttrxpo]{color:#333333} html[data-color-mode=dark] [data-colorid=mr14ttrxpo]{color:#cccccc}[data-colorid=nt50rjztkc]{color:#091e42} html[data-color-mode=dark] [data-colorid=nt50rjztkc]{color:#bdd2f6}[data-colorid=bxwruqx6oh]{color:#333333} html[data-color-mode=dark] [data-colorid=bxwruqx6oh]{color:#cccccc}[data-colorid=mwwkw555rk]{color:#091e42} html[data-color-mode=dark] [data-colorid=mwwkw555rk]{color:#bdd2f6}[data-colorid=yba25rgic4]{color:#091e42} html[data-color-mode=dark] [data-colorid=yba25rgic4]{color:#bdd2f6}[data-colorid=xaiiwgvuu1]{color:#333333} html[data-color-mode=dark] [data-colorid=xaiiwgvuu1]{color:#cccccc}[data-colorid=uqf5lsdahg]{color:#333333} html[data-color-mode=dark] [data-colorid=uqf5lsdahg]{color:#cccccc}[data-colorid=ycu5mkm2hx]{color:#091e42} html[data-color-mode=dark] [data-colorid=ycu5mkm2hx]{color:#bdd2f6}[data-colorid=gk6jqxtam3]{color:#091e42} html[data-color-mode=dark] [data-colorid=gk6jqxtam3]{color:#bdd2f6}[data-colorid=ujymfd4dls]{color:#323130} html[data-color-mode=dark] [data-colorid=ujymfd4dls]{color:#cfcecd}[data-colorid=ymk3xtpy9o]{color:#091e42} html[data-color-mode=dark] [data-colorid=ymk3xtpy9o]{color:#bdd2f6}[data-colorid=uftxdqi83q]{color:#091e42} html[data-color-mode=dark] [data-colorid=uftxdqi83q]{color:#bdd2f6}[data-colorid=w9pv8imgdg]{color:#091e42} html[data-color-mode=dark] [data-colorid=w9pv8imgdg]{color:#bdd2f6}[data-colorid=qm213ya6i2]{color:#333333} html[data-color-mode=dark] [data-colorid=qm213ya6i2]{color:#cccccc}[data-colorid=f9l9q037k1]{color:#333333} html[data-color-mode=dark] [data-colorid=f9l9q037k1]{color:#cccccc}[data-colorid=rg602hrh3z]{color:#091e42} html[data-color-mode=dark] [data-colorid=rg602hrh3z]{color:#bdd2f6}[data-colorid=w5ezvgfbwd]{color:#091e42} html[data-color-mode=dark] [data-colorid=w5ezvgfbwd]{color:#bdd2f6}[data-colorid=m468f887po]{color:#333333} html[data-color-mode=dark] [data-colorid=m468f887po]{color:#cccccc}</style><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724522397 {padding: 0px;}
div.rbtoc1759724522397 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724522397 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></p><div class="toc-macro rbtoc1759724522397">
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-History">History</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Version">Version</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-ReferenceDocuments">Reference Documents</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-Introduction">Introduction</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-TestbenchDescription">Testbench Description</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-Configurations">Configurations</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FeaturesandTestlist">Features and Testlist</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHIConnectivityFeature">CHI Connectivity Feature</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:">Functional Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHISoftwareCreditManagement(SCM)">CHI Software Credit Management (SCM)</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.1">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.1">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.1">Functional Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHISecurityGPRSFeature:">CHI Security GPRS Feature :</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.2">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.2">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.2">Functional Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHISharer-PromotionFeature:">CHI Sharer-Promotion Feature :</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.3">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.3">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.3">Functional Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHIPerformanceMonitorFeature:">CHI Performance Monitor Feature :</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus">Stimulus</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks">Functional Checks</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-Functionalcoverage:">Functional coverage :</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHISystemCoherencyFeature">CHI System Coherency Feature</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.4">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.4">Functional Checks:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHIEventMessagingFeature:">CHI Event Messaging Feature:</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.5">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.5">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.4">Functional Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHIErrorTestplan:">CHI Error Testplan:</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4CHI-AIUTestplan:-Stimulus:.6">Stimulus:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.6">Functional Checks:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.5">Functional Coverage:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-CHIQChannelTestplan:">CHI Q Channel Testplan:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-AssertionCoverage:">Assertion Coverage:</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-References">References</a></li>
<li><a href="#Ncore3.4CHI-AIUTestplan:-" /></li>
</ul>
</li>
</ul>
</li>
</ul>
</div><p /><h1 id="Ncore3.4CHI-AIUTestplan:-History">History</h1><p><br /></p><h2 style="margin-left: 30.0px;" id="Ncore3.4CHI-AIUTestplan:-Version">Version</h2><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 87.8237%;"><colgroup><col style="width: 4.51977%;" /><col style="width: 7.9096%;" /><col style="width: 39.9874%;" /><col style="width: 13.3082%;" /><col style="width: 34.275%;" /></colgroup><tbody><tr><th class="confluenceTh">Version</th><th class="confluenceTh">Date</th><th class="confluenceTh">Comments</th><th colspan="1" class="confluenceTh">Author</th><th class="confluenceTh"><p>Reviewers</p></th></tr><tr><td class="confluenceTd"><p>0.0</p></td><td class="confluenceTd"><p><time datetime="2022-03-29" class="date-past">29 Mar 2022</time>&nbsp;</p></td><td class="confluenceTd">Initial</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">0.1</td><td class="confluenceTd"><time datetime="2022-06-03" class="date-past">03 Jun 2022</time>&nbsp;</td><td class="confluenceTd">Updated for CHI-AIU Connectivity block level Connectivity test plan review</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.2</td><td colspan="1" class="confluenceTd"><time datetime="2022-08-24" class="date-past">24 Aug 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Update for CHI-AIU Software Credit Management (SCM)</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.3</td><td colspan="1" class="confluenceTd"><time datetime="2022-08-28" class="date-past">28 Aug 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Update for&nbsp;CHI-AIU Security GPRS Feature</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36bb7a3f9e006ab52f34" href="https://arterisip.atlassian.net/wiki/people/624b36bb7a3f9e006ab52f34?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Keshav Chockshi (Deactivated)</a></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.4</td><td colspan="1" class="confluenceTd"><time datetime="2022-08-29" class="date-past">29 Aug 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Update for CHI-AIU Sharer-Promotion Feature</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36bb7a3f9e006ab52f34" href="https://arterisip.atlassian.net/wiki/people/624b36bb7a3f9e006ab52f34?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Keshav Chockshi (Deactivated)</a></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.5</td><td colspan="1" class="confluenceTd"><time datetime="2022-08-30" class="date-past">30 Aug 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Update for performance monitor feature : Bandwith &amp; Latency counters</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37098678e900705d8d11" href="https://arterisip.atlassian.net/wiki/people/624b37098678e900705d8d11?ref=confluence" target="_blank" data-linked-resource-id="754851" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Romain Furtado</a></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.6</td><td colspan="1" class="confluenceTd"><time datetime="2022-10-06" class="date-past">06 Oct 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Update for Connectivity interleaving feature&nbsp;</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37098678e900705d8d11" href="https://arterisip.atlassian.net/wiki/people/624b37098678e900705d8d11?ref=confluence" target="_blank" data-linked-resource-id="754851" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Romain Furtado</a></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">0.7</td><td class="confluenceTd"><time datetime="2022-10-06" class="date-past">06 Oct 2022</time>&nbsp;</td><td class="confluenceTd">CHI-AIU Test plan review follow up for 3.4 release candidate</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a></td><td class="confluenceTd">Arch:<br />DV:<br />RTL:</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">1.0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Signoff Version</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Arch:<br />DV:<br />RTL:</td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-ReferenceDocuments">Reference Documents</h2><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167313/Ncore+3.4_System+Connectivity+discussion" data-linked-resource-id="16167313" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.4_System Connectivity discussion</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171703/Software+credit+management+questions" data-linked-resource-id="16171703" data-linked-resource-version="15" data-linked-resource-type="page">Software credit management questions</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>&nbsp;</p><h1 id="Ncore3.4CHI-AIUTestplan:-Introduction">Introduction</h1><p>See Ncore 3.0 CHI Test plan:&nbsp;&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777764/CHI+AIU+v3.0+TestPlan" data-linked-resource-id="16777764" data-linked-resource-version="50" data-linked-resource-type="page">CHI AIU v3.0 TestPlan</a></p><h1 id="Ncore3.4CHI-AIUTestplan:-TestbenchDescription">Testbench Description</h1><p>See Ncore 3.0 CHI Test plan:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777764/CHI+AIU+v3.0+TestPlan" data-linked-resource-id="16777764" data-linked-resource-version="50" data-linked-resource-type="page">CHI AIU v3.0 TestPlan</a></p><h1 id="Ncore3.4CHI-AIUTestplan:-Configurations">Configurations</h1><p>Run tests on all configs that are used in tachl/code coverage.</p><ul><li><span class="legacy-color-text-blue3">hw_config_two</span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_cfg_20</span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_cfg_nxpauto</span></span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">config256bit</span></span></span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_cfg_7</span></span></span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_cfg_7_all_ecc</span></span></span></span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_cfg_7_all_parity</span></span></span></span></span></span></li><li><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">hw_config_resliency_placeholder</span></span></span></span></span></span></span></li></ul><h1 id="Ncore3.4CHI-AIUTestplan:-FeaturesandTestlist">Features and Testlist</h1><p><br /></p><h2 id="Ncore3.4CHI-AIUTestplan:-CHIConnectivityFeature">CHI Connectivity Feature</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:">Stimulus:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 7.13082%;" /><col style="width: 17.3472%;" /><col style="width: 4.73487%;" /><col style="width: 6.44122%;" /><col style="width: 23.3404%;" /><col style="width: 18.2947%;" /><col style="width: 3.64143%;" /><col style="width: 5.58737%;" /><col style="width: 3.31631%;" /><col style="width: 10.1743%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Unconnected DCE with coherent commands.</td><td class="confluenceTd"><ul style="text-align: left;"><li>Randomize DCE connectivity input to AIU unit.</li><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Issue coherent Reads/Write/Dataless/Atomic/StashOnce/DVM transactions to the Unconnected DCE/DMI.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><span data-colorid="vl3ylkwoyd">#Stimulus.CHIAIU.v3.4.Connectivity.UnconnectedDce</span></td><td rowspan="8" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>Test connectivity_test&nbsp;<br />@&nbsp;dv/common/lib_tb/connectivity/connectivity_test.sv</p><p><br /></p><p>&amp;</p><p>Sequence csr_connectivity_seq&nbsp;<br />@&nbsp;dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</p><br /><br /><br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done&nbsp;</td><td class="confluenceTd">Pass</td><td rowspan="8" class="confluenceTd"><p>(GLOBAL) Hash tags<br />to be checked in dv&nbsp;<br /><br /><br /><br /><br /><br /><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>SysCo with&nbsp;Unconnected DCE :&nbsp;</p><p>Added check for sysco feature that no SYS_REQ/RSP goes to an unconnected DCE unit (Done on Resiltech cfg as sysco sender RTL does not use HexUnitVec but other Maestro parameter)</p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>AIU to AIU connection check<br /><br />No unit RTL look at SRC_ID<br />for DTR_REQ/RSP<br /><br /></p><p>Check_is_aiu_disconnected implemented in scb</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Unconnected DMI with non-coherent commands.</p><p><br /></p></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li>Randomize DMI connectivity input to AIU unit.</li><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Issue non-coherent Reads/Write/Dataless/Atomic transactions + StashOnce/DVM to the Unconnected DMI.&nbsp;</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="b9zpse2l4d">#Stimulus.CHIAIU.v3.4.Connectivity.UnconnectedDmi</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">Unconnected DII with non-coherent commands.</td><td class="confluenceTd"><ul style="text-align: left;"><li>Randomize DII connectivity input to AIU unit.</li><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Issue non-coherent Reads/Write/Dataless/Atomic transactions + stashOnce/DVM commands to the Unconnected DII.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><span data-colorid="nw63dvf35x">#Stimulus.CHIAIU.v3.4.Connectivity.UnconnectedDii</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr><tr><td colspan="1" class="confluenceTd">Unconnected DCE/Unconnected DMI/Unconnected DII with coherent/non-coherent commands.</td><td colspan="1" class="confluenceTd"><ul><li>Randomize DMI, DCE and DII connectivity input to AIU unit (Assumption is DMI and DCE connectivity will be the same).</li><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Issue both coherent/non-coherent Reads/Write/Dataless/Atomic/StashOnce/DVM transactions to the Unconnected DCE/DMI/DII.&nbsp;</li><li><span class="legacy-color-text-default">Coherent commands with DCE connected but DMI disconnected or both DCE/DMI disconnected. (what will be the errorType[2:0])??</span><br /><span class="legacy-color-text-red2"><span class="legacy-color-text-default">- Based on priority table in Section 1.6 of the Error Specification Architecture Document Unconnected DMI unit access has higher priority.</span></span></li><li><span class="legacy-color-text-red2"><span class="legacy-color-text-default">What errorType will be logged when coherent atomic command to DII (Illegal DII access type) and also to Unconnected DII (unconnected DII access)??</span><br /><span class="legacy-color-text-default">- Based on priority table in Section 1.6 of the Error Specification Architecture Document Illegal DII access type has higher priority.</span></span></li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="bxwruqx6oh">#Stimulus.CHIAIU.v3.4.Connectivity.RandUnconnectedDceDmiDii</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done&nbsp;</td><td colspan="1" class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">SysCo Attach/Detach pin toggle with Unconnected DCE</td><td class="confluenceTd"><ul><li>Randomize DCE connectivity input to AIU unit.</li><li>Set DecErrDetEn and DecErrIntEn to 1. (Enable timeout)</li><li>Initiate SysCo Attach/Detach sequence by toggling the SysCo_Req pin.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><span data-colorid="t2dubz9hof">#Stimulus.CHIAIU.v3.4.Connectivity.SysCoPinUnconnectedDce</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done&nbsp;</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">SysCo Attach/Detach through register with Unconnected DCE</td><td class="confluenceTd"><ul><li>Randomize DCE connectivity input to AIU unit.</li><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Initiate SysCo Attach/Detach sequence by writing&nbsp;<span class="legacy-color-text-blue3">CAIUTCR.</span><span class="legacy-color-text-blue3">SysCoAttach register (1 to Attach/0 to Detach).</span></li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><span data-colorid="qm213ya6i2">#Stimulus.CHIAIU.v3.4.Connectivity.SysCoRegisterUnconnectedDce</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done&nbsp;</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd"><p>Unconnected DCE/DMI/DII with&nbsp;coherent/non-coherent commands</p><ul><li><span class="legacy-color-text-default">DecErrDetEn&nbsp; = 0 and DecErrIntEn = 0.</span></li><li><span class="legacy-color-text-default">DecErrDetEn&nbsp; = 1 and DecErrIntEn = 0.</span></li><li><span class="legacy-color-text-default">DecErrDetEn&nbsp; = 0 and DecErrIntEn = 1.</span></li></ul></td><td class="confluenceTd"><ul><li>Randomize DMI, DCE and DII connectivity input to AIU unit (Assumption is DMI and DCE connectivity will be the same).</li><li>Set DecErrDetEn and DecErrIntEn (00, 10, 01).</li><li>Issue both coherent/non-coherent Reads/Write/Dataless/Atomic/StashOnce transactions to the Unconnected DCE/DMI/DII.&nbsp;</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><span data-colorid="ho7y52hq6o">#Stimulus.CHIAIU.v3.4.Connectivity.ErrDetEnErrDetInt</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">AIU to AIU connection optimization</td><td class="confluenceTd"><ul><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li><span class="legacy-color-text-default">Test with Snoop requests? Is this implemented?</span></li><li><span style="letter-spacing: 0.0px;" class="legacy-color-text-default">Generate snoops such that chi_aiu sends DtrReq to unconnected AIU and DtwReq to unconnected DMI. Cover all possible Snoop operations with both full and ptl SnpRespData. For cases with both DtrReq to AIU and DtwReq to DMI cover all combinations of AIU and DMI without connection (what is the expected behavior).</span></li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></span></p><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /><br /><br /><br /><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:">Functional Checks:</h3><p><br /></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 99.9183%;"><colgroup><col style="width: 9.03914%;" /><col style="width: 30.0199%;" /><col /><col style="width: 17.9589%;" /><col style="width: 22.6217%;" /><col /><col style="width: 3.06789%;" /><col style="width: 3.51797%;" /><col style="width: 5.72917%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Complete CHI handshake&nbsp;</td><td class="confluenceTd">When CHI req transaction is issued to unconnected DCE/DMI/DII ensure all CHI handshake based on the request type with appropriate Resp/RespErr is completed by the CHI AIU and the transaction completes gracefully. Make sure OTT entry is released.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td class="confluenceTd"><span data-colorid="ol3r91htwh">#Check.CHIAIU.v3.4.Connectivity.ChiHandshake</span></td><td class="confluenceTd">CHI Scoreboard <br />@ dv/chi_aiu/env/chi_aiu_scoreboard.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td rowspan="6" class="confluenceTd"><p>(GLOBAL) Hash tags<br />to be checked in dv&nbsp;</p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br />Still error spec to be updated for <span class="legacy-color-text-blue1">Command Type field</span><br /><br /><br /><br /></p><p><br /></p><p><br /></p><p>Done on Resiltech cfg as sysco sender RTL does not use HexUnitVec but other Maestro parameter</p></td></tr><tr><td colspan="1" class="confluenceTd">No SMI activity.</td><td colspan="1" class="confluenceTd">When CHI req transaction is issued to unconnected DCE/DMI/DII ensure no SMI activity (Eg: CmdReq) occurs.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td colspan="1" class="confluenceTd"><span data-colorid="mjzrecrmcc">#Check.CHIAIU.v3.4.Connectivity.SMIActivity</span></td><td colspan="1" class="confluenceTd">Test connectivity_test&nbsp;<br />@&nbsp;dv/common/lib_tb/connectivity/connectivity_test.sv</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">Error logging and Interrupt when error detection and error interrupt is enabled.</td><td class="confluenceTd"><p>When CHI req transaction is issued to&nbsp;unconnected DCE/DMI/DII ensure Error information is logged and interrupt is generated.</p><ul style="text-align: left;"><li>Poll CAIUUESR_ErrVld to assert.</li><li>Compare<span>&nbsp;</span><strong>ErrInfo</strong>.&nbsp;<ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[3:0] &ndash;</span>&nbsp;4'<span>b0100:</span><span>&nbsp;Unconnected DMI unit access, 4</span><span>&rsquo;b0101:</span><span>&nbsp;Unconnected DII unit access, 4</span><span>&rsquo;b0110:</span><span>&nbsp;Unconnected DCE unit access.</span></li><li><span class="legacy-color-text-default">[4] &ndash; Command Type&nbsp;(Reserved for CHI-AIU)</span></li></ul><ul><li><span>[5] &ndash; Reserved</span><span>&nbsp;</span></li><li><span>[15:6]</span><span>&nbsp;</span><span>&ndash;</span><span>&nbsp;</span><span>Transaction ID/AXID</span><span>&nbsp;</span></li></ul></li></ul></li><li><p style="text-align: justify;"><span>Compare&nbsp;<strong>ErrType = 0x7.</strong>&nbsp;&nbsp;</span></p></li><li><p style="text-align: justify;"><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = Transaction address</strong><span><br /></span></p></li><li><p style="text-align: justify;">Make sure<span>&nbsp;</span><strong>IRQ_UC </strong>is&nbsp;asserted.</p></li></ul></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td class="confluenceTd"><span data-colorid="nncyqmms6l">#Check.CHIAIU.v3.4.Connectivity.ErrorLogging</span></td><td class="confluenceTd">Sequence csr_connectivity_seq&nbsp;<br />@&nbsp;dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">SysReq with unconnected DCE</td><td class="confluenceTd"><p>During SysCo attach or detach no SysReq should not be issued to unconnected DCE <strong>(Requires existing sysco scoreboard check update)</strong></p><p><br /></p><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td class="confluenceTd"><span data-colorid="plz8pcbcaq">#Check.CHIAIU.v3.4.Connectivity.SysReq</span></td><td class="confluenceTd">CHI Scoreboard <br />@ dv/chi_aiu/env/chi_aiu_scoreboard.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">Mission fault for resiliency configs</td><td class="confluenceTd"><span class="legacy-color-text-red2"><span class="legacy-color-text-default">If resiliency is enabled should access to unconnected DCE/DMI/DII trigger mission fault? </span><br /><span class="legacy-color-text-default">Can Mission fault be cleared?</span><strong><br /></strong></span></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /><br /><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td class="confluenceTd"><span data-colorid="xaiiwgvuu1">#Check.CHIAIU.v3.4.Connectivity.MissionFault</span></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">Check for error type priority.</td><td class="confluenceTd">When multiple error scenarios occur, make sure correct error is reported based on the priority described in section 1.6 of the Ncore Error Architecture Specification document.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a><br /><br /></p><p><span class="fontstyle0"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a><br /><span class="fontstyle0">(1.2.3.2 Uncorrectable ErrorType and Info Table )</span><br /></span></p></td><td class="confluenceTd"><span data-colorid="gtthc25zwc">#Check.CHIAIU.v3.4.Connectivity.ErrorPriority</span></td><td class="confluenceTd"><p>Function check_unmapped_add <br />@ dv/common/lib_tb/addr_trans_mgr/ncore_config_info.svh</p><p>&amp;</p><p>Sequence csr_connectivity_seq&nbsp;<br />@&nbsp;dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:">Functional Coverage:</h3><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 10.6843%;" /><col style="width: 27.7977%;" /><col /><col style="width: 24.4789%;" /><col style="width: 14.0013%;" /><col /><col style="width: 3.0871%;" /><col style="width: 4.07852%;" /><col style="width: 9.09161%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implemetation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">All combination for Unconnected DCE / Unconnected DMI / Unconnected DII</td><td class="confluenceTd"><p>ensure all possible HexAiuDCEVec values are assigned to top level input signal</p><p>ensure all possible HexAiuDMIVec values are assigned to top level input signal</p><p>ensure all possible HexAiuDIIVec values are assigned to top level input signal</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a></td><td class="confluenceTd"><p><span data-colorid="c6um7plkpo">#Cover.CHIAIU.v3.4.<span data-colorid="baqobt1c41">Connectivity</span>.UnconnectedDCEbin</span></p><p><span data-colorid="eveg3pmmqx"><span data-colorid="mt3bl2rny2">#Cover.CHIAIU.v3.4.<span data-colorid="ft9jp0hn11">Connectivity</span>.UnconnectedDMIbin</span></span></p><p><span data-colorid="owrtop48bg"><span data-colorid="xeqbiwsmfr"><span data-colorid="fxq62bcyio">#Cover.CHIAIU.v3.4.<span data-colorid="gspqa29s4u">Connectivity</span>.UnconnectedDIIbin</span></span></span></p></td><td rowspan="3" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>dv/common/lib_tb/<br />connectivity/connectivity_defines.svh<br /><br /></p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Cmd type cross Unconnected DCE / Unconnected DMI / Unconnected DII</td><td class="confluenceTd"><p>Check that all coherent cmd type are tested with no connected DCE when targeting DMI</p><p>Check that all cmd type are tested with no connected DMI when targeting DMI</p><p>Check that all supported cmd type are tested with no connected DII when targeting DII</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a></td><td class="confluenceTd"><p><span data-colorid="wwt2dzeanh"><span data-colorid="ql5mehaq5v"><span data-colorid="idilkwk8ec">#Cover.CHIAIU.v3.4.<span data-colorid="st1hnhj39u">Connectivity</span>.allCmdTypeXUnconnectedDCEbin</span></span></span></p><p><span data-colorid="r851dj63we"><span data-colorid="wgbz1oeayt"><span data-colorid="win0qhxic3"><span data-colorid="ireu2giqgb">#Cover.CHIAIU.v3.4.<span data-colorid="fh7l550d1w">Connectivity</span>.allCmdTypeXUnconnectedDMIbin</span></span></span></span></p><p><span data-colorid="x7tgbctk29"><span data-colorid="fv2aajj5a8"><span data-colorid="gb9f0k2zzb"><span data-colorid="bt1gzthwhv"><span data-colorid="rnw23li359">#Cover.CHIAIU.v3.4.<span data-colorid="c7rxi38uud">Connectivity</span>.allCmdTypeXUnconnectedDIIbin</span></span></span></span></span></p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">SysReq cross Unconnected DCE (define it as illegal bin)</td><td class="confluenceTd">Illegal bin as Error to check that no SYS_REQ are going to unconnected DCE<br />Illegal bin as Error to check that no SYS_RSP come from unconnected DCE</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249883" data-linked-resource-version="10" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Connectivity Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Connectivity Architecture Specification.pdf</a></td><td class="confluenceTd"><p><span data-colorid="g1xloiptla"><span data-colorid="qpt0rnztci"><span data-colorid="fvh893bh5e">#Cover.CHIAIU.v3.4.<span data-colorid="ia4ypogwe0">Connectivity</span>.NoSysReqFromUnconnectedDCEbin</span></span></span></p><p><span data-colorid="qnuqaktdw2"><span data-colorid="awqom3sjec"><span data-colorid="j04rax3my2"><span data-colorid="eb9xlwfa6n"><span data-colorid="rbjz6756lr"><span data-colorid="nz94x53v08">#Cover.CHIAIU.v3.4.<span data-colorid="ccv34f3m18">Connectivity</span>.NoSysRspFromUnconnectedDCEbin</span></span></span></span></span></span></p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">For sys config with connectivity intereleaving optimization <br />( Resiltech &amp; ME)</td></tr></tbody></table></div><p><br /></p><h2 id="Ncore3.4CHI-AIUTestplan:-CHISoftwareCreditManagement(SCM)">CHI Software Credit Management (SCM)</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.1">Stimulus:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 12.281%;" /><col style="width: 25.7245%;" /><col /><col /><col style="width: 29.2784%;" /><col style="width: 5.59171%;" /><col /><col style="width: 4.87383%;" /><col style="width: 5.3651%;" /><col style="width: 6.736%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">Register tests</td><td colspan="1" class="confluenceTd"><ul><li>Make sure the xCCR registers reset values are matching with the spec.<span class="legacy-color-text-default"> Reset Count State value will be 001 (empty) for all targets except for sys_dii and BOOT memory region which will be 100 (full)??</span></li><li>Perform write/read bit bash test for all the RW fields (CreditLimit) of the CCR registers.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p></td><td colspan="1" class="confluenceTd"><span data-colorid="h701uh5ju4">#Stimulus.CHIAIU.v3.4.SCM.RegisterTest</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_aiu_bringup_test.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Basic bring up test</td><td class="confluenceTd"><ul><li>Program non-zero (minimum value 1) Credit Limit in the CCR for every target during the register initialization phase</li><li>Send commands to all targets (DMI/DCE/DII).</li><li>Test should finish without hanging and pass all the checks added in the scoreboard.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="stsc8m09ga">#Stimulus.CHIAIU.v3.4.SCM.BringUp</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_aiu_bringup_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Mixed credit (Zero and Non-Zero)</td><td colspan="1" class="confluenceTd"><ul><li>Randomly program some targets to non-zero Credit Limit value (1-31) and some targets to 0 Credit Limit in the CCR during the register initialization phase.</li><li>Send commands to all targets&nbsp;(DMI/DCE/DII).</li><li>Ensure commands to targets with zero credits does not go out (and error is logged)</li><li>Eventually assign non-zero credit value (1-31) for the targets which were assigned 0 credit value.</li><li>Tests should finish without hanging and pass all the checks added in the scoreboard.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td colspan="1" class="confluenceTd"><span data-colorid="mcdq5ak2ge">#Stimulus.CHIAIU.v3.4.SCM.MixedCredit</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_credit_mgr_test.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Random credit (To hit all valid Counter state values)</td><td class="confluenceTd"><ul><li>Randomly program all targets to non-zero Credit Limit (1-31)&nbsp;in the CCR during the register initialization phase.</li><li>Send commands to all targets&nbsp;(DMI/DCE/DII).</li><li>During mid simulation change the credit limit value for all targets such that all possible counter state values (000, 001, 010, 100) are hit for every target. Tweak commands generated, issue back-to-back commands on CHI interface and back pressure on SMI interface as required to achieve all possible counter state values.</li><li>No dependency between different targets and activities should be performed in parallel.</li><li>Tests should finish without hanging and pass all the checks added in the scoreboard.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="wkgrprag4d">#Stimulus.CHIAIU.v3.4.SCM.RandomCredit</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_credit_mgr_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Directed tests (For Counter State check)</td><td colspan="1" class="confluenceTd"><ul><li>In case if continuous check for Counter state cannot be done. Create directed tests and check the Counter State value are as expected.</li><li>If Counter State conditions listed by Benjamin for Initiator (Check Appendix C of the Architecture spec) are not hit by the above tests, create directed tests and check the Counter State value are as expected.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td colspan="1" class="confluenceTd"><span data-colorid="uqf5lsdahg">#Stimulus.CHIAIU.v3.4.SCM/CounterStateDirectedTest</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_credit_mgr_test.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Back-to-back credit decrement till no credit available</td><td class="confluenceTd"><ul><li>Program DCE to small non-zero Credit Limit (say 10)&nbsp;in the CCR during the register initialization phase.</li><li>Send coherent command specifically targeting DCE.</li><li>Delay the SMI command response such the credit counter decrement in back-to-back cycles till it reaches 0 available credits. Continue to send command. As and when credit is available commands are sent out.</li><li>Tests should finish without hanging and pass all the checks added in the scoreboard.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><br /></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tests/chi_credit_mgr_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.1">Functional Checks:</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Credit Limit check</td><td class="confluenceTd">Check for every individual target such that the number of outstanding commands is never greater than value programmed in the credit limit field.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="xbisvnnfq7">#Check.CHIAIU.v3.4.SCM.CreditLimit</span></td><td class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scoreboard.svh</p><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Medium</td><td class="confluenceTd">Done</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Start/End of Sim check</td><td colspan="1" class="confluenceTd"><p>End of sim check (When there are no outstanding transactions).</p><p>For every target the Counter State register should be either Full/Empty or No connection.</p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td colspan="1" class="confluenceTd"><span data-colorid="g0bhovr9i2">#Check.CHIAIU.v3.4.SCM.StartEndOfSim</span></td><td colspan="1" class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scoreboard.svh</p><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Low</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Counter State check</td><td class="confluenceTd">See if is possible to have mechanism to validate the counter state register value on a continuous basis. If not create directed tests and check counter state register value at certain points.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="fdtt81vnyx">#Check.CHIAIU.v3.4.SCM.CounterState</span></td><td class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scoreboard.svh</p><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Medium</td><td class="confluenceTd">Done</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Illegal Credit Limit check</p><p>(For FSYS tests)</p></td><td class="confluenceTd"><p>Assertion to check if Credit Limit value programmed to a single target is never greater than nCMDSkidBufSize. (To catch illegal value being programmed by the test).</p><p>Sum of all connected AIU's Credit Limit (for a specific target) Value should be &lt;= mCMDSkidBufSize</p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="vhcqnxxluq">#Check.CHIAIU.v3.4.SCM.AssertIllegalCreditLimit</span></td><td class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scoreboard.svh</p><p>$WORK_TOP/dv/chi_aiu/chi_aiu_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Medium</td><td class="confluenceTd">Done</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.1">Functional Coverage:</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Credit Limit Bins</td><td class="confluenceTd">Add bins to ensure all possible credit limit values (0 to 31) are programmed for each target.</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="ghpjeabt5g">#Cover.CHIAIU.v3.4.SCM.CreditLimitBin</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/chi_aiu_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Counter State Bins</td><td class="confluenceTd"><p>Add bins to ensure all possible Counter State values (000, 001, 010, 100, 110) and all valid counter State transitions are reached for each target.</p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Ncore_SkidBuffer_Architecture_Specification</a><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="42663937" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore SkidBuffer Architecture Specification_08122022.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">SkidBuffer_Software_Credit_Management.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></p></td><td class="confluenceTd"><span data-colorid="v1lp7k901y">#Cover.CHIAIU.v3.4.SCM.CounterStateBin</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/chi_aiu_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h2 id="Ncore3.4CHI-AIUTestplan:-CHISecurityGPRSFeature:">CHI Security GPRS Feature :</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.2">Stimulus:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 15.3547%;" /><col style="width: 38.7987%;" /><col /><col /><col style="width: 18.8361%;" /><col style="width: 4.93394%;" /><col /><col style="width: 3.8943%;" /><col style="width: 4.44976%;" /><col style="width: 5.57719%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraints</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">random_secure_non-secure_access_test<br />With +non_secure_access_test plusarg</td><td class="confluenceTd"><ul><li>Enable Error logging and Program CAIUGPRAR*.NSX = &lsquo;h0(secure access). Generate all chi opcodes with NS = &lsquo;h0 or &lsquo;h1. It should generate &ldquo;DECERR&rdquo; for for transactions with NS = 1 and normal behavior (&ldquo;NO ERROR&rdquo;) for transactions with NS = &lsquo;h0.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 10.11 Ncore Security Extension)</span></p></td><td class="confluenceTd"><span data-colorid="v9qxjk2h7j">#Stimulus.CHIAIU.v3.4.Security.SecureAccess</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tb/runsim_testlist.json<br />$WORK_TOP/dv/common/lib_tb/addr_trans_mgr/ncore_config_info.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">random_gprar_nsx_test<br />+non_secure_access_test plusarg</td><td class="confluenceTd"><ul><li><span class="legacy-color-text-default">Randomly configure&nbsp;CAIUGPRAR*.NSX = &lsquo;h0 or 'h1. It should generate &ldquo;DECERR&rdquo; for transactions with NS = 1 and normal behavior (&ldquo;NO ERROR&rdquo;) for transactions with NS = &lsquo;h0.</span></li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 10.11 Ncore Security Extension)</span></td><td class="confluenceTd"><span data-colorid="jt8xj25msw">#Stimulus.CHIAIU.v3.4.Security.RandomSecureAccess</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tb/runsim_testlist.json<br />$WORK_TOP/dv/common/lib_tb/addr_trans_mgr/ncore_config_info.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">csr_access_rd</td><td colspan="1" class="confluenceTd">Randomly drive&nbsp;<span class="legacy-color-text-default">transactions with NS = 'h1 or 'h0 on csr region. It should generate normal behaviour(&quot;NO ERROR&quot;).</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>&nbsp;(19 Appendix: CSR Access and Security Extension: Expected AIU Behaviors)</td><td colspan="1" class="confluenceTd"><span data-colorid="d7j9q88h9z">#Stimulus.CHIAIU.v3.4.Security.CSRSecureaccess</span></td><td colspan="1" class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/tests/chi_aiu_bringup_test.svh</p><p>$WORK_TOP/dv/chi_aiu/seq/chi_aiu_vseq.svh</p><p>$WORK_TOP/dv/chi_aiu/tb/runsim_testlist.json</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">random_boot_access_test</td><td colspan="1" class="confluenceTd">Randomly drive&nbsp;<span class="legacy-color-text-default">transactions with NS = 'h1 or 'h0 on boot region. It should generate normal behaviour(&quot;NO ERROR&quot;).</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>&nbsp;(19 Appendix: CSR Access and Security Extension: Expected AIU Behaviors)</td><td colspan="1" class="confluenceTd"><span data-colorid="clpz3ncks2">#Stimulus.CHIAIU.v3.4.Security.Bootecureaccess</span></td><td colspan="1" class="confluenceTd"><p>$WORK_TOP/dv/chi_aiu/tests/chi_aiu_bringup_test.svh</p><p>$WORK_TOP/dv/chi_aiu/seq/chi_aiu_vseq.svh</p><p>$WORK_TOP/dv/chi_aiu/tb/runsim_testlist.json</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">all others test-cases without&nbsp;+non_secure_access_test plusarg</td><td class="confluenceTd"><ul><li>Program CAIUGPRAR*.NSX = &lsquo;h1(non-secure access). Generate normal traffic with NS = &lsquo;h0 or &lsquo;h1. It should give normal behavior (&ldquo;NO ERROR&rdquo;) for all transactions.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a></td><td class="confluenceTd"><span data-colorid="o39ttu6drn">#Stimulus.CHIAIU.v3.4.Security.NonSecureAccess</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/tb/runsim_testlist.json</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.2">Functional Checks:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 9.12603%;" /><col style="width: 21.4286%;" /><col style="width: 9.90043%;" /><col style="width: 21.8653%;" /><col style="width: 23.6832%;" /><col /><col style="width: 3.83464%;" /><col style="width: 4.36595%;" /><col style="width: 5.80708%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">No SMI activity and Error logging</td><td class="confluenceTd">When non-secure transaction generates on secure address region then there should be no smi activity. and AIU will drop the request, generate &ldquo;NON_DATA_ERROR&rdquo; on RSP flit and provide all sub transactions to complete the protocol.<br /><ul style="text-align: left;"><li>Poll CAIUUESR_ErrVld to assert.</li><li>Compare<span>&nbsp;</span><strong>ErrInfo</strong>.&nbsp;<ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[3:0] &ndash;</span>&nbsp;4<span>&rsquo;b1000 :&nbsp;Illegal security access</span></li><li><span>[3]</span><span>&nbsp;</span><span>&ndash; Reserved</span><span>&nbsp;</span><span>&nbsp;</span></li><li><span>[4] &ndash; Command Type&nbsp;</span>(Reserved for CHI-AIU).</li></ul><ul><li><span>[15:6]</span><span>&nbsp;</span><span>&ndash;</span><span>&nbsp;</span><span>Transaction ID.</span></li></ul></li></ul></li><li><p style="text-align: justify;"><span>Compare&nbsp;<strong>ErrType = 0x7.</strong>&nbsp;&nbsp;</span></p></li><li><p style="text-align: justify;"><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = Transaction address</strong><span><br /></span></p></li><li><p style="text-align: justify;">Make sure<span>&nbsp;</span><strong>IRQ_UC </strong>is&nbsp;asserted.</p></li></ul></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(1.2.3.2 Uncorrectable ErrorType and Info Table)</td><td class="confluenceTd"><span data-colorid="f9l9q037k1">#Check.CHIAIU.v3.Security.SecurityErrorLogging</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.2">Functional Coverage:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 15.3512%;" /><col /><col style="width: 18.1945%;" /><col style="width: 5.07476%;" /><col /><col style="width: 3.8943%;" /><col style="width: 4.44976%;" /><col style="width: 5.57719%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">request_flit.Opcode_x_request_flit.NS_x_NSX<br /><br /><p style="text-align: left;">NS(0), NSX_(0) (No Error)</p><p style="text-align: left;">NS(0), NSX_(1) (No Error)</p><p style="text-align: left;">NS(1), NSX_(0) (DECERR)</p><p style="text-align: left;">NS(1), NSX_(1) (No Error)</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a></td><td class="confluenceTd"><span data-colorid="afawgo80m3">#Cover.CHIAIU.v3.4.Security.SecureNonSecurebin</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_coverage.svh</td><td colspan="1" class="confluenceTd">Medium</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-CHISharer-PromotionFeature:">CHI Sharer-Promotion Feature :</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.3">Stimulus:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 5.84058%;" /><col style="width: 10.9744%;" /><col /><col style="width: 16.8281%;" /><col style="width: 22.3913%;" /><col /><col style="width: 3.8943%;" /><col style="width: 4.44976%;" /><col style="width: 5.57458%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Normal Testcases</td><td class="confluenceTd"><ul><li>&nbsp;Randomly set UP (any one of four values) and mpf3 for different smi snoop opcodes (As per section 1.4 of Ncore sharer Promotion Architecture Specification) .CHI-AIU will generate RetToSrc = 'h1(if AIU whose Id matches the AIU_ID in the MPF3) on CHI snoop native interface. If&nbsp;mpf3 != AIU_ID then&nbsp;RetToSrc = 'h0.</li></ul></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Sharer%20Promotion%20Architecture%20Specification.pdf?version=7&amp;modificationDate=1668820897900&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore Sharer Promotion Architecture Specification.pdf</a>&nbsp;(1.4 AIU Details)</td><td class="confluenceTd"><span data-colorid="p2ov05ct0d">#Stimulus.CHIAIU.v3.4.SP.Random</span></td><td class="confluenceTd">$WORK_TOP/dv/common/lib_tb/system_bfm_seq.sv</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.3">Functional Checks:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 55.7693%;" /><col /><col style="width: 3.84127%;" /><col style="width: 6.61944%;" /><col /><col style="width: 6.12048%;" /><col style="width: 6.6742%;" /><col style="width: 8.55615%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">RetTosrc = 'h1 (if smi_up = 'h3 &amp;&amp; AIU_ID = MPF3).<span data-colorid="p48v77z98n">CHI processor must provide the data, if it&nbsp;<span data-colorid="re290zsb3c">holds the cacheline data (can be clean or dirty)&nbsp;</span></span><br /><br /></td><td colspan="1" class="confluenceTd">ARM IHI 0050B(4.8 Shared clean state return)</td><td class="confluenceTd"><span data-colorid="iae1tawct1">#Check.CHIAIU.v3.SP.RetToSrc</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_rx_snp_chnl_cb.svh<br /><br /></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span data-colorid="xfsaby5hby">For SnpInvDtr, CHI-AIU generates the corresponding DTW/DTR based on the following cases:<br /><br /><span style="color: inherit;">snp_resp_data_I&nbsp; &amp;&amp;&nbsp; snp_req_cm_type_SnpInvDtr &amp;&amp; (snp_req_up == 2&rsquo;b01)&nbsp;&rarr; DtrDataUCln.</span></span></p><p><br /></p><p><span data-colorid="z6zjfh8nlw"><span style="color: inherit;"><span style="color: inherit;">snp_resp_data_I&nbsp; &amp;&amp; snp_req_cm_type_SnpInvDtr&nbsp; &amp;&amp; (snp_req_up == 2&rsquo;b11) &amp;&amp; snp_req_mpf3_match &rarr;&nbsp;</span><span style="color: inherit;"><span style="color: inherit;">DtwDataFullCln</span></span></span><br /></span></p><p><br /></p><p><span data-colorid="n0k8ts99za"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;">snp_resp_data_I_PD &amp;&amp; snp_req_cm_type_SnpInvDtr &amp;&amp; (snp_req_up == 2'b01)&nbsp;&rarr;&nbsp;<span style="color: inherit;"><span style="color: inherit;">DtrDataUDty</span></span></span></span></span></span></span></p><p><span data-colorid="ujymfd4dls"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><br /><span style="color: inherit;">snp_resp_data_I_PD &amp;</span><span style="color: inherit;">&amp; snp_req_cm_type_SnpInvDtr &amp; (snp_req_up == 2'b11) &amp;&amp; snp_req_slv_mpf3_match&nbsp;&rarr;&nbsp;DtwDataFullDty</span></span></span></span></span></span></span></span></p><p><br /></p><p><span data-colorid="r7wwclewld"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;"><span style="color: inherit;">snp_resp_dataptl_I_PD &amp; snp_req_cm_type_SnpInvDtr&nbsp; &rarr;&nbsp;<span style="color: inherit;">&nbsp;DtwMrgMrdUDty.<br /></span></span></span></span></span></span></span></span></span></span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/CHI-ConcertoC%20Mappings_0.92.xlsx?version=1&amp;modificationDate=1666138983043&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">CHI-ConcertoC Mappings_0.92.xlsx</a></td><td colspan="1" class="confluenceTd"><span data-colorid="e48r6wzpxt">#Check.CHIAIU.v3.SP.SnpInvDtr</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span style="color: inherit;">For&nbsp;<span data-colorid="wjjb75km2p"><strong>SnpInvDtr</strong>&nbsp; that translates to CHI&nbsp;</span><strong><span style="color: inherit;">snp_unique </span></strong>snp_rsp_cm_status&nbsp; =&nbsp; {5{SnpResp_I&nbsp;}} &amp;&nbsp;5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpResp_SC&nbsp; }} &amp;&nbsp;5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpResp_UC&nbsp;}} &amp;&nbsp;5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_I }} &amp; 5'b00110 &amp; {5{(snp_req_slv_up==2&rsquo;b01)}}</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style="color: black;">| {5{SnpRespData_I }} &amp; 5'b00001 &amp; {5{(snp_req_slv_up==2&rsquo;b11) &amp; snp_req_slv_mpf3_match}}</span></span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| {5{SnpRespData_SC }} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_UC }} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_UD }} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_SD }} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_I_PD}} &amp; 5'b00110 &amp; {5{(snp_req_slv_up==2&rsquo;b01)}}</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_I_PD}} &amp; 5'b00001 &amp; {5{(snp_req_slv_up==2&rsquo;b11) &amp; snp_req_slv_mpf3_match}}</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_SC_PD}} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespData_UC_PD}} &amp; 5'b00000</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| {5{SnpRespDataPtl_I_PD}} &amp; 5'b00111</span></p><p><span style="color: inherit;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | {5{SnpRespDataPtl_UD }} &amp; 5'b00000;</span></p><ul><li><span style="color: inherit;"><span data-colorid="gjlocghz09">CMstatus[0] is Snarf bit and is always 0 for <strong>SnpInvDtr.</strong></span><br /></span></li></ul></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/CHI-ConcertoC%20Mappings_0.92.xlsx?version=1&amp;modificationDate=1666138983043&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">CHI-ConcertoC Mappings_0.92.xlsx</a></td><td colspan="1" class="confluenceTd"><span data-colorid="t47mvh6wh9">#Check.CHIAIU.v3.SP.SnpInvDtrcmstatus</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.3">Functional Coverage:</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 16.0562%;" /><col /><col style="width: 10.9805%;" /><col style="width: 4.93654%;" /><col /><col style="width: 6.04746%;" /><col style="width: 7.5765%;" /><col style="width: 9.66533%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">cross - snpreq_x_up_x_mpf3_x_Retosrc(where mpf3 is match or mismatch).</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/CHI-ConcertoC%20Mappings_0.92.xlsx?version=1&amp;modificationDate=1666138983043&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">CHI-ConcertoC Mappings_0.92.xlsx</a></td><td class="confluenceTd"><span data-colorid="wbshcnu363">#Cover.CHIAIU.v3.4.SP.SnpRettosrcbin</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-CHIPerformanceMonitorFeature:">CHI Performance Monitor Feature :</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus">Stimulus</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 40.5019%;" /><col /><col /><col style="width: 13.0213%;" /><col style="width: 11.7873%;" /><col /><col style="width: 2.7566%;" /><col style="width: 3.03414%;" /><col style="width: 12.4679%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Configuration sequence should set counter control filed to 32-bit counter mode and ssr count filed to 32-bit counter mode&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.XCNT32BIT</span></td><td rowspan="9" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv" rel="nofollow">perf_cnt_units.sv</a></p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Configuration sequence should set xMCNTCR local count enable field to 1 to enable and 0 to disable all counter for one unit</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.LocalEnableDisable</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Configuration sequence should set xMCNTCR local count clear field to clear all counter</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.LocalClear</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li>Counter control to 3b100 i.e., use as 32 bit counter</li><li>SSR count to 3b100 i.e., use as 32 bit counter</li><li><strong>Count first event : CmdReqWr event</strong></li><li>Count Second event : divide by 16 clock cycle event</li></ul><p>2-&nbsp;Counters must be disabled before reading BW counter values<br />3- Filter should be disabled on this testcase :&nbsp;Filter_enable = 0</p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.Bw</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li>Counter control to 3b100 i.e., use as 32 bit counter</li><li>SSR count to 3b100 i.e., use as 32 bit counter</li><li><strong>Count first event : CmdReqWr event</strong></li><li>Count Second event : divide by 16 clock cycle event</li></ul><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>Filter select = 1 (to filter on funit_id)</p><p>Filter enable = 1;</p><p>Mask value = &quot;FFFFF&quot;</p><p>3 - Fix xBCNTFR.filter_value to fixed Funit ID</p><p>4 - Counters must be disabled before reading BW counter values</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.BwFilterFixed</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>3- Configure&nbsp;xBCNTFR.filter_select to set filter Bw counting on Funit, else filter on userBits randomly</p><p>4 - generate xBCNTFR.filter_value with random Funit ID (or userbits) from CHIAIU Funit (userbits) possible ranges&nbsp;</p><p>5 - Counters must be disabled before reading BW counter values</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.BwFilterRand</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Same as Scenario as Bw bring up but we should configure event first as&nbsp;CmdReqWr event&nbsp;</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Same as Scenario as Bw bring up but we should configure event first as CmdReqRd event&nbsp;</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">S<strong>ame as Scenario as Bw bring up without filtering on userbits but we should configure event first as SnpRsp event&nbsp;</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- configure Counter control xCNTCR</p><ul><li>Counter control to 3b100 i.e., bit bin counter</li><li>SSR count to 3b100 i.e., 32 bit bin counter</li><li>Count first event is don&rsquo;t care in this case</li><li>Count Second event is don&rsquo;t care in this case</li></ul><p>2 - configure xLCNTCR with fixed values from ranges</p><ul><li>Latency pre scale = fixed value</li><li>Read/Write latency = fixed value</li><li>Latency bin offset = 0</li><li>Latency count enable = 1</li></ul></div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.LatencyFixed</span></p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv" rel="nofollow">perf_cnt_units.sv</a></p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Maybe adding specific sequence for Latency registers configuration</td></tr><tr><td colspan="1" class="confluenceTd">1 - Generate random event first and event second<br />2-&nbsp; Generate random values from ranges to configure xLCNTCR fields</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.Pmon.v3.4.LatencyRand</span></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv" rel="nofollow">perf_cnt_units.sv</a></p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Maybe adding specific sequence for Latency registers configuration</td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks">Functional Checks</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 40.5019%;" /><col /><col style="width: 13.0213%;" /><col style="width: 11.7873%;" /><col /><col style="width: 2.7566%;" /><col style="width: 3.03414%;" /><col style="width: 12.4679%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Check that that XCNTVR have the correct value of event first event performance counting and XCNTSR have the correct value of second event performance counting</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.XCNT32BIT</span></td><td rowspan="8" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p>perf_counters_scoreboard.svh</p><p><br /></p></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that all perf mon counters registers are enabled or disabled</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.LocalEnableDisable</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that all perf mon counters registers are cleared&nbsp;</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.LocalClear</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that Bw counter functionality by validation of<strong> CmdReqWr event in CHIAIU unit</strong> : Check xCNTSR and xCNTVR values</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.Bw</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Bw filter by enabling bw filter and validation of<strong> CmdReqWr event in CHIAIU unit</strong> : Check xCNTSR and xCNTVR values</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.BwFilter</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><strong>CmdReqWr event counting</strong></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.CmdReqWr&nbsp;</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CmdReqRd event counting</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.CmdReqRd</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Snp_rsp event counting</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.SnpRsp</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Latency counter feature :</p><p>1- Check bins at quantizer level and before Pmon counting using a spies signals</p><p>2- Check latency counting by checking 4 consecutive counter registers xCNTVR0 to xCNTVR3 and xCNTSR0 to xCNTSR3</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a><br /><br /><br /></td><td colspan="1" class="confluenceTd"><p><br /></p><p><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.LatencyBins</span></span></span></span></p><p><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Check.CHIAIU.Pmon.v3.4.LatencyCounter</span></span></span></p></td><td colspan="1" class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p>New file : latency_counters_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-Functionalcoverage:">Functional coverage :</h3><p>Pmon functional coverage is already implemented and completed for Ncore 3.2 features.</p><p>Below new points related to new features to be covered</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Hash-Tag</th><th style="text-align: left;" class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Implementation</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th style="text-align: left;" class="confluenceTh">Comments</th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd"><p>Cover 32-bit counter mode for xCNTVR : Counter control=3'b100</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td style="text-align: left;" class="confluenceTd"><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.CONTROL.32BIT</span></td><td rowspan="8" style="text-align: left;" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>perf_cnt_unit_defines.svh</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" style="text-align: left;" class="confluenceTd">Done</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><p>Cover 32-bit counter mode for xCNTSR : SSR count =3'b100</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.SSR.32BIT</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" style="text-align: left;" class="confluenceTd">Done</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Cover filter type selection : - filter select = 0 to select Funit ID filtering&nbsp;<br />&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; - filter select = 1 to select user Bits filtering</p><p><br /></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.FilterSelect</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cover CmdReqWr event : xCNTCR.event first = 17</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.CmdReqWr&nbsp;</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cover CmdReqRd event :&nbsp;: xCNTCR.event first = 18</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.CmdReqRd</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Cover SnpRsp event :&nbsp;: xCNTCR.event first = 19</strong></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.SnpRsp</span></strong></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Cover Different latency pre scale values :&nbsp;</p><p>2b00 &ndash; count every 2 cycles<br />2b01 &ndash; count every 4 cycles<br />2b10 &ndash; count every 8 cycles<br />2b11 &ndash; count every 16 cycles</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.LatencyScale</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover Latency type : write, read</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore Concerto Perf Counter Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Cover.CHIAIU.Pmon.v3.4.LatencyType</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-CHISystemCoherencyFeature">CHI&nbsp;System Coherency Feature</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.4">Stimulus:</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 16.0938%;" /><col style="width: 22.4791%;" /><col style="width: 6.10833%;" /><col style="width: 9.69641%;" /><col style="width: 18.595%;" /><col style="width: 5.44419%;" /><col style="width: 4.70887%;" /><col style="width: 7.19873%;" /><col style="width: 4.29389%;" /><col style="width: 5.39297%;" /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Name of Field</span></th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Implemented</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">detach&nbsp;&rarr; attach with no traffic</td><td class="confluenceTd"><ol style="text-align: left;"><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu asserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.notrafficattach</span></td><td class="confluenceTd">dv/chi_aiu/tests/chi_aiu_bringup_test.svh</td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="dchg1ml26o">attach &rarr; detach with no traffic</span></td><td class="confluenceTd"><ol style="text-align: left;"><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.notrafficdetach</span></td><td class="confluenceTd">dv/chi_aiu/tests/chi_aiu_bringup_test.svh</td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="p243hs260v">detach&nbsp;&rarr; attach with on going non coherent traffic</span></td><td class="confluenceTd"><ol style="text-align: left;"><li>Processor de-asserts&nbsp;SysCoReq pin with ongoing non coherent traffic.</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure chi_aiu does not wait for any non coherent command to finish).</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu asserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.attachwithtraffic</span></td><td class="confluenceTd"><span data-colorid="vr74nuo984">dv/chi_aiu/tb/runsim_testlist.json</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="mrxmfvisps">attach &rarr; detach with outstanding coherent commands ??</span></td><td class="confluenceTd"><ol style="text-align: left;"><li>Processor de-asserts&nbsp;SysCoReq pin with outstanding coherent traffic.</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure chi_aiu wait for all outstanding coherent commands to finish before sending out SysReq to all DCE/DVE's).</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.detachwithtraffic</span></td><td class="confluenceTd"><span data-colorid="ha192n6q5r">dv/chi_aiu/tb/runsim_testlist.json</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="wluvbo6ww1">attach &rarr; detach with outstanding regular snoops</span></td><td class="confluenceTd"><ol style="text-align: left;"><li>Processor de-asserts&nbsp;SysCoReq pin with regular snoop traffic.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure some snoops are sent out even after chi_aiu sends SysReq. Eventually no snoops are sent).</li><li>All snoops must be completed normally.</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.detachwithtraffic</span></td><td class="confluenceTd"><span data-colorid="tt2o1asprn">dv/chi_aiu/tb/runsim_testlist.json</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="x7gxyhjbqu">attach &rarr; detach with outstanding dvm snoops</span></td><td class="confluenceTd"><ol style="text-align: left;"><li>Processor de-asserts&nbsp;SysCoReq pin with DVM snoop traffic.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure to send DVM snoops are sent out even after chi_aiu sends SysReq. Eventually no DVM snoops are sent).</li><li>All DVM snoops must be completed normally.</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.attachwithtraffic</span></td><td class="confluenceTd"><span data-colorid="xmyajakt90">dv/chi_aiu/tb/runsim_testlist.json</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="y0t565o6c4">repeated attach&nbsp;&rarr; detach with traffic (non-coherent command during detach/coherent + non coherent commands during attach + regular/DVM snoops during attach).</span></td><td class="confluenceTd"><p style="text-align: left;">Repeatedly perform attach and detach several times by asserting /deasserting SysCoReq pin.</p><ol style="text-align: left;"><li>Non coherent command sent continuously.</li><li>Coherent command and regular/DVM snoops are sent only during attach state.</li></ol><p style="text-align: left;">This is to make sure there is no error and all commands are completed normally without any error response.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.toggle</span></td><td class="confluenceTd"><span data-colorid="hwh2l5yybd">dv/chi_aiu/tests/chi_aiu_bringup_test.svh</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p style="text-align: left;">detach&nbsp;&rarr; attach (using register interface)</p><p style="text-align: left;"><br /></p><p style="text-align: left;">what happens at pin interface??</p></td><td class="confluenceTd"><ol style="text-align: left;"><li><span class="legacy-color-text-blue3">Initiate transition to attach state by writing 1 to&nbsp; CAIUTCR.</span><span class="legacy-color-text-blue3">SysCoAttach register.</span></li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIUTAR.SysCoAttached register to 1.</span></li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.csrattach</span></td><td class="confluenceTd"><span data-colorid="ztv4u4bkze">dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</span></td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: left;">attach&rarr; detach (using register interface)</p><p style="text-align: left;"><br /></p><p style="text-align: left;">what happens at pin interface??</p></td><td colspan="1" class="confluenceTd"><ol style="text-align: left;"><li><span class="legacy-color-text-blue3">Initiate transition to detach state by writing 0 to&nbsp; CAIUTCR.</span><span class="legacy-color-text-blue3">SysCoAttach register.</span>&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIUTAR.SysCoAttached register to 0.</span></li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.csrdetach</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ed6k7yvicm">dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: left;">Sending coherent commands during detach state ??</p><p style="text-align: left;">(any interrupt/error logging)</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Complete all CHI command handshake with error response. No SMI traffic is initiated.</p><p style="text-align: left;">What is the expected behavior?</p><p style="text-align: left;">Similar to CONC-7978.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: left;">SysRsp with Error response (any interrupt/error logging)??</p><p style="text-align: left;"><br /></p><p style="text-align: left;">detach&nbsp;&rarr; attach</p><p style="text-align: left;">attach&nbsp;&rarr; detach</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">SysRsp Error (detach&nbsp;&rarr; attach):</p><ol style="text-align: left;"><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's (some with error and remaining with no error or all error).</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1.&nbsp;(Anything else to check)??</span></li><li>Check chi_aiu asserts SysCoAck pin.</li></ol><p style="text-align: left;">SysRsp Error (attach&nbsp;&rarr; detach):</p><ol style="text-align: left;"><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's (some with error and remaining with no error or all error).</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1. (Anything else to check)??</span></li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.sysrsperrattach<br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.sysrsperrdetach</span><br /></span></td><td colspan="1" class="confluenceTd"><span data-colorid="ub3la8sf3h">dv/chi_aiu/tb/runsim_testlist.json</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: left;">Timeout (No SysRsp received from all DCE/DVE's within time limit).</p><p style="text-align: left;">SysCoReq assert to SysCoAck assert/SysCoReq deassert to SysCoAck deassert.</p><p style="text-align: left;"><br /></p><p style="text-align: left;">What happens to SysRsp packet arriving after timeout (dropped by chi_aiu)?</p></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li>Enable timeout error detect by writing 1 to<span>&nbsp;</span><strong>CAIUUEDR.TimeoutErrDetEn</strong>.</li><li>Enable timeout error interrupt by writing 1 to<span>&nbsp;</span><strong>CAIUUEIR.TimeoutErrIntEn</strong>.</li><li>Set timeout threshold by writing 1 to<span>&nbsp;</span><strong>CAIUTOCR.TimeOutThreshold</strong></li><li>Wait for<span>&nbsp;</span><strong>CAIUUESR.ErrVld</strong><span>&nbsp;</span>to assert.</li><li>Wait for<span>&nbsp;</span><strong>IRQ_UC</strong><span>&nbsp;</span>to assert.</li><li><strong>CAIUUESR.ErrType = 0xB</strong></li><li><strong>CAIUUESR.ErrInfo =</strong><ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[0] - Type&nbsp;1&rsquo;b0: Time out error on message (protocol timeout)</span></li><li><span>[15:1] - Reserved</span></li></ul></li></ul></li></ul><p style="text-align: left;">SysRsp timeout (detach&nbsp;&rarr; attach):</p><ol style="text-align: left;"><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's. (Delay some SysRsp to cause timeout)</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1. Check CAIUUESR register as described above.</span></li><li>Check chi_aiu asserts SysCoAck pin.</li></ol><p style="text-align: left;">SysRsp timeout (attach&nbsp;&rarr; detach):</p><ol style="text-align: left;"><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's.&nbsp;(Delay some SysRsp to cause timeout)</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1.&nbsp; Check CAIUUESR register as described above.</span></li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.sysrsptimeout</span></span></td><td colspan="1" class="confluenceTd"><span data-colorid="t58lwf8wgs">dv/chi_aiu/tb/runsim_testlist.json</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">CAIUTCR.SysCoDisable ??</span></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Does this mean assert/de-assert of SysCoReq pin has no effect and chi_aiu stays in the&nbsp; existing state (either attach or detach)??</p><p style="text-align: left;">Use case.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.sysco.disable</span></span></td><td colspan="1" class="confluenceTd"><span data-colorid="h7xyut6syj">dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.4">Functional Checks:</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Scenario</span></th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><span data-colorid="xs65pauclx">SysReq messages are sent with correct opcode (attach: 0x1 or detach: 0x2) to all DCE's/DVE's</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.corropcode</span></td><td class="confluenceTd"><span data-colorid="a04ht55f9y">dv/chi_aiu/env/chi_aiu_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p style="text-align: left;">SysReq messages are sent only when SysCoReq either asserts/deasserts or when&nbsp;<span>CAIUTCR.</span><span>SysCoAttach is programmed to 1 or 0.</span></p><p style="text-align: left;">(To check no spurious SysReq message is sent by chi_aiu).</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.sysreq</span></td><td class="confluenceTd"><span data-colorid="bl4a0mn3wp">dv/chi_aiu/env/chi_aiu_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="l0gvn5wgx5">When detach is initiated, SysReq message should be sent by chi_aiu only when there are no outstanding coherent commands.</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.sysreqdetach</span></td><td class="confluenceTd"><span data-colorid="lxppz3jth9">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="xcrolg3i05">Wait till SysRsp is received from all DCE's/DVE's before asserting/deasserting SysCoAck pin (for normal case)</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.sysrsp</span></td><td class="confluenceTd"><span data-colorid="vpy5ol8wy9">dv/chi_aiu/env/chi_aiu_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="zj8lj23cbn">SysCoAck pin asserts/deasserts only when SysCoReq pin asserts/deasserts</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.syscoreqack</span></td><td class="confluenceTd"><span data-colorid="szladennfg">dv/chi_aiu/env/chi_aiu_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="p0gzshw8h0">Check SysReq and SysReq SMI CMH/CMHE/CMB fields are correct (MessageId and RMessageId/CMHE fields ??)</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.sysreqfields</span></td><td class="confluenceTd">dv/chi_aiu/env/chi_aiu_scoreboard.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="w3yvptt5bw">SysRsp messages are received by chi_aiu for corresponding outstanding SysReq for normal cases (to check no spurious SysRsp message is received by chi_aiu - check for full system).</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.sysrspoutstanding</span></td><td colspan="1" class="confluenceTd"><span data-colorid="kw46na4o5t">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="hs8tcz4vir">No regular/DVM snoops should be received by chi_aiu while in detach state (check for full system)</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: none;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Check.CHIAIU.sysco.nosnoopdetach</span></td><td colspan="1" class="confluenceTd"><span data-colorid="lhbrzk60ec">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-CHIEventMessagingFeature:">CHI Event Messaging Feature:</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.5">Stimulus:</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 6.95063%;" /><col style="width: 19.4001%;" /><col style="width: 12.0188%;" /><col style="width: 7.65357%;" /><col style="width: 7.04613%;" /><col style="width: 7.06823%;" /><col style="width: 6.23798%;" /><col style="width: 9.56607%;" /><col style="width: 5.70304%;" /><col style="width: 7.14516%;" /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Name of Field</span></th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">HashTag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Basic Event Message</td><td class="confluenceTd"><ul style="text-align: left;"><li>Issue an event message with opcode = 3 on the SMI interface</li><li>Issue an ACK in response to the event message on the DUT pin interface after a random delay</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Event Message Timeout</td><td class="confluenceTd"><ul style="text-align: left;"><li>Drive the event message on the SMI interface</li><li>After receiving the event message on the DUT pin interface, do not drive the ack until a timeout is hit</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Event Message Disable</td><td class="confluenceTd"><ul style="text-align: left;"><li>Disable event receiving by writing to a register bit</li><li>Drive an event message on the SMI interface</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Event Message Random</td><td class="confluenceTd"><ul><li>Issue an event message with opcode = 3 on the SMI interface</li><li>Issue an ACK in response to the event message on the DUT pin interface after a random delay</li><li>Randomize event receiver enable and disable</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.5">Functional Checks:</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 93.5372%;"><colgroup><col style="width: 36.2797%;" /><col /><col style="width: 27.8801%;" /><col style="width: 4.75743%;" /><col /><col style="width: 4.16357%;" /><col style="width: 4.75743%;" /><col style="width: 5.96375%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><span data-colorid="q3wrhulbok">Check that&nbsp;CAIU can issue &quot; Error - No operation performed&quot; Response (CMSTATUS = 01_000_000) when there is an event timeout</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="g2rxrc6qxj">#Check.CHIAIU.EvMsg.Concerto.v3.0.rspCmstatusEventTimeout</span></td><td class="confluenceTd"><span data-colorid="xhqys2is9b">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="xwhk4cg2od">Check that when ACK is not asserted after issuing a REQ within the &quot;event timeout&quot; number of cycles, CAIU logs a timeout error in the CAIUUESER register and de-asserts the ACK</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="c0j39nyr6i">#Check.CHIAIU.EvMsg.Concerto.v3.0.eventTimeoutCAiuRise</span></td><td class="confluenceTd"><span data-colorid="dfeu70ie7m">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="drzopmo2b8">Check that when ACK is not de-asserted after issuing a REQ within the &quot;event timeout&quot; number of cycles, CHI-AIU logs a event timeout error in the&nbsp;</span><span class="legacy-color-text-default">CAIUUESR&nbsp;</span><span data-colorid="x123rv8uhf">register and de-asserts the ACK</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="ymk3xtpy9o">#Check.CHIAIU.EvMsg.Concerto.v3.0.eventTimeoutCAiuFall</span></td><td class="confluenceTd"><span data-colorid="bop1od2mfo">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="rdqik9dxow">Check CHIAIU event timeout error should not be logged when timeout error detection is not enabled.</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="fhmvu7hux9">#Check.CHIAIU.EvMsg.Concerto.v3.0.eventReceivingDisabledCAiu</span></td><td class="confluenceTd"><span data-colorid="qtyifb2tyc">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="wcinfxo5ki">Check that &quot;event timeout&quot; value is as expected for CHI-AIU block</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="h7wvh79x6t">#Check.CHIAIU.EvMsg.Concerto.v3.0.eventTimeoutValueCAiu</span></td><td class="confluenceTd"><span data-colorid="f9zzcfk8ij">dv/chi_aiu/env/chi_aiu_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.4">Functional Coverage:</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><span data-colorid="xy64tiiz8m">Cover SysReq.Event opcode = 3</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="ektp7oaqvq">#Cover.CHIAIU.EvMsg.Concerto.v3.0.opcodeCHI</span></td><td class="confluenceTd"><span data-colorid="ayaetvxihg">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="elnj2eoa4w">Cover combinations of event timeout register</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="l28cvechem">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.TimeoutCHI</span></td><td class="confluenceTd"><span data-colorid="k3tpml2daj">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="nywyquvc7j">Cover sys_receiving_enable X sysReq.Event</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="p5pc0ek4y6">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.sysReq.EventEnableCHI</span></td><td class="confluenceTd"><span data-colorid="m5fdz5yb4n">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="qy8hw46ink">Cover sys_receiving_disable X sysReq.Event</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="ege5wvb4fl">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.sysReq.EventDisableCHI</span></td><td class="confluenceTd"><span data-colorid="pfgls27wu7">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="pb5z3vuyfw">Cover cm_status =&nbsp;{0,1,3, 'h40}</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="raztbrlbmz">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.valid_cmstatusCHI</span></td><td class="confluenceTd"><span data-colorid="q8ezdzh7qc">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="ye5dyv6i24">Cover timeout_err_det_en = 1</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td class="confluenceTd"><span data-colorid="q62hgbz4q3">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.TimeoutErrEnableCHI</span></td><td class="confluenceTd"><span data-colorid="knc6btc78r">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="nx9rqhqugx">Cover timeout_int_en = 1</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span data-colorid="q0z2lf59nb">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.TimeoutInterruptEnableCHI</span></td><td colspan="1" class="confluenceTd"><span data-colorid="nba75lltof">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="uikkketd4x">Cover err_type = 'hA X err_vld = 1 X IRQ_UC</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span data-colorid="r4az63qykw">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.TimeoutErrorAndInterruptCHI</span></td><td colspan="1" class="confluenceTd"><span data-colorid="hntckwv2sv">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="ds2gj9e0vp">Cover timeout_values =&nbsp;{1,2,3}</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span data-colorid="mwwkw555rk">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.ValidTimeoutsCHI</span></td><td colspan="1" class="confluenceTd"><span data-colorid="xmcvob90ww">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="ycu5mkm2hx">Cover timeout value =&nbsp;{0}</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span data-colorid="rl8uote5nw">#Cover.CHIAIU.EvMsg.Concerto.v3.0.cover.TimeoutDisableCHI</span></td><td colspan="1" class="confluenceTd"><span data-colorid="xgnk9fphfc">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="y1peg1x62l">Cover buffer depth in receiver = Total number of DCEs in a configuration</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SysCmd%20Architecture%20Specification_057.pdf?version=3&amp;modificationDate=1678393056752&amp;cacheVersion=1&amp;api=v2" rel="nofollow" style="text-decoration: underline;">Ncore SysCmd Architecture Specification_057</a></td><td colspan="1" class="confluenceTd"><span data-colorid="rg602hrh3z">#Cover.CHIAIU.EvMsg.Concerto.v3.0.maxBufferDepthCHI</span></td><td colspan="1" class="confluenceTd"><span data-colorid="uc0u5w5w2y">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4CHI-AIUTestplan:-CHIErrorTestplan:">CHI Error Testplan:</h2><h3 id="Ncore3.4CHI-AIUTestplan:-Stimulus:.6">Stimulus:</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col style="width: 132.0px;" /><col style="width: 287.0px;" /><col style="width: 91.0px;" /><col style="width: 149.0px;" /><col style="width: 298.0px;" /><col style="width: 361.0px;" /><col style="width: 70.0px;" /><col style="width: 107.0px;" /><col style="width: 64.0px;" /><col style="width: 284.0px;" /><col style="width: 313.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Name of Field</span></th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th><th colspan="1" class="confluenceTh">Test case name</th></tr><tr><td class="confluenceTd"><strong>Timeout error</strong></td><td class="confluenceTd"><p style="text-align: left;">Delayed CMDRsp more than configured timeout counter to generate timeout error using knob &quot;CMDrsp_time_out_test&quot;,</p><p style="text-align: left;">Delay STRreq&nbsp;more than configured timeout counter to generate timeout error using knob &quot;STRreq_time_out_test&quot;,</p><p style="text-align: left;">Delay SNPrsp more than configured timeout counter to generate timeout error using knob &quot;SNPrsp_time_out_test&quot;.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.timeout.v3.cmdrsptimeout<br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.timeout.v3.strreqtimeout<br /><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.timeout.v3.snprsptimeout</span></span></span><br /></span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/test/chi_aiu_bringup_test.svh<br /><br /></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="bl1nlkyzxz">CSR seq:&nbsp;chi_aiu_csr_time_out_error_seq</span></td><td colspan="1" class="confluenceTd">csr_timeout_error_test_cmd_rsp_delayed<br />csr_timeout_error_test_str_req_delayed<br />csr_timeout_error_test_snp_rsp_delayed<br /><br /><br /></td></tr><tr><td class="confluenceTd"><strong style="text-align: left;">Decode Error:</strong><span>&nbsp;</span>Unmapped address access</td><td class="confluenceTd"><p style="text-align: left;"><strong>Error injection and logging:</strong></p><ul style="text-align: left;"><li>Generate random unmapped address by using knob &quot;unmapped_add_access&quot;, Added constraint in &quot;chi_container_pkg&quot; to generate unmapped address outside of all memory region.<strong><br class="_mce_tagged_br" /></strong></li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.decerr.v3.unmappaddr</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/test/chi_aiu_bringup_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="nupm3mlff4">Used CSR seq: chi_aiu_csr_no_address_hit_seq</span></td><td colspan="1" class="confluenceTd"><span data-colorid="s2s44lh3a1">random_unmapped_add</span></td></tr><tr><td class="confluenceTd"><span data-colorid="zrvp0fccgi">Unsupported transaction</span></td><td class="confluenceTd"><p style="text-align: left;">Generate an unsupported/rsvd opcode transaction from CHI BFM using knob &quot;<span>unsupported_txn</span>&quot;</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.decerr.v3.unsupportedtxn</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/test/chi_aiu_bringup_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="h8wzyyrfd3">unsupported_txn</span></td></tr><tr><td class="confluenceTd"><strong style="text-align: left;">Transport Error:</strong><span>&nbsp;</span>Wrong target ID</td><td class="confluenceTd"><p style="text-align: left;">Generate CMDrsp, DTWrsp, DTRrsp, SNPreq, DTRreq, and STRreq SMI messages from system sequence with wrong target ID on AIU's rx port.</p><ul style="text-align: left;"><li>Target id error injection in CMDrsp happens using knob &quot;wrong_cmdrsp_target_id&quot;.</li><li>Target id error injection in DTWrsp happens using knob &quot;wrong_dtwrsp_target_id&quot;.</li><li>Target id error injection in DTRrsp happens using knob &quot;wrong_dtrrsp_target_id&quot;.</li><li>Target id error injection in SNPreq happens using knob &quot;wrong_snpreq_target_id&quot;.</li><li>Target id error injection in DTRreq happens using knob &quot;wrong_dtrreq_target_id&quot;.</li><li>Target id error injection in STRreq happens using knob &quot;wrong_strreq_target_id&quot;.</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.cmdrsp<br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.dtwrsp</span><br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.dtrrsp</span><br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.snpreq</span><br /><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.dtrreq</span><br /><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.transporterr.v3.strreq</span></span></span></p></td><td class="confluenceTd">$WORK_TOP/dv/common/lib_tb/system_bfm_seq.sv<br />$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="c3b5xtxer0">Used CSR seq: chi_aiu_csr_caiuuedr_TransErrDetEn_seq</span></td><td colspan="1" class="confluenceTd"><span data-colorid="z2fexkfd8n">wrong_target_id_on_CMDrsp<br /><span data-colorid="cu5exu2sep">wrong_target_id_on_</span><span data-colorid="k2w447b22d">DTWrsp<br /><span data-colorid="pe5hjei3go">wrong_target_id_on_DTRrsp_resend</span><br /><span data-colorid="n9sh99se8d">wrong_target_id_on_SNPreq</span><br /><span data-colorid="zq3tduwlbz">wrong_target_id_on_DTRreq</span><br /><span data-colorid="i2r4ywppyz">wrong_target_id_on_STRreq</span></span></span></td></tr><tr><td class="confluenceTd"><span data-colorid="gk6jqxtam3">Dbad on DTRReq</span></td><td class="confluenceTd"><p style="text-align: left;">Generate DTR from system sequence with random Dbad value using knob &quot;random_dbad_value&quot;.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.dbadondtr</span></span></span></td><td class="confluenceTd">$WORK_TOP/dv/common/lib_tb/system_bfm_seq.sv</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="jxhjjswhta">random_dbad_on_DTRreq</span></td></tr><tr><td class="confluenceTd"><span data-colorid="w9pv8imgdg">CHI Interface Snoop Response Error<span class="legacy-color-text-blue1">(Non-Data Error on data flit is not allowed as per CHI spec)</span></span></td><td class="confluenceTd"><div style="text-align: left;"><strong>Error injection and logging:</strong></div><div style="text-align: left;"><ul><li>Data error in snp_rsp on chi resp flit using &quot;SNPrsp_with_data_error&quot;.</li><li>Non Data error in snp_rsp on chi resp flit using &quot;chi_snp_rsp_non_data_error&quot;.</li></ul></div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.snpsrsperr</span></span></span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/test/chi_aiu_bringup_test.svh</td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="frlfckdnml">chi_aiu_csr_caiuuedr_ProtErrDetEn_seq</span></td><td colspan="1" class="confluenceTd"><span data-colorid="x0jji7vy45">chi_snp_rsp_data_error<br /><span data-colorid="x9bk4l1t1p">chi_snp_rsp_non_data_error</span></span></td></tr><tr><td class="confluenceTd"><span data-colorid="z2i08wnqzd">Non Data Error seen on CHI DAT FLIT<span class="legacy-color-text-blue1">(Non-Data Error on data flit is not allowed as per CHI spec)</span></span></td><td class="confluenceTd"><div style="text-align: left;">Generate non data error on chi tx data flit using knob &quot;chi_data_flit_non_data_err&quot;.</div><div style="text-align: left;">Set DBad on DTW/DTR request data.</div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.nderrondatflit</span></span></span></span></span></span></td><td class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_base_seq.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="vg2xnzua5f">non_data_error_on_chi_flit</span></td></tr><tr><td class="confluenceTd"><span data-colorid="rqt53cvqbt">Data Error seen on CHI DAT FLIT</span></td><td class="confluenceTd"><div style="text-align: left;"><span>Generate data error on chi tx data flit using knob &quot;chi_data_flit_data_err&quot;.</span></div><div style="text-align: left;">Set DBad on DTW/DTR request data.</div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.derrondatflit</span></span></span></td><td class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_base_seq.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="q3oxfmc1b7">data_error_on_chi_flit</span></td></tr><tr><td class="confluenceTd"><span data-colorid="s9x46oluli">Poison bits set on Chi wdata flit</span></td><td class="confluenceTd"><div style="text-align: left;">Generate random poison on chi tx wdata flit using knob &quot;wt_chi_data_flit_with_poison&quot;.</div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.poisonondatflit</span></span></span></td><td class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_base_seq.svh</span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="nl5xvpwdu0">chi_wdata_flit_with_poison</span></td></tr><tr><td class="confluenceTd"><span data-colorid="y48epi2ysl">Error during coh/non-coh part of atomic txns</span></td><td class="confluenceTd"><p style="text-align: left;">Generate error in STRreq cmstatus during coh/non-coh part of atomic txn using&nbsp;knob &quot;strreq_cmstatus_with_error&quot;.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.erronatomictxn</span></span></span></td><td class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/common/lib_tb/<a class="external-link" href="http://system_bfm_seq.sv" rel="nofollow" style="color: rgb(0,0,0);">system_bfm_seq.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">error_in_atomic_txn</span></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="py64cf5kb4">CM status with error</span></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Generate StrReq from system sequence to have&nbsp;random CMstatus values for CCMP reported protocol and transport error using knob &quot;strreq_cmstatus_with_error&quot;.</p><p style="text-align: left;"><span>Generate DTWrsp from system sequence to have&nbsp;random CMstatus values for CCMP reported protocol and transport error using knob &quot;dtwrsp_cmstatus_with_error&quot;.</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.strcmstatuserror<br /><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.dtwrspmstatuserror</span></span></span><br /></span></span></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/common/lib_tb/<a class="external-link" href="http://system_bfm_seq.sv" rel="nofollow" style="color: rgb(0,0,0);">system_bfm_seq.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span data-colorid="ma3k67w01v">random_strreq_cmstatus_with_error</span></p><p><span data-colorid="fbq6nlbxgo"><span data-colorid="muup06dm1u">random_dtwrsp_cmstatus_with_error</span></span></p></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="gy60ezpedt">CMStatus indicating data error for dtrReq</span></td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>Generate DTRreq from system sequence to have&nbsp;random CMstatus data error values for CCMP reported protocol and transport error using knob &quot;dtrreq_cmstatus_with_error&quot;, &quot;cmstatus_data_error&quot;</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.derrondtrreq<br /><br /></span></span></span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/common/lib_tb/<span class="legacy-color-text-default"><a class="external-link" href="http://system_bfm_seq.sv" rel="nofollow" style="color: rgb(0,0,0);">system_bfm_seq.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="yba25rgic4">random_dtrreq_cmstatus_with_data_error</span></td></tr><tr><td colspan="1" class="confluenceTd"><div style="text-align: left;">CMStatus indicating non</div><div style="text-align: left;">data error for dtrReq</div></td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>Generate DTRreq from system sequence to have&nbsp;random CMstatus non-data error values for CCMP reported protocol and transport error using knob &quot;dtrreq_cmstatus_with_error&quot; and &quot;cmstatus_non_data_error</span><span>&quot;.</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.nderrondtrreq<br /></span></span></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">$WORK_TOP/dv/common/lib_tb/system_bm_seq.sv</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="k2bpiif7y3">random_dtrreq_cmstatus_with_non_data_error</span></td></tr><tr><td colspan="1" class="confluenceTd"><div style="text-align: left;"><strong>Decode Error:<span>&nbsp;</span></strong>Attempt to access a target hitting multiple address</div><div style="text-align: center;"><div style="text-align: left;">regions</div></div></td><td colspan="1" class="confluenceTd"><div style="text-align: left;"><strong>Error injection and logging:</strong></div><div style="text-align: left;"><ul><li>Generate addrMgrConst::user_addrq for COH and NON-COH addresses for randomly selected memory region using knobs &quot;user_addr_for_csr&quot;, &quot;use_seq_user_addrq&quot; and &quot;use_user_addrq&quot;.</li><li>Configure all GPR registers with same AddrLow and AddrHigh for randomly selected memory region.</li></ul></div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.csroverlaptest</span></span></span></td><td colspan="1" class="confluenceTd"><span data-colorid="y2semuhu7r">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/test/chi_aiu_bringup_test.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><span data-colorid="reggxen3t9">Used CSR seq: chi_aiu_csr_address_region_overlap_seq</span></td><td colspan="1" class="confluenceTd"><span data-colorid="nt50rjztkc">csr_addr_region_overlap_test</span></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalChecks:.6">Functional Checks:</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Scenario</span></th><th class="confluenceTh">Description</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><strong>Timeout error</strong></td><td class="confluenceTd"><p style="text-align: left;"><span><strong>Error injection and logging:</strong></span></p><ul style="text-align: left;"><li>Enable timeout error detect by writing 1 to<span>&nbsp;</span><strong>CAIUUEDR.TimeoutErrDetEn</strong>.</li><li>Enable timeout error interrupt by writing 1 to<span>&nbsp;</span><strong>CAIUUEIR.TimeoutErrIntEn</strong>.</li><li>Set timeout threshold by writing 1 to<span>&nbsp;</span><strong>CAIUTOCR.TimeOutThreshold</strong></li><li>Wait for<span>&nbsp;</span><strong>CAIUUESR.ErrVld</strong><span>&nbsp;</span>to assert.</li><li>Wait for<span>&nbsp;</span><strong>IRQ_UC</strong><span>&nbsp;</span>to assert.</li><li><strong>CAIUUESR.ErrType = 0x9</strong></li><li><strong>CAIUUESR.ErrInfo =</strong><ul><li style="list-style-type: none;background-image: none;"><ul><li><span><span>&nbsp;</span></span><span>[1:0] - Reserved</span></li><li><span>&nbsp;</span><span>[2] - Security Attribute</span><span>&nbsp;</span><span>&nbsp;</span></li><li><span>&nbsp;</span><span>[15:3] - Reserved</span></li></ul></li></ul></li><li><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = CMD_REQ addr / SNP_REQ addr</strong></li></ul></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span data-colorid="mkadilfqpu">#Check.CHIAIU.v3.Error.timeouterr</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><strong style="text-align: left;">Decode Error:</strong><span>&nbsp;</span>Unmapped address access</td><td class="confluenceTd"><p><span><strong>Error injection and logging:</strong></span></p><ul style="text-align: left;"><li>Set DecErrDetEn and DecErrIntEn to 1.</li><li>Poll CAIUUESR_ErrVld to assert.</li><li>Compare<span>&nbsp;</span><strong>ErrInfo</strong>.<ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[3:0] &ndash;</span>&nbsp;4<span>&rsquo;b0000:</span><span>&nbsp;</span><span>No address hit.</span></li><li><span>[4] &ndash; Command Type<span>&nbsp;</span></span>(Reserved for CHI-AIU)</li></ul><ul><li><span>[5] &ndash; Reserved</span><span>&nbsp;</span></li><li><span>[15:6]</span><span>&nbsp;</span><span>&ndash;</span><span>&nbsp;</span><span>Transaction ID/AXID</span><span>&nbsp;</span></li></ul></li></ul></li><li><p style="text-align: justify;"><span>Compare<span>&nbsp;</span><strong>ErrType = 0x7.</strong>&nbsp;&nbsp;</span></p></li><li><p style="text-align: justify;"><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = Unmapped address</strong><span><br /></span></p></li><li><p style="text-align: justify;">Wait for<span>&nbsp;</span><strong>IRQ_UC</strong><span>&nbsp;</span>to assert.</p><p style="text-align: justify;"><br /></p><p style="text-align: left;">For Reads hitting this error,</p><p style="text-align: left;"><br /></p><div style="text-align: left;"><ul><li>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</li></ul></div><div style="text-align: left;"><ul><li>The correct number of data beats must be sent to the processor.</li><li>RespErr in CHI DAT FLIT must be set to Non data Error 2&rsquo;b11.</li><li>Poison bits in CHI DAT FLIT must be set if poison bits are enabled on the interface.</li><li>Respective BE bits in CHI DAT FLIT must be 0.<br /><br /></li></ul><p>For Writes hitting this error,</p></div><div style="text-align: left;"><ul><li>The RespErr in DBID response should indicate Non Data Error.</li></ul></div></li></ul><p style="text-align: left;"><br /></p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span data-colorid="wsumllqbqt">#Check.CHIAIU.v3.Error.decodeerr</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="qwiyhihz6n">Unsupported transaction</span></td><td class="confluenceTd"><ul><li><span>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</span></li></ul></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td class="confluenceTd"><span data-colorid="fzspbvqtq5">#Check.CHIAIU.v3.Error.unsuppoertedtxn</span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><strong style="text-align: left;">Transport Error:</strong><span>&nbsp;</span>Wrong target ID</td><td class="confluenceTd"><ul><li><span>Check that AIU drops the transaction, logs the error and asserts interrupt.</span></li></ul><p style="text-align: left;"><span><strong>&nbsp;Error injection and logging:</strong></span></p><ul style="text-align: left;"><li>Enable transport error detection by writing CAIUUEDR.TransErrDetEn = 1.</li><li>Enable transport error interrupt enable by writing CAIUUEIR.TransErrIntEn = 1</li><li><strong>CAIUUESR.ErrVld</strong><span>&nbsp;</span>will be asserted.</li><li><strong>CAIUUESR.ErrType = 0x8</strong></li><li><strong>CAIUUESR.ErrInfo =</strong><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>[0]&nbsp;&ndash; 1&rsquo;b0&nbsp;</li></ul><ul><li>[5:1]&nbsp;&ndash; Reserved&nbsp;&nbsp;</li><li>[15:6]&nbsp;&ndash;&nbsp;Source ID&nbsp;(FUnit_Id)</li></ul></li></ul></li></ul></li></ul></li><li><strong>IRQ_UC</strong><span>&nbsp;</span>interrupt will be asserted.</li></ul></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span data-colorid="utg0bf9s4i">#Check.CHIAIU.v3.Error.cmdrsp<br /><span data-colorid="tmonkajs9g">#Check.CHIAIU.v3.Error.dtwrsp</span><br /><span data-colorid="m468f887po">#Check.CHIAIU.v3.Error.dtrrsp</span><br /><span data-colorid="adqecrxv3z">#Check.CHIAIU.v3.Error.snpreq</span><br /><span data-colorid="ym7xulo688">#Check.CHIAIU.v3.Error.dtrreq</span><br /><span data-colorid="ekp5r6p4ma">#Check.CHIAIU.v3.Error.strreq</span><br /><br /></span></td><td class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="hr0v958tde">Dbad on DTRReq</span></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li><span>Check that AIU sends out each CHI DATA flits with RespErr field set to 2'b10.</span></li><li><span>Set Poison on RDAT Flit</span></li></ul></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="qtgg3hiynd">#Check.CHIAIU.v3.Error.dbadondtr</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="tajm7aqnt2">CHI Interface Snoop Response Error<span class="legacy-color-text-blue1">(Non-Data Error on data flit is not allowed as per CHI spec)</span></span></td><td colspan="1" class="confluenceTd"><div style="text-align: left;"><p><span><strong>Error injection and logging:</strong></span></p><ul><li><p>Enable protocol error detection by writing CAIUUEDR.ProtErrDetEn =1.</p></li><li><p>Enable protocol error interrupt by writing CAIUUEIR.ProtErrIntEn = 1.</p></li><li><strong>CAIUUESR.ErrVld</strong><span>&nbsp;</span>will be asserted.</li></ul></div><div style="text-align: left;"><ul><li><strong>IRQ_UC</strong><span>&nbsp;</span>interrupt will be asserted.</li><li><strong>CAIUUESR.ErrType =<span>&nbsp;</span></strong>0x3 for Non data error</li><li>0x2 for data error</li><li><strong>CAIUUESR.ErrInfo =</strong><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[1:0]</span><span>&nbsp;</span><span>&ndash;</span><span>&nbsp;</span><span>Response</span><span>&nbsp;</span></li><li><span>[2] - Security Attribute</span></li></ul></li></ul></li></ul></li><li><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = ARADDR</strong><strong><br /></strong></li></ul></div><div style="text-align: left;"><ul><li>If AIU provides data, the error is propagated on either DtwReq or DtrReq with smi_cmstatus = Data Error/Non-Data (Address) error and<span>&nbsp;</span><strong>No error</strong><span>&nbsp;</span>indication in SNPrsp smi_cmstatus.</li><li>When AIU does not provide data then the error is propagated on SnpRsp with smi_cmstatus = Data Error/Non-Data (Address) Error.</li></ul></div></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td colspan="1" class="confluenceTd"><span data-colorid="c1chro8imm">#Check.CHIAIU.v3.Error.snpnondataerr</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="rykrql19jf">Non Data Error seen on CHI DAT FLIT<span class="legacy-color-text-blue1">(Non-Data Error on data flit is not allowed as per CHI spec)</span></span></td><td colspan="1" class="confluenceTd">Set CMstatus = 8&rsquo;b0b10000100 on DTW/DTR data</td><td colspan="1" class="confluenceTd"><p><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>.(Section 16- Error Handling)</span></p></td><td colspan="1" class="confluenceTd"><span data-colorid="mg0d7jowb6">#Check.CHIAIU.v3.Error.nondataerr</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="txc9fv2wwo">Data Error seen on CHI DAT FLIT</span></td><td colspan="1" class="confluenceTd">Set CMstatus = 8&rsquo;b0b10000011 on DTW/DTR data</td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="wywd1v97do">#Check.CHIAIU.v3.Error.dataerr</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="j16py5yn27">Poison bits set on Chi wdata flit</span></td><td colspan="1" class="confluenceTd">Set DBad on DTW/DTR request data and do<span>&nbsp;</span><strong>not</strong><span>&nbsp;</span>se<span class="legacy-color-text-blue1">t CMstatus = 8&rsquo;b0b10000011 on DTW/DTR data</span></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>.(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="relay0d1rg">#Check.CHIAIU.v3.Error.poisonondatflit</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span data-colorid="o9k8scsawp">CM status error for StrReq during coherent part of the atomic transaction.</span></p><p><span class="legacy-color-text-blue1">(CM status error for StrReq not possible during non-coherent part of atomic transaction)</span></p></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li><span class="legacy-color-text-blue3">If an error is reported back to the initiating AIU during the first coherent part, then the error is propagated on the Native interface and the second part is not carried out. Note that the AIU is expected to issue proper response and deallocate its transaction entry.</span></li></ul></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a></p><p><br /></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></p></td><td colspan="1" class="confluenceTd"><span data-colorid="lvctz8tuek">#Check.CHIAIU.v3.Error.errinatomic</span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="d4k2pb7mea">CM status with error for StrReq and DtwRsp</span></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li><span>Check that AIU drive 2'b10 (Data error) on RespErr field of RspFlit on CHI interface when cm_status matches following values:&nbsp;</span><br class="atl-forced-newline" /><span>[7:6] = 'b10, [5]= 'b0, [2:0] = 'b011 or&nbsp;</span><br class="atl-forced-newline" /><span>[7:6] = 'b10, [5]= 'b1, [2:0] = 'b110)</span></li><li><span>Check the RespErr to be 2'b11 (Non-Data error) for all other values of cm_status field.</span></li><li><span><span>Check that CHI AIU terminates the transaction by sending required CHI packets to CHI agent. Which in most cases is a CompDBIDResp, CompResp</span></span></li></ul></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><p>#Check.CHIAIU.v3.Error.strcmstatuserror</p><p>#Check.CHIAIU.v3.Error.dtwrspmstatuserror</p></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="mj1eommm7k">CMStatus indicating data error for dtrReq</span></td><td colspan="1" class="confluenceTd"><ul><li>Set Data Error in RespErr field of CHI DAT FLIT</li></ul></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span data-colorid="k0hwa3main">#Check.CHIAIU.v3.Error.derrondtr</span><br /></span></span></span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><div style="text-align: left;">CMStatus indicating non</div><div style="text-align: left;">data error for dtrReq</div></td><td colspan="1" class="confluenceTd"><ul><li>Set Non Data Error in RespErr field of CHI DAT FLIT</li></ul></td><td colspan="1" class="confluenceTd"><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: underline;text-align: left;">CHI-AIU uarch spec [Ncore 3.4 release]</a>.(Section 16- Error Handling)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span data-colorid="tmbrcktdut">#Check.CHIAIU.v3.Error.nderrondtr</span></span></span></span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><div style="text-align: left;"><strong>Decode Error:<span>&nbsp;</span></strong>Attempt to access a target hitting multiple address</div><div style="text-align: center;"><div style="text-align: left;">regions</div></div></td><td colspan="1" class="confluenceTd"><p><span><strong>Error injection and logging:<br /></strong></span></p><ul><li><span>Enable decode error detection by writing<span>&nbsp;</span></span>CAIUUEDR.DecErrDetEn.</li><li><span>Enable decode error interrupt by writing<span>&nbsp;</span><span>CAIUUEDR.DecErrIntEn.</span></span></li></ul><div style="text-align: left;"><ul><li>Poll CAIUUESR_ErrVld to assert.</li><li>Compare<span>&nbsp;</span><strong>ErrInfo</strong>.<ul><li style="list-style-type: none;background-image: none;"><ul><li>[3:0] &ndash;&nbsp;2&rsquo;b01:&nbsp;<span>Multiple address hit.</span></li><li>[4] &ndash; Command Type (Reserved for CHI-AIU)</li></ul><ul><li>[5] &ndash; Reserved&nbsp;</li><li>[15:6]&nbsp;&ndash;&nbsp;Transaction ID/AXID&nbsp;</li></ul></li></ul></li><li><p style="text-align: justify;">Compare<span>&nbsp;</span><strong>ErrType = 0x7.</strong>&nbsp;&nbsp;</p></li><li><p style="text-align: justify;"><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = Unmapped address</strong></p></li><li><p style="text-align: justify;">Wait for<span>&nbsp;</span><strong>IRQ_UC</strong><span>&nbsp;</span>to assert.</p></li></ul></div><div style="text-align: left;">For Reads hitting this error,</div><div style="text-align: left;"><ul><li>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</li></ul></div><div style="text-align: left;"><ul><li>The correct number of data beats must be sent to the processor.</li><li>RespErr in CHI DAT FLIT must be set to Non data Error 2&rsquo;b11.</li><li>Poison bits in CHI DAT FLIT must be set if poison bits are enabled on the interface.</li><li>Respective BE bits in<span>&nbsp;</span><span>CHI DAT FLIT must be 0.</span></li></ul><p>For Writes hitting this error,</p></div><div style="text-align: left;"><ul><li>The RespErr in DBID response should indicate Non Data Error.</li></ul></div><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span data-colorid="lz6fnci655">#Check.CHIAIU.v3.Error.multipleaddr</span></span></span></span></td><td colspan="1" class="confluenceTd">$WORK_TOP/dv/chi_aiu/seq/chi_aiu_csr_seq_lib.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scoreboard.svh<br />$WORK_TOP/dv/chi_aiu/env/chi_aiu_scb_txn.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Illegal transaction</td><td colspan="1" class="confluenceTd"><p>When coherent transactions or atomic transactions are sent to DII the command is terminated by AIU. No SMI activity is initiated by the AIU. The AIU will complete all the CHI protocol handshake to complete the command.</p><p>The error information will be logged in the registers.</p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-FunctionalCoverage:.5">Functional Coverage:</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Scenario</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Ref Doc</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Hash Tag</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Tb Location</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Priority</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Implemented&nbsp;</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Status</span></th><th class="confluenceTh"><span class="legacy-color-text-blue3">Remarks</span></th></tr><tr><td class="confluenceTd">Cover Decode/Non-data error on response flit and read data flit for different request opcodes.</td><td class="confluenceTd">ARM IHI 0050B - section 9.4<br />ARM IHI 0050A - section 9.4</td><td class="confluenceTd"><span data-colorid="uftxdqi83q">#Cover.CHIAIU.Error.Concerto.v3.0.decerr</span></td><td class="confluenceTd"><span data-colorid="s8p76sa1rb">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Cover data error on write/read data flit for different request opcodes.</td><td class="confluenceTd">ARM IHI 0050B - section 9.4<br />ARM IHI 0050A - section 9.4</td><td class="confluenceTd"><span data-colorid="epzp2iqf8g">#Cover.CHIAIU.Error.Concerto.v3.0.dataerr</span></td><td class="confluenceTd"><span data-colorid="cgtbopccek">dv/chi_aiu/env/chi_aiu_coverage.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Cover smi_requests_x_cmstatus</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="t0ai7euc9m">#Cover.CHIAIU.Error.Concerto.v3.0.smireqcmst</span></td><td class="confluenceTd">dv/chi_aiu/env/chi_aiu_coverage.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Cover smi_requests (wrong target id) and chi commands_x_IRQ_UC</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="t4y0l5x7sx">#Cover.CHIAIU.Error.Concerto.v3.0.smireqirquc</span></td><td class="confluenceTd">dv/chi_aiu/env/chi_aiu_coverage.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Cover Errtype and Errtype_code for uncorrectable errors</td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=8&amp;modificationDate=1668820854366&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16249941" data-linked-resource-version="8" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore Error Architecture Specification.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16160456" data-linked-resource-container-version="110">Ncore Error Architecture Specification.pdf</a>(section 1.2.3.2)</td><td class="confluenceTd"><span data-colorid="ywxgvzwk2d">#Cover.CHIAIU.Error.Concerto.v3.0.errtype</span></td><td class="confluenceTd">dv/chi_aiu/env/chi_aiu_coverage.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-CHIQChannelTestplan:">CHI Q Channel Testplan:</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 18.9423%;" /><col style="width: 12.6855%;" /><col style="width: 6.10746%;" /><col style="width: 3.21391%;" /><col style="width: 18.3545%;" /><col style="width: 19.0846%;" /><col style="width: 4.71842%;" /><col style="width: 7.20915%;" /><col style="width: 4.30431%;" /><col style="width: 5.39124%;" /></colgroup><tbody><tr><th class="confluenceTh"><span class="legacy-color-text-blue3">Name of Field</span></th><th class="confluenceTh">Description</th><th class="confluenceTh">Constraint</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><span data-colorid="tbo85ibzmh">chi_aiu_qchannel_sanity_test</span></td><td class="confluenceTd"><ul style="text-align: left;"><li>Start Random CHI_AIU command sequence</li><li>Once All CHI_AIU command get completed, and Q channel ACTIVE signal goes low, Test sequence will<br />assert QREQn and expect QACCEPTn from Q channel.</li></ul></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.qchnlsanity</span></span></span></td><td class="confluenceTd"><span data-colorid="nwtkw9w0ba">dv/chi_aiu/tests/chi_aiu_qchannel_test.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="t7uilgwpdp">chi_aiu_</span><span data-colorid="ech7bfcdir">qchannel_req_during_cmd_test</span></td><td class="confluenceTd"><ul style="text-align: left;"><li>Start Random CHI_AIU command sequence</li><li>When CHI_AIU commands are running, and Q channel ACTIVE signal is still Hign, Test sequence will<br />assert QREQn.</li><li>Q channel should will not respond with QACCEPTn or QDENY but it will wait for all command<br />completion and de assertion of QACTIVE, then it will Respond with QACCEPT.</li></ul></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.qchnlreqduringcmd</span></span></span></td><td class="confluenceTd"><span data-colorid="mr14ttrxpo">dv/chi_aiu/tests/chi_aiu_qchannel_test.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="yuqw7pzlyr">chi_aiu_</span><span data-colorid="h2zvki3unm">qchannel_req_between_cmd_test</span></td><td class="confluenceTd"><ul style="text-align: left;"><li>Start Random CHI_AIU command sequence with congi4 which has &quot;usePMA&quot; support</li><li>Once All CHI_AIU command get completed, and Q channel ACTIVE signal goes low, Test sequence will<br />assert QREQn. Q channel should respond with QACCEPTn.</li><li>Once QACCEPTn Received, de assert QREQn.</li><li>Start another Random CHI_AIU command sequence, and check if all command gets completed or not and see if CHI_AIU<br />comes out of PMA or not.</li></ul></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.qchnlreqbetncmd</span></span></span></td><td class="confluenceTd"><span data-colorid="xiniqc59s3">dv/chi_aiu/tests/chi_aiu_qchannel_test.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="ar1p6sdnbs">chi_aiu_qchannel_multiple_req</span><span data-colorid="w5ezvgfbwd">_test</span></td><td class="confluenceTd"><ul style="text-align: left;"><li>Start Random CHI_AIU command sequence</li><li>Once All CHI_AIU command get completed, and Q channel ACTIVE signal goes low, Test sequence will</li><li>assert multiple QREQn and expect QACCEPTn from Q channel everytime.</li></ul></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.qchnlmulreq</span></span></span></td><td class="confluenceTd"><span data-colorid="aof2uvpuiw">dv/chi_aiu/tests/chi_aiu_qchannel_test.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="mkoicmcztt">chi_aiu_qchannel_reset_test</span></td><td class="confluenceTd"><ul style="text-align: left;"><li>Start Random CHI_AIU command sequence</li><li>Once All CHI_AIU command get completed, and Q channel ACTIVE signal goes low, Test sequence will<br />assert QREQn and expect QACCEPTn from Q channel.</li><li>Once slave assert the QACCEPTn and enters in Q-State, assert block Reset.</li><li>When Reset deasserted, block should be able to come back to Active state.</li></ul></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3"><span class="legacy-color-text-blue3">#Stimulus.CHIAIU.v3.qchnlreset</span></span></span></td><td class="confluenceTd"><span data-colorid="mf3mmhzvnp">dv/chi_aiu/tests/chi_aiu_qchannel_test.svh</span></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-AssertionCoverage:">Assertion Coverage:</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 22.1058%;" /><col style="width: 37.236%;" /><col /><col style="width: 18.2%;" /><col style="width: 4.29649%;" /><col /><col style="width: 3.77734%;" /><col style="width: 4.29649%;" /><col style="width: 5.38776%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Tb location</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Implementation</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><span data-colorid="nzephyw7v1">ASSERT_REQ_DURING_CMD_COV</span></td><td class="confluenceTd"><span data-colorid="f5spqdh5p2">Property is covered when QREQn is asserted(-&gt;0) and at same time QACTIVE signal is high(1).</span></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="drny0srnar">#Cover.CHIAIU.v3.Qchnlreqduringcmd</span></td><td class="confluenceTd"><span data-colorid="c7eidlq8x9">dv/common/lib_tb/<a class="external-link" href="http://q_chnl_if.sv" rel="nofollow">q_chnl_if.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="awlawp3kc3">ASSERT_REQ_BETWEEN_CMD_COV</span></td><td class="confluenceTd"><span data-colorid="t1dye1yb0c">Property is covered when QREQn is asserted(-&gt;0) and at same time QACTIVE signal is low(0).</span></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="y679z0hp1q">#Cover.CHIAIU.v3.Qchnlreqbetncmd</span></td><td class="confluenceTd"><span data-colorid="qrzm8czhgs">dv/common/lib_tb/<a class="external-link" href="http://q_chnl_if.sv" rel="nofollow">q_chnl_if.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><span data-colorid="qxcogwcute">ASSERT_MULTIPLE_REQ_DURING_CMD_COV</span></td><td class="confluenceTd"><span>Property is covered when<span>&nbsp;</span><span>QACTIVE signal is low(0) and QREQn is asserted(-&gt;0) atleast 2 times.</span></span></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="ca1mw0nh4x">#Cover.CHIAIU.v3.Qchnlmulreqbetncmd</span></td><td class="confluenceTd"><span data-colorid="g56xkyxbsi">dv/common/lib_tb/<a class="external-link" href="http://q_chnl_if.sv" rel="nofollow">q_chnl_if.sv</a></span></td><td colspan="1" class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4CHI-AIUTestplan:-References">References</h3><p>Ncore Concerto Perf Counter Specification :<span>&nbsp;</span><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow" style="text-decoration: none;">https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf</a></p><h3 id="Ncore3.4CHI-AIUTestplan:-"><br /><br /><br /></h3><p><br /></p><p><br /></p>