
_misProgramas/sma_free_rtos-master/out/sma_free_rtos-master.elf:     file format elf32-littlearm
_misProgramas/sma_free_rtos-master/out/sma_free_rtos-master.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0006b5

Program Header:
0x70000001 off    0x00017624 vaddr 0x1a007624 paddr 0x1a007624 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002dcc flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000762c memsz 0x0000762c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00762c align 2**16
         filesz 0x000000e8 memsz 0x000000e8 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007620  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000e8  10000000  1a00762c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200e8  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200e8  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200e8  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200e8  2**2
                  CONTENTS
  6 .bss          00002ce4  100000e8  100000e8  000000e8  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200e8  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200e8  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200e8  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200e8  2**2
                  CONTENTS
 11 .init_array   00000004  1a007620  1a007620  00017620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a007624  1a007624  00017624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200e8  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200e8  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200e8  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200e8  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200e8  2**2
                  CONTENTS
 18 .noinit       00000000  10002dcc  10002dcc  000200e8  2**2
                  CONTENTS
 19 .debug_info   00037d8b  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00006efa  00000000  00000000  00057e73  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000c035  00000000  00000000  0005ed6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00001198  00000000  00000000  0006ada2  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001220  00000000  00000000  0006bf3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  000133a4  00000000  00000000  0006d15a  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00019ff4  00000000  00000000  000804fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0003153f  00000000  00000000  0009a4f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000cba31  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000cbab0  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00003780  00000000  00000000  000cbae8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000e8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a007620 l    d  .init_array	00000000 .init_array
1a007624 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002dcc l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 receiverTask.c
100000e8 l     O .bss	0000000a uartBuff.14652
00000000 l    df *ABS*	00000000 mq2.c
00000000 l    df *ABS*	00000000 am2301Task.c
00000000 l    df *ABS*	00000000 mq2Task.c
00000000 l    df *ABS*	00000000 sma.c
00000000 l    df *ABS*	00000000 system.c
100000f4 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_4.c
1a000808 l     F .text	00000064 prvHeapInit
100000fc l     O .bss	00002000 ucHeap
1a00086c l     F .text	00000058 prvInsertBlockIntoFreeList
100000f8 l     O .bss	00000004 pxEnd
100020fc l     O .bss	00000004 xBlockAllocatedBit
10002100 l     O .bss	00000004 xFreeBytesRemaining
10002104 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
10002108 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000a50 l     F .text	0000001e prvIsQueueFull
1a000a6e l     F .text	0000001a prvIsQueueEmpty
1a000a88 l     F .text	00000076 prvCopyDataToQueue
1a000afe l     F .text	00000024 prvCopyDataFromQueue
1a000b22 l     F .text	0000006e prvUnlockQueue
1a000c14 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002110 l     O .bss	00000190 uxIdleTaskStack.10728
100022a0 l     O .bss	00000640 uxTimerTaskStack.10735
100028e0 l     O .bss	00000060 xIdleTaskTCB.10727
10002940 l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a00127c l     F .text	0000002c prvResetNextTaskUnblockTime
1a0012a8 l     F .text	00000092 prvInitialiseNewTask
1a00133c l     F .text	00000068 prvInitialiseTaskLists
1a0013a4 l     F .text	000000ac prvAddNewTaskToReadyList
1a001450 l     F .text	00000038 prvDeleteTCB
1a001488 l     F .text	0000004c prvCheckTasksWaitingTermination
1a0014d4 l     F .text	00000028 prvIdleTask
1a0014fc l     F .text	00000098 prvAddCurrentTaskToDelayedList
100029a4 l     O .bss	00000004 pxDelayedTaskList
100029a8 l     O .bss	00000004 pxOverflowDelayedTaskList
100029ac l     O .bss	0000008c pxReadyTasksLists
10002a38 l     O .bss	00000004 uxCurrentNumberOfTasks
10002a3c l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002a40 l     O .bss	00000004 uxPendedTicks
10002a44 l     O .bss	00000004 uxSchedulerSuspended
10002a48 l     O .bss	00000004 uxTaskNumber
10002a4c l     O .bss	00000004 uxTopReadyPriority
10002a50 l     O .bss	00000014 xDelayedTaskList1
10002a64 l     O .bss	00000014 xDelayedTaskList2
10002a78 l     O .bss	00000004 xNextTaskUnblockTime
10002a7c l     O .bss	00000004 xNumOfOverflows
10002a80 l     O .bss	00000014 xPendingReadyList
10002a94 l     O .bss	00000004 xSchedulerRunning
10002a98 l     O .bss	00000014 xSuspendedTaskList
10002aac l     O .bss	00000014 xTasksWaitingTermination
10002ac0 l     O .bss	00000004 xTickCount
10002ac4 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001cc8 l     F .text	00000020 prvGetNextExpireTime
1a001ce8 l     F .text	00000048 prvInsertTimerInActiveList
1a001d30 l     F .text	00000070 prvCheckForValidListAndQueue
1a0020e4 l     F .text	00000016 prvTimerTask
1a001e70 l     F .text	00000078 prvSwitchTimerLists
1a001ee8 l     F .text	0000002c prvSampleTimeNow
1a001f14 l     F .text	00000060 prvProcessExpiredTimer
1a001f74 l     F .text	00000074 prvProcessTimerOrBlockTask
1a001fe8 l     F .text	000000fc prvProcessReceivedCommands
10002ac8 l     O .bss	00000004 pxCurrentTimerList
10002acc l     O .bss	00000004 pxOverflowTimerList
10002ad0 l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10002b70 l     O .bss	00000014 xActiveTimerList1
10002b84 l     O .bss	00000014 xActiveTimerList2
10002b98 l     O .bss	00000004 xLastTime.11777
10002b9c l     O .bss	00000050 xStaticTimerQueue.11827
10002bec l     O .bss	00000004 xTimerQueue
10002bf0 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a0020fc l     F .text	00000040 prvTaskExitError
1a00213c l     F .text	00000022 prvPortStartFirstTask
1a002164 l     F .text	0000000e vPortEnableVFP
1a0021d0 l       .text	00000000 pxCurrentTCBConst2
1a0022d0 l       .text	00000000 pxCurrentTCBConst
10002bf4 l     O .bss	00000001 ucMaxSysCallPriority
10002bf8 l     O .bss	00000004 ulMaxPRIGROUPValue
10000030 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 conio.c
10002bfc l     O .bss	00000004 keyIdx
1a007268 l     O .text	00000004 keys
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 supporting_functions.c
00000000 l    df *ABS*	00000000 board.c
1a002538 l     F .text	00000044 Board_LED_Init
1a00257c l     F .text	00000040 Board_TEC_Init
1a0025bc l     F .text	00000040 Board_GPIO_Init
1a0025fc l     F .text	00000030 Board_ADC_Init
1a00262c l     F .text	00000038 Board_SPI_Init
1a002664 l     F .text	00000024 Board_I2C_Init
1a007274 l     O .text	00000008 GpioButtons
1a00727c l     O .text	0000000c GpioLeds
1a007288 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0072a0 l     O .text	00000004 InitClkStates
1a0072a4 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0027d8 l     F .text	0000002c Chip_UART_GetIndex
1a007318 l     O .text	00000008 UART_BClock
1a007320 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002980 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002994 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002af0 l     F .text	000000a4 pll_calc_divs
1a002b94 l     F .text	0000010c pll_get_frac
1a002ca0 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002f14 l     F .text	00000022 Chip_Clock_GetDivRate
10002c04 l     O .bss	00000008 audio_usb_pll_freq
1a007334 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0073a0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0031ec l     F .text	00000014 Chip_SSP_GetClockIndex
1a003200 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000038 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000070 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0073e8 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_i2c.c
1a003624 l     F .text	00000030 i2cHardwareInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0036bc l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002c0c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_convert.c
1a007518 l     O .text	00000058 rounders
00000000 l    df *ABS*	00000000 sapi_dht11.c
1a003bac l     F .text	00000024 dht11_TimeOutReset
1a003bd0 l     F .text	00000020 dht11_TimeOutCheck
1a003bf0 l     F .text	000000a0 dht11_ProcessData
1a003c90 l     F .text	00000014 dht11_GPIO_High
1a003ca4 l     F .text	00000020 dht11_GPIO_Low
1a003cc4 l     F .text	00000014 dht11_GPIO_Read
1a003cd8 l     F .text	000000dc dht11_StartRead
10002c10 l     O .bss	00000004 dht11Pin
10002c14 l     O .bss	00000005 dht11_byte
10002c1c l     O .bss	00000148 dht11_ticks_array
00000000 l    df *ABS*	00000000 w_log.c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_log.c
00000000 l    df *ABS*	00000000 e_pow.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
1a007578 l     O .text	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_unorddf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_truncdfsf2.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a006340 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a006a60 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 impure.c
10000088 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 
1a007624 l       .init_array	00000000 __init_array_end
1a007620 l       .bss_RAM5	00000000 __preinit_array_end
1a007620 l       .init_array	00000000 __init_array_start
1a007620 l       .bss_RAM5	00000000 __preinit_array_start
1a005d94 g     F .text	0000002c .hidden __aeabi_dcmpun
1a002d38 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000754 g     F .text	00000012 _isatty_r
1a005d58 g     F .text	00000012 .hidden __aeabi_dcmple
1a0066c4 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a005c94 g     F .text	0000007a .hidden __cmpdf2
1a003654 g     F .text	0000000e i2cInit
1a00526c g     F .text	00000012 fabs
1a000766 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a003e30 g     F .text	00000100 log
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a005c94 g     F .text	0000007a .hidden __eqdf2
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
10002dc4 g     O .bss	00000004 dht11_timeout
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00223c g     F .text	0000002c vPortExitCritical
10002dc8 g     O .bss	00000004 dht11_timeout_max
1a005804 g     F .text	0000005a .hidden __floatdidf
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a006694 g     F .text	00000030 printf
1a00271e g     F .text	00000008 __stdio_init
1a0067e6 g     F .text	00000024 __sseek
1a0063c0 g     F .text	00000060 __sinit
10000034 g     O .data	00000004 xKeyPressesStopApplication
1a006814 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a001104 g     F .text	00000052 vQueueWaitForMessageRestricted
1a0032c0 g     F .text	00000120 handleMasterXferState
1a006394 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002abc g     F .text	0000000c Chip_ADC_SetResolution
1a006a5e g     F .text	00000002 __malloc_unlock
1a0022d4 g     F .text	0000002c SysTick_Handler
1a002858 g     F .text	00000040 Chip_UART_SetBaud
1a0006b0  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0026c0 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1000000c g     O .data	00000001 GAS_CO
1a002270 g     F .text	00000064 PendSV_Handler
1a000e90 g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a00762c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a005c84 g     F .text	0000008a .hidden __gtdf2
1a0061b0 g     F .text	0000000c __errno
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
100029a0 g     O .bss	00000004 pxCurrentTCB
1a00074a g     F .text	0000000a _fstat_r
53ff71da g       *ABS*	00000000 __valid_user_code_checksum
1a00762c g       .ARM.exidx	00000000 _etext
10000020 g     O .data	00000004 RL_VALUE
1a005d20 g     F .text	00000010 .hidden __aeabi_cdcmple
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001b54 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002fb6 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0003d8 g     F .text	00000030 MQ2MQResistanceCalculation
1a002338 g     F .text	00000110 xPortStartScheduler
1a001700 g     F .text	00000024 vTaskEndScheduler
1a00651c g     F .text	00000016 memcpy
1a001a60 g     F .text	00000030 vTaskPlaceOnEventList
1a005d10 g     F .text	00000020 .hidden __aeabi_cdrcmple
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a006388 g     F .text	0000000c _cleanup_r
1a00578c g     F .text	00000022 .hidden __floatsidf
1a002300  w    F .text	00000038 vPortSetupTimerInterrupt
1a00346c g     F .text	00000030 Chip_I2C_MasterStateHandler
1a005c8c g     F .text	00000082 .hidden __ltdf2
100000f2 g     O .bss	00000001 GAS_LPG
1a005eb0 g     F .text	00000000 .hidden __aeabi_uldivmod
10002dcc g       .noinit	00000000 _noinit
1a00677c g     F .text	00000010 puts
1a0009e0 g     F .text	00000070 vPortFree
1a003602 g     F .text	00000018 uartWriteString
10000000 g     O .data	0000000c COCurve
10002dbc g     O .bss	00000004 SystemCoreClock
1a002804 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002448 g     F .text	0000005c vPortValidateInterruptPriority
1a0029d4 g     F .text	00000018 readAdcVal
1a003dc4 g     F .text	0000006c dht11Read
1a000180  w    F .text	00000002 UsageFault_Handler
1a003034 g     F .text	0000004c Chip_Clock_GetRate
1a001172 g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002760 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a00576c g     F .text	0000001e .hidden __aeabi_ui2d
1a00343c g     F .text	00000030 Chip_I2C_SetMasterEventHandler
1a005ee0 g     F .text	000002cc .hidden __udivmoddi4
1a0054e8 g     F .text	00000000 .hidden __aeabi_drsub
1a0007e8 g     F .text	00000020 _sbrk_r
1a007270 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
10000010 g     O .data	0000000c LPGCurve
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000770 g     F .text	0000004e _read_r
1a00116c g     F .text	00000006 vListInitialiseItem
1a005d44 g     F .text	00000012 .hidden __aeabi_dcmplt
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000f5c g     F .text	00000158 xQueueReceive
10002d7c g     O .bss	00000040 xQueueRegistry
1a00631c g     F .text	00000024 fflush
1a0057b0 g     F .text	00000042 .hidden __extendsfdf2
1a005ab4 g     F .text	000001d0 .hidden __aeabi_ddiv
1a001200 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0054f4 g     F .text	00000276 .hidden __adddf3
1a007624 g       .ARM.exidx	00000000 __exidx_start
1a005860 g     F .text	00000254 .hidden __aeabi_dmul
10000080 g     O .data	00000001 __fdlib_version
1a0002fc g     O .text	00000004 CRP_WORD
1a0029c6 g     F .text	0000000e setStartMode
1a0075e8 g     O .text	00000004 _global_impure_ptr
1a0064d4 g     F .text	00000048 __libc_init_array
1a00576c g     F .text	0000001e .hidden __floatunsidf
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0008c4 g     F .text	0000011c pvPortMalloc
10000024 g     O .data	0000000c SmokeCurve
1a0026dc g     F .text	00000030 Board_Init
1a00073e  w    F .text	00000002 _init
1a0021d4 g     F .text	00000024 vPortEndScheduler
1a001156 g     F .text	00000016 vListInitialise
10002d6c g     O .bss	00000004 xQueueAM2301
1a000114 g       .text	00000000 __data_section_table
1a005e10 g     F .text	0000009e .hidden __aeabi_d2f
1a001734 g     F .text	0000000c xTaskGetTickCount
1a000d14 g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002dcc g       .bss	00000000 _ebss
1a002ac8 g     F .text	00000028 Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0052a8 g     F .text	00000110 rint
1a0006b4 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a003a30 g     F .text	0000017c floatToString
1a003404 g     F .text	00000038 Chip_I2C_SetClockRate
1a005dc0 g     F .text	0000004e .hidden __fixdfsi
1a001c18 g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
10002d70 g     O .bss	00000004 xQueueSd
1a002cec g     F .text	0000004c Chip_Clock_EnableCrystal
1a002a2c g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001ac8 g     F .text	0000008c xTaskRemoveFromEventList
1a001244  w    F .text	0000001c vApplicationMallocFailedHook
1a0054f4 g     F .text	00000276 .hidden __aeabi_dadd
1a00018a g     F .text	0000001e data_init
1a005c8c g     F .text	00000082 .hidden __ledf2
1a002a6a g     F .text	00000020 Chip_ADC_SetStartMode
1a0057f4 g     F .text	0000006a .hidden __aeabi_ul2d
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a007588 g     O .text	00000020 __sf_fake_stderr
1a0033e0 g     F .text	00000024 Chip_I2C_Init
1a000450 g     F .text	00000078 MQ2MQGetPercentage
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002ea8 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a007430 g     O .text	000000e6 gpioPinsInit
1a001218  w    F .text	0000002c vAssertCalled
1000000d g     O .data	00000001 GAS_SMOKE
1a0035e8 g     F .text	0000001a uartWriteByte
1a003218 g     F .text	00000012 Chip_SSP_SetClockRate
1a005d80 g     F .text	00000012 .hidden __aeabi_dcmpgt
1a006a8e g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0024f0 g     F .text	00000048 vPrintString
1a006ff0 g     F .text	00000000 memchr
1a001b6c g     F .text	00000080 xTaskCheckForTimeOut
1a006544 g     F .text	0000009c _free_r
1a003664 g     F .text	00000058 adcRead
1a002f90 g     F .text	00000026 Chip_Clock_GetBaseClock
1a0004c8 g     F .text	0000006c MQ2MQGetGasPercentage
1a005d6c g     F .text	00000012 .hidden __aeabi_dcmpge
1000001c g     O .data	00000004 READ_SAMPLE_TIMES
1a003db4 g     F .text	00000010 dht11Init
100000e8 g       .bss	00000000 _bss
1a002a34 g     F .text	00000036 Chip_ADC_ReadStatus
1a000534 g     F .text	00000050 am2301Task
1a000584 g     F .text	0000007c mq2Task
1a002a8a g     F .text	00000032 Chip_ADC_SetSampleRate
1a0054f0 g     F .text	0000027a .hidden __aeabi_dsub
10002c00 g     O .bss	00000004 freeRtosInterruptCallback
1a001724 g     F .text	00000010 vTaskSuspendAll
1a0057f4 g     F .text	0000006a .hidden __floatundidf
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00322a g     F .text	0000003e Chip_SSP_SetBitRate
1a0011be g     F .text	00000028 uxListRemove
1a0031e8 g     F .text	00000002 Chip_GPIO_Init
1a00729c g     O .text	00000004 OscRateIn
1a00356c g     F .text	0000007c uartInit
1a004620 g     F .text	00000ab8 __ieee754_pow
1a001594 g     F .text	00000072 xTaskCreateStatic
1a003f30 g     F .text	00000338 pow
10002dcc g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001998 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000408 g     F .text	00000044 MQ2MQRead
10002d74 g     O .bss	00000004 xQueueBME280
1a000c36 g     F .text	00000090 xQueueGenericCreateStatic
1a001a90 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000740 g     F .text	0000000a _close_r
1a00578c g     F .text	00000022 .hidden __aeabi_i2d
1a0036f0 g     F .text	000001ac gpioInit
1a0011e8 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001e04 g     F .text	0000006c xTimerGenericCommand
1a0068b8 g     F .text	000000dc __swsetup_r
1a001260  w    F .text	0000001c vApplicationStackOverflowHook
1a0061ac  w    F .text	00000002 .hidden __aeabi_ldiv0
1a005ab4 g     F .text	000001d0 .hidden __divdf3
1a006420 g     F .text	00000078 __sfp
1a0024a4 g     F .text	0000002c _kbhit
1a005860 g     F .text	00000254 .hidden __muldf3
1a00678c g     F .text	00000022 __sread
1a003970 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a006a5c g     F .text	00000002 __malloc_lock
1a0026ac g     F .text	00000014 Board_UARTPutChar
1a00349c g     F .text	00000018 Chip_I2C_IsStateChanged
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0062c8 g     F .text	00000054 _fflush_r
1a0075a8 g     O .text	00000020 __sf_fake_stdin
1a002d54 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a006532 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000600 g     F .text	000000b0 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a00118a g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a0021b0 g     F .text	00000024 SVC_Handler
1a00680a g     F .text	00000008 __sclose
1a005290 g     F .text	00000004 matherr
1a001da0 g     F .text	00000064 xTimerCreateTimerTask
1a005e10 g     F .text	0000009e .hidden __truncdfsf2
1a0065e0 g     F .text	000000b4 _malloc_r
1a005804 g     F .text	0000005a .hidden __aeabi_l2d
1a003540 g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002fc4 g     F .text	0000003c Chip_Clock_EnableOpts
1a002716 g     F .text	00000008 __stdio_getchar
1a000cc6 g     F .text	0000004e xQueueGenericCreate
1a002d70 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a005280 g     F .text	00000010 finite
1a002e28 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0034ec g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0054cc g     F .text	0000001a copysign
1a0039f8 g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a005c94 g     F .text	0000007a .hidden __nedf2
1a00389c g     F .text	0000006a gpioWrite
1a00073c  w    F .text	00000002 _fini
1a006694 g     F .text	00000030 iprintf
1a001858 g     F .text	000000f4 xTaskResumeAll
1a00166c g     F .text	00000094 vTaskStartScheduler
1a0029ec g     F .text	00000040 Chip_ADC_Init
10002dc0 g     O .bss	00000004 g_pUsbApi
1a002728 g     F .text	00000038 Board_SetupMuxing
1a002898 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a00361a g     F .text	0000000a tickRead
1a0007be g     F .text	00000028 _write_r
10000078 g     O .data	00000008 tickRateMS
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a006ce0 g     F .text	000000ea _printf_common
10000084 g     O .data	00000004 _impure_ptr
1a0061bc g     F .text	0000010c __sflush_r
1a0053b8 g     F .text	00000114 scalbn
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a004268 g     F .text	000003b4 __ieee754_log
1a003558 g     F .text	00000014 uartTxWrite
10002d78 g     O .bss	00000004 xQueueMQ2
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001bec g     F .text	0000000c vTaskMissedYield
10002dcc g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a003268 g     F .text	00000038 Chip_SSP_Init
1a0034b4 g     F .text	00000038 Chip_I2C_EventHandlerPolling
1a0010b4 g     F .text	00000026 uxQueueMessagesWaiting
1a0010dc g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a005298 g     F .text	00000010 nan
1a001740 g     F .text	00000118 xTaskIncrementTick
1a0050d8 g     F .text	00000194 __ieee754_sqrt
1a006994 g     F .text	00000048 __swhatbuf_r
1a0024d0 g     F .text	00000020 DAC_IRQHandler
1a002688 g     F .text	00000024 Board_Debug_Init
1a005d30 g     F .text	00000012 .hidden __aeabi_dcmpeq
1a00270c g     F .text	0000000a __stdio_putchar
1a000b90 g     F .text	00000084 xQueueGenericReset
100000e8 g       .data	00000000 _edata
1a0032a0 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a001606 g     F .text	00000066 xTaskCreate
1a003094 g     F .text	00000154 Chip_SetupCoreClock
1a0067ae g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a006ab4 g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a006498 g     F .text	0000003c _fwalk_reent
1a003080 g     F .text	00000014 SystemCoreClockUpdate
1a005dc0 g     F .text	0000004e .hidden __aeabi_d2iz
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a00194c g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0075c8 g     O .text	00000020 __sf_fake_stdout
1a001bf8 g     F .text	00000020 xTaskGetSchedulerState
1a0061ac  w    F .text	00000002 .hidden __aeabi_idiv0
1a005d94 g     F .text	0000002c .hidden __unorddf2
1a000300 g     F .text	000000d8 vReceiverTask
1a00017e  w    F .text	00000002 BusFault_Handler
1a0069dc g     F .text	00000080 __smakebuf_r
1a002178 g     F .text	0000002c pxPortInitialiseStack
1a006dcc g     F .text	00000224 _printf_i
1a003000 g     F .text	00000034 Chip_Clock_Enable
1a005d20 g     F .text	00000010 .hidden __aeabi_cdcmpeq
1a005c84 g     F .text	0000008a .hidden __gedf2
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002d68 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003906 g     F .text	00000068 gpioRead
1a0057b0 g     F .text	00000042 .hidden __aeabi_f2d
1a00398c g     F .text	0000006c boardInit
1a0021f8 g     F .text	00000044 vPortEnterCritical
10002d64 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0054f0 g     F .text	0000027a .hidden __subdf3
1a006ab4 g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002f38 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003524 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a0027cc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 b5 06 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a da 71 ff 53     }............q.S
	...
1a00002c:	b1 21 00 1a 85 01 00 1a 00 00 00 00 71 22 00 1a     .!..........q"..
1a00003c:	d5 22 00 1a                                         ."..

1a000040 <g_pfnVendorVectors>:
1a000040:	d1 24 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .$..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	71 39 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     q9..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a00762c 	.word	0x1a00762c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000e8 	.word	0x000000e8
1a000120:	1a00762c 	.word	0x1a00762c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00762c 	.word	0x1a00762c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00762c 	.word	0x1a00762c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00762c 	.word	0x1a00762c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000e8 	.word	0x100000e8
1a000154:	00002ce4 	.word	0x00002ce4
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <vReceiverTask>:
#include "sma.h"

void vReceiverTask( void *pvParameters )
{
1a000300:	b530      	push	{r4, r5, lr}
1a000302:	b083      	sub	sp, #12
1a000304:	e02e      	b.n	1a000364 <vReceiverTask+0x64>
   /* This task is also defined within an infinite loop. */
   for( ;; ) {
      /* As this task unblocks immediately that data is written to the queue this
      call should always find the queue empty. */
      if( uxQueueMessagesWaiting( xQueueMQ2 ) != 0 ) {
         vPrintString( "Queue should have been empty!\r\n" );
1a000306:	482a      	ldr	r0, [pc, #168]	; (1a0003b0 <vReceiverTask+0xb0>)
1a000308:	f002 f8f2 	bl	1a0024f0 <vPrintString>
1a00030c:	e030      	b.n	1a000370 <vReceiverTask+0x70>
      }
      if( uxQueueMessagesWaiting( xQueueAM2301 ) != 0 ) {
              vPrintString( "Queue should have been empty!\r\n" );
1a00030e:	4828      	ldr	r0, [pc, #160]	; (1a0003b0 <vReceiverTask+0xb0>)
1a000310:	f002 f8ee 	bl	1a0024f0 <vPrintString>
1a000314:	e032      	b.n	1a00037c <vReceiverTask+0x7c>
      if( xStatusAM2301 == pdPASS ) {
         /* Data was successfully received from the queue, print out the received
         value. */
         //vPrintStringAndNumber( "Received = ", lReceivedValue );

    	  uartWriteString( UART_USB, "Temperatura: " );
1a000316:	4927      	ldr	r1, [pc, #156]	; (1a0003b4 <vReceiverTask+0xb4>)
1a000318:	2003      	movs	r0, #3
1a00031a:	f003 f972 	bl	1a003602 <uartWriteString>
    	  floatToString( lReceivedValueAM2301, uartBuff, 1 );
1a00031e:	4d26      	ldr	r5, [pc, #152]	; (1a0003b8 <vReceiverTask+0xb8>)
1a000320:	2101      	movs	r1, #1
1a000322:	4628      	mov	r0, r5
1a000324:	ed9d 0a01 	vldr	s0, [sp, #4]
1a000328:	f003 fb82 	bl	1a003a30 <floatToString>
    	  uartWriteString( UART_USB, uartBuff);
1a00032c:	4629      	mov	r1, r5
1a00032e:	2003      	movs	r0, #3
1a000330:	f003 f967 	bl	1a003602 <uartWriteString>
    	  uartWriteString( UART_USB, " grados C\r\n" );
1a000334:	4921      	ldr	r1, [pc, #132]	; (1a0003bc <vReceiverTask+0xbc>)
1a000336:	2003      	movs	r0, #3
1a000338:	f003 f963 	bl	1a003602 <uartWriteString>
1a00033c:	e032      	b.n	1a0003a4 <vReceiverTask+0xa4>
      if( xStatusMQ2 == pdPASS ) {
               /* Data was successfully received from the queue, print out the received
               value. */
               //vPrintStringAndNumber( "Received = ", lReceivedValue );

          	  uartWriteString( UART_USB, "Humo: " );
1a00033e:	4920      	ldr	r1, [pc, #128]	; (1a0003c0 <vReceiverTask+0xc0>)
1a000340:	2003      	movs	r0, #3
1a000342:	f003 f95e 	bl	1a003602 <uartWriteString>
          	  floatToString( lReceivedValueMQ2, uartBuff, 4 );
1a000346:	4c1c      	ldr	r4, [pc, #112]	; (1a0003b8 <vReceiverTask+0xb8>)
1a000348:	2104      	movs	r1, #4
1a00034a:	4620      	mov	r0, r4
1a00034c:	ed9d 0a00 	vldr	s0, [sp]
1a000350:	f003 fb6e 	bl	1a003a30 <floatToString>
          	  uartWriteString( UART_USB, uartBuff);
1a000354:	4621      	mov	r1, r4
1a000356:	2003      	movs	r0, #3
1a000358:	f003 f953 	bl	1a003602 <uartWriteString>
          	  uartWriteString( UART_USB, " % C\r\n" );
1a00035c:	4919      	ldr	r1, [pc, #100]	; (1a0003c4 <vReceiverTask+0xc4>)
1a00035e:	2003      	movs	r0, #3
1a000360:	f003 f94f 	bl	1a003602 <uartWriteString>
      if( uxQueueMessagesWaiting( xQueueMQ2 ) != 0 ) {
1a000364:	4b18      	ldr	r3, [pc, #96]	; (1a0003c8 <vReceiverTask+0xc8>)
1a000366:	6818      	ldr	r0, [r3, #0]
1a000368:	f000 fea4 	bl	1a0010b4 <uxQueueMessagesWaiting>
1a00036c:	2800      	cmp	r0, #0
1a00036e:	d1ca      	bne.n	1a000306 <vReceiverTask+0x6>
      if( uxQueueMessagesWaiting( xQueueAM2301 ) != 0 ) {
1a000370:	4b16      	ldr	r3, [pc, #88]	; (1a0003cc <vReceiverTask+0xcc>)
1a000372:	6818      	ldr	r0, [r3, #0]
1a000374:	f000 fe9e 	bl	1a0010b4 <uxQueueMessagesWaiting>
1a000378:	2800      	cmp	r0, #0
1a00037a:	d1c8      	bne.n	1a00030e <vReceiverTask+0xe>
      xStatusMQ2 = xQueueReceive( xQueueMQ2, &lReceivedValueMQ2, xTicksToWait );
1a00037c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000380:	4669      	mov	r1, sp
1a000382:	4b11      	ldr	r3, [pc, #68]	; (1a0003c8 <vReceiverTask+0xc8>)
1a000384:	6818      	ldr	r0, [r3, #0]
1a000386:	f000 fde9 	bl	1a000f5c <xQueueReceive>
1a00038a:	4604      	mov	r4, r0
      xStatusAM2301 = xQueueReceive( xQueueAM2301, &lReceivedValueAM2301, xTicksToWait );
1a00038c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000390:	a901      	add	r1, sp, #4
1a000392:	4b0e      	ldr	r3, [pc, #56]	; (1a0003cc <vReceiverTask+0xcc>)
1a000394:	6818      	ldr	r0, [r3, #0]
1a000396:	f000 fde1 	bl	1a000f5c <xQueueReceive>
      if( xStatusAM2301 == pdPASS ) {
1a00039a:	2801      	cmp	r0, #1
1a00039c:	d0bb      	beq.n	1a000316 <vReceiverTask+0x16>
         vPrintString( "No se pudo recibir de AM2301.\r\n" );
1a00039e:	480c      	ldr	r0, [pc, #48]	; (1a0003d0 <vReceiverTask+0xd0>)
1a0003a0:	f002 f8a6 	bl	1a0024f0 <vPrintString>
      if( xStatusMQ2 == pdPASS ) {
1a0003a4:	2c01      	cmp	r4, #1
1a0003a6:	d0ca      	beq.n	1a00033e <vReceiverTask+0x3e>

            } else {
               /* We did not receive anything from the queue even after waiting for 100ms.
               This must be an error as the sending tasks are free running and will be
               continuously writing to the queue. */
               vPrintString( "No se pudo recibir de MQ2.\r\n" );
1a0003a8:	480a      	ldr	r0, [pc, #40]	; (1a0003d4 <vReceiverTask+0xd4>)
1a0003aa:	f002 f8a1 	bl	1a0024f0 <vPrintString>
1a0003ae:	e7d9      	b.n	1a000364 <vReceiverTask+0x64>
1a0003b0:	1a007090 	.word	0x1a007090
1a0003b4:	1a0070b0 	.word	0x1a0070b0
1a0003b8:	100000e8 	.word	0x100000e8
1a0003bc:	1a0070c0 	.word	0x1a0070c0
1a0003c0:	1a0070ec 	.word	0x1a0070ec
1a0003c4:	1a0070f4 	.word	0x1a0070f4
1a0003c8:	10002d78 	.word	0x10002d78
1a0003cc:	10002d6c 	.word	0x10002d6c
1a0003d0:	1a0070cc 	.word	0x1a0070cc
1a0003d4:	1a0070fc 	.word	0x1a0070fc

1a0003d8 <MQ2MQResistanceCalculation>:
real32_t mq2ReadSmoke() {
	return smoke = MQ2MQGetGasPercentage(MQ2MQRead() / 10, GAS_SMOKE);
}

real32_t MQ2MQResistanceCalculation(int raw_adc) {
	return (((real32_t) RL_VALUE * (1023 - raw_adc) / raw_adc));
1a0003d8:	4b0a      	ldr	r3, [pc, #40]	; (1a000404 <MQ2MQResistanceCalculation+0x2c>)
1a0003da:	ed93 0a00 	vldr	s0, [r3]
1a0003de:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
1a0003e2:	f5c0 737f 	rsb	r3, r0, #1020	; 0x3fc
1a0003e6:	3303      	adds	r3, #3
1a0003e8:	ee07 3a90 	vmov	s15, r3
1a0003ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1a0003f0:	ee67 7a80 	vmul.f32	s15, s15, s0
1a0003f4:	ee07 0a10 	vmov	s14, r0
1a0003f8:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
}
1a0003fc:	ee87 0a80 	vdiv.f32	s0, s15, s0
1a000400:	4770      	bx	lr
1a000402:	bf00      	nop
1a000404:	10000020 	.word	0x10000020

1a000408 <MQ2MQRead>:
	//divided by RO_CLEAN_AIR_FACTOR yields the Ro
	//according to the chart in the datasheet
	return val;
}

real32_t MQ2MQRead() {
1a000408:	b538      	push	{r3, r4, r5, lr}
1a00040a:	ed2d 8b02 	vpush	{d8}
	int i;
	real32_t rs = 0;
	uint16_t val = adcRead(CH1); //reemplazar por uint16
1a00040e:	2000      	movs	r0, #0
1a000410:	f003 f928 	bl	1a003664 <adcRead>
1a000414:	4605      	mov	r5, r0
	real32_t rs = 0;
1a000416:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 1a000444 <MQ2MQRead+0x3c>

	for (i = 0; i < READ_SAMPLE_TIMES; i++) {
1a00041a:	2400      	movs	r4, #0
1a00041c:	e005      	b.n	1a00042a <MQ2MQRead+0x22>
		rs += MQ2MQResistanceCalculation(val);
1a00041e:	4628      	mov	r0, r5
1a000420:	f7ff ffda 	bl	1a0003d8 <MQ2MQResistanceCalculation>
1a000424:	ee38 8a00 	vadd.f32	s16, s16, s0
	for (i = 0; i < READ_SAMPLE_TIMES; i++) {
1a000428:	3401      	adds	r4, #1
1a00042a:	4b07      	ldr	r3, [pc, #28]	; (1a000448 <MQ2MQRead+0x40>)
1a00042c:	681b      	ldr	r3, [r3, #0]
1a00042e:	42a3      	cmp	r3, r4
1a000430:	dcf5      	bgt.n	1a00041e <MQ2MQRead+0x16>
		//delay(READ_SAMPLE_INTERVAL);
		// Send the task to the locked state for 1 s (delay)
		//vTaskDelay(READ_SAMPLE_INTERVAL / portTICK_RATE_MS);
	}

	rs = rs / READ_SAMPLE_TIMES;
1a000432:	ee07 3a90 	vmov	s15, r3
1a000436:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
	return rs;
}
1a00043a:	ee88 0a00 	vdiv.f32	s0, s16, s0
1a00043e:	ecbd 8b02 	vpop	{d8}
1a000442:	bd38      	pop	{r3, r4, r5, pc}
1a000444:	00000000 	.word	0x00000000
1a000448:	1000001c 	.word	0x1000001c
1a00044c:	ffffffff 	.word	0xffffffff

1a000450 <MQ2MQGetPercentage>:
	} else if (gas_id == GAS_SMOKE) {
		return MQ2MQGetPercentage(rs_ro_ratio, SmokeCurve);
	}
	return 0;
}
int MQ2MQGetPercentage(real32_t rs_ro_ratio, real32_t *pcurve) {
1a000450:	b5d0      	push	{r4, r6, r7, lr}
1a000452:	4604      	mov	r4, r0
	return (pow(10, (((log(rs_ro_ratio) - pcurve[1]) / pcurve[2]) + pcurve[0])));
1a000454:	ee10 0a10 	vmov	r0, s0
1a000458:	f005 f9aa 	bl	1a0057b0 <__aeabi_f2d>
1a00045c:	ec41 0b10 	vmov	d0, r0, r1
1a000460:	f003 fce6 	bl	1a003e30 <log>
1a000464:	ec57 6b10 	vmov	r6, r7, d0
1a000468:	6860      	ldr	r0, [r4, #4]
1a00046a:	f005 f9a1 	bl	1a0057b0 <__aeabi_f2d>
1a00046e:	4602      	mov	r2, r0
1a000470:	460b      	mov	r3, r1
1a000472:	4630      	mov	r0, r6
1a000474:	4639      	mov	r1, r7
1a000476:	f005 f83b 	bl	1a0054f0 <__aeabi_dsub>
1a00047a:	4606      	mov	r6, r0
1a00047c:	460f      	mov	r7, r1
1a00047e:	68a0      	ldr	r0, [r4, #8]
1a000480:	f005 f996 	bl	1a0057b0 <__aeabi_f2d>
1a000484:	4602      	mov	r2, r0
1a000486:	460b      	mov	r3, r1
1a000488:	4630      	mov	r0, r6
1a00048a:	4639      	mov	r1, r7
1a00048c:	f005 fb12 	bl	1a005ab4 <__aeabi_ddiv>
1a000490:	4606      	mov	r6, r0
1a000492:	460f      	mov	r7, r1
1a000494:	6820      	ldr	r0, [r4, #0]
1a000496:	f005 f98b 	bl	1a0057b0 <__aeabi_f2d>
1a00049a:	4602      	mov	r2, r0
1a00049c:	460b      	mov	r3, r1
1a00049e:	4630      	mov	r0, r6
1a0004a0:	4639      	mov	r1, r7
1a0004a2:	f005 f827 	bl	1a0054f4 <__adddf3>
1a0004a6:	ec41 0b11 	vmov	d1, r0, r1
1a0004aa:	ed9f 0b05 	vldr	d0, [pc, #20]	; 1a0004c0 <MQ2MQGetPercentage+0x70>
1a0004ae:	f003 fd3f 	bl	1a003f30 <pow>
1a0004b2:	ec51 0b10 	vmov	r0, r1, d0
1a0004b6:	f005 fc83 	bl	1a005dc0 <__aeabi_d2iz>
}
1a0004ba:	bdd0      	pop	{r4, r6, r7, pc}
1a0004bc:	f3af 8000 	nop.w
1a0004c0:	00000000 	.word	0x00000000
1a0004c4:	40240000 	.word	0x40240000

1a0004c8 <MQ2MQGetGasPercentage>:
real32_t MQ2MQGetGasPercentage(real32_t rs_ro_ratio, uint8_t gas_id) {
1a0004c8:	b508      	push	{r3, lr}
	if (gas_id == GAS_LPG) {
1a0004ca:	4b13      	ldr	r3, [pc, #76]	; (1a000518 <MQ2MQGetGasPercentage+0x50>)
1a0004cc:	781b      	ldrb	r3, [r3, #0]
1a0004ce:	4283      	cmp	r3, r0
1a0004d0:	d00a      	beq.n	1a0004e8 <MQ2MQGetGasPercentage+0x20>
	} else if (gas_id == GAS_CO) {
1a0004d2:	4b12      	ldr	r3, [pc, #72]	; (1a00051c <MQ2MQGetGasPercentage+0x54>)
1a0004d4:	781b      	ldrb	r3, [r3, #0]
1a0004d6:	4283      	cmp	r3, r0
1a0004d8:	d00e      	beq.n	1a0004f8 <MQ2MQGetGasPercentage+0x30>
	} else if (gas_id == GAS_SMOKE) {
1a0004da:	4b11      	ldr	r3, [pc, #68]	; (1a000520 <MQ2MQGetGasPercentage+0x58>)
1a0004dc:	781b      	ldrb	r3, [r3, #0]
1a0004de:	4283      	cmp	r3, r0
1a0004e0:	d012      	beq.n	1a000508 <MQ2MQGetGasPercentage+0x40>
	return 0;
1a0004e2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 1a000524 <MQ2MQGetGasPercentage+0x5c>
}
1a0004e6:	bd08      	pop	{r3, pc}
		return MQ2MQGetPercentage(rs_ro_ratio, LPGCurve);
1a0004e8:	480f      	ldr	r0, [pc, #60]	; (1a000528 <MQ2MQGetGasPercentage+0x60>)
1a0004ea:	f7ff ffb1 	bl	1a000450 <MQ2MQGetPercentage>
1a0004ee:	ee07 0a90 	vmov	s15, r0
1a0004f2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
1a0004f6:	e7f6      	b.n	1a0004e6 <MQ2MQGetGasPercentage+0x1e>
		return MQ2MQGetPercentage(rs_ro_ratio, COCurve);
1a0004f8:	480c      	ldr	r0, [pc, #48]	; (1a00052c <MQ2MQGetGasPercentage+0x64>)
1a0004fa:	f7ff ffa9 	bl	1a000450 <MQ2MQGetPercentage>
1a0004fe:	ee07 0a90 	vmov	s15, r0
1a000502:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
1a000506:	e7ee      	b.n	1a0004e6 <MQ2MQGetGasPercentage+0x1e>
		return MQ2MQGetPercentage(rs_ro_ratio, SmokeCurve);
1a000508:	4809      	ldr	r0, [pc, #36]	; (1a000530 <MQ2MQGetGasPercentage+0x68>)
1a00050a:	f7ff ffa1 	bl	1a000450 <MQ2MQGetPercentage>
1a00050e:	ee07 0a90 	vmov	s15, r0
1a000512:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
1a000516:	e7e6      	b.n	1a0004e6 <MQ2MQGetGasPercentage+0x1e>
1a000518:	100000f2 	.word	0x100000f2
1a00051c:	1000000c 	.word	0x1000000c
1a000520:	1000000d 	.word	0x1000000d
1a000524:	00000000 	.word	0x00000000
1a000528:	10000010 	.word	0x10000010
1a00052c:	10000000 	.word	0x10000000
1a000530:	10000024 	.word	0x10000024

1a000534 <am2301Task>:
#include "sma.h"

void am2301Task( void *pvParameters )
{
1a000534:	b500      	push	{lr}
1a000536:	b085      	sub	sp, #20
   real32_t lValueToSend;
   BaseType_t xStatus;

   dht11Init( GPIO1 ); // Inicializo el sensor DHT11
1a000538:	200f      	movs	r0, #15
1a00053a:	f003 fc3b 	bl	1a003db4 <dht11Init>

   real32_t humidity = 0, temperature = 0;
1a00053e:	2300      	movs	r3, #0
1a000540:	9302      	str	r3, [sp, #8]
1a000542:	9301      	str	r3, [sp, #4]
1a000544:	e003      	b.n	1a00054e <am2301Task+0x1a>
	   }
	   else {
    	  //gpioWrite( LEDG, OFF );
    	  //gpioWrite( LEDR, ON );
	   }
	   vTaskDelay( 1000 / portTICK_RATE_MS );
1a000546:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a00054a:	f001 f9ff 	bl	1a00194c <vTaskDelay>
	   if( dht11Read(&humidity, &temperature) ) {
1a00054e:	a901      	add	r1, sp, #4
1a000550:	a802      	add	r0, sp, #8
1a000552:	f003 fc37 	bl	1a003dc4 <dht11Read>
1a000556:	2800      	cmp	r0, #0
1a000558:	d0f5      	beq.n	1a000546 <am2301Task+0x12>
	      lValueToSend = temperature;
1a00055a:	a904      	add	r1, sp, #16
1a00055c:	9b01      	ldr	r3, [sp, #4]
1a00055e:	f841 3d04 	str.w	r3, [r1, #-4]!
	      xStatus = xQueueSendToBack( xQueueAM2301, &lValueToSend, 0 );
1a000562:	2300      	movs	r3, #0
1a000564:	461a      	mov	r2, r3
1a000566:	4805      	ldr	r0, [pc, #20]	; (1a00057c <am2301Task+0x48>)
1a000568:	6800      	ldr	r0, [r0, #0]
1a00056a:	f000 fbd3 	bl	1a000d14 <xQueueGenericSend>
	      if( xStatus != pdPASS ) {
1a00056e:	2801      	cmp	r0, #1
1a000570:	d0e9      	beq.n	1a000546 <am2301Task+0x12>
	    	  vPrintString( "Could not send to the queue.\r\n" );
1a000572:	4803      	ldr	r0, [pc, #12]	; (1a000580 <am2301Task+0x4c>)
1a000574:	f001 ffbc 	bl	1a0024f0 <vPrintString>
1a000578:	e7e5      	b.n	1a000546 <am2301Task+0x12>
1a00057a:	bf00      	nop
1a00057c:	10002d6c 	.word	0x10002d6c
1a000580:	1a00711c 	.word	0x1a00711c

1a000584 <mq2Task>:
/*=====[Inclusions of function dependencies]=================================*/
#include "sma.h"
#include "mq2.h" // tested on GY-BME/P280
#include "sapi.h"		// <= sAPI header

void mq2Task(void *pvParameters) {
1a000584:	b570      	push	{r4, r5, r6, lr}
1a000586:	b082      	sub	sp, #8
1a000588:	4606      	mov	r6, r0
1a00058a:	e006      	b.n	1a00059a <mq2Task+0x16>
		xStatusSd = xQueueSendToBack(xQueueSd, &lValueToSend, 0);

		if (xStatusMQ2 != pdPASS) {
			/* We could not write to the queue because it was full � this must
			 be an error as the queue should never contain more than one item! */
			vPrintString("Could not send to the queue MQ2.\r\n");
1a00058c:	4817      	ldr	r0, [pc, #92]	; (1a0005ec <mq2Task+0x68>)
1a00058e:	f001 ffaf 	bl	1a0024f0 <vPrintString>
1a000592:	e024      	b.n	1a0005de <mq2Task+0x5a>
		if (xStatusSd != pdPASS) {
			/* We could not write to the queue because it was full � this must
			 be an error as the queue should never contain more than one item! */
			vPrintString("Could not send to the queue SD.\r\n");
		}
		vTaskDelay( ((int32_t )pvParameters) / portTICK_RATE_MS );
1a000594:	4630      	mov	r0, r6
1a000596:	f001 f9d9 	bl	1a00194c <vTaskDelay>
		lValueToSend = MQ2MQGetGasPercentage(MQ2MQRead()/10, 2)/10000;
1a00059a:	f7ff ff35 	bl	1a000408 <MQ2MQRead>
1a00059e:	2002      	movs	r0, #2
1a0005a0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
1a0005a4:	ee80 0a27 	vdiv.f32	s0, s0, s15
1a0005a8:	f7ff ff8e 	bl	1a0004c8 <MQ2MQGetGasPercentage>
1a0005ac:	eddf 7a10 	vldr	s15, [pc, #64]	; 1a0005f0 <mq2Task+0x6c>
1a0005b0:	ee80 0a27 	vdiv.f32	s0, s0, s15
1a0005b4:	ac02      	add	r4, sp, #8
1a0005b6:	ed24 0a01 	vstmdb	r4!, {s0}
		xStatusMQ2 = xQueueSendToBack(xQueueMQ2, &lValueToSend, 0);
1a0005ba:	2300      	movs	r3, #0
1a0005bc:	461a      	mov	r2, r3
1a0005be:	4621      	mov	r1, r4
1a0005c0:	480c      	ldr	r0, [pc, #48]	; (1a0005f4 <mq2Task+0x70>)
1a0005c2:	6800      	ldr	r0, [r0, #0]
1a0005c4:	f000 fba6 	bl	1a000d14 <xQueueGenericSend>
1a0005c8:	4605      	mov	r5, r0
		xStatusSd = xQueueSendToBack(xQueueSd, &lValueToSend, 0);
1a0005ca:	2300      	movs	r3, #0
1a0005cc:	461a      	mov	r2, r3
1a0005ce:	4621      	mov	r1, r4
1a0005d0:	4809      	ldr	r0, [pc, #36]	; (1a0005f8 <mq2Task+0x74>)
1a0005d2:	6800      	ldr	r0, [r0, #0]
1a0005d4:	f000 fb9e 	bl	1a000d14 <xQueueGenericSend>
1a0005d8:	4604      	mov	r4, r0
		if (xStatusMQ2 != pdPASS) {
1a0005da:	2d01      	cmp	r5, #1
1a0005dc:	d1d6      	bne.n	1a00058c <mq2Task+0x8>
		if (xStatusSd != pdPASS) {
1a0005de:	2c01      	cmp	r4, #1
1a0005e0:	d0d8      	beq.n	1a000594 <mq2Task+0x10>
			vPrintString("Could not send to the queue SD.\r\n");
1a0005e2:	4806      	ldr	r0, [pc, #24]	; (1a0005fc <mq2Task+0x78>)
1a0005e4:	f001 ff84 	bl	1a0024f0 <vPrintString>
1a0005e8:	e7d4      	b.n	1a000594 <mq2Task+0x10>
1a0005ea:	bf00      	nop
1a0005ec:	1a00713c 	.word	0x1a00713c
1a0005f0:	461c4000 	.word	0x461c4000
1a0005f4:	10002d78 	.word	0x10002d78
1a0005f8:	10002d70 	.word	0x10002d70
1a0005fc:	1a007160 	.word	0x1a007160

1a000600 <main>:
#include "sma.h"


/*-----------------------------------------------------------*/
int main( void )
{
1a000600:	b500      	push	{lr}
1a000602:	b083      	sub	sp, #12
   /* The queue is created to hold a maximum of 5 long values. */
   xQueueAM2301 = xQueueCreate( 5, sizeof( real32_t ) );
1a000604:	2200      	movs	r2, #0
1a000606:	2104      	movs	r1, #4
1a000608:	2005      	movs	r0, #5
1a00060a:	f000 fb5c 	bl	1a000cc6 <xQueueGenericCreate>
1a00060e:	4c1e      	ldr	r4, [pc, #120]	; (1a000688 <main+0x88>)
1a000610:	6020      	str	r0, [r4, #0]
   xQueueMQ2 = xQueueCreate( 5, sizeof( real32_t ) );
1a000612:	2200      	movs	r2, #0
1a000614:	2104      	movs	r1, #4
1a000616:	2005      	movs	r0, #5
1a000618:	f000 fb55 	bl	1a000cc6 <xQueueGenericCreate>
1a00061c:	4b1b      	ldr	r3, [pc, #108]	; (1a00068c <main+0x8c>)
1a00061e:	6018      	str	r0, [r3, #0]
   xQueueSd = xQueueCreate( 5, sizeof( real32_t ) ); 
1a000620:	2200      	movs	r2, #0
1a000622:	2104      	movs	r1, #4
1a000624:	2005      	movs	r0, #5
1a000626:	f000 fb4e 	bl	1a000cc6 <xQueueGenericCreate>
1a00062a:	4b19      	ldr	r3, [pc, #100]	; (1a000690 <main+0x90>)
1a00062c:	6018      	str	r0, [r3, #0]

  boardConfig(); // Inicializar y configurar la plataforma
1a00062e:	f003 f9ad 	bl	1a00398c <boardInit>
  uartConfig( UART_USB, 115200 ); // Inicializar periferico UART_USB
1a000632:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000636:	2003      	movs	r0, #3
1a000638:	f002 ff98 	bl	1a00356c <uartInit>
  i2cInit(I2C0, BME280_I2C_RATE);
1a00063c:	4915      	ldr	r1, [pc, #84]	; (1a000694 <main+0x94>)
1a00063e:	2000      	movs	r0, #0
1a000640:	f003 f808 	bl	1a003654 <i2cInit>
  
   if( xQueueAM2301 != NULL ) {
1a000644:	6823      	ldr	r3, [r4, #0]
1a000646:	b1f3      	cbz	r3, 1a000686 <main+0x86>

	/*xTaskCreate( bme280Task, (const char *) "bme280",
			   configMINIMAL_STACK_SIZE * 2, ( void * ) 2750,
				  tskIDLE_PRIORITY + 2, NULL );*/

	xTaskCreate( am2301Task, (const char *) "am2301",
1a000648:	2400      	movs	r4, #0
1a00064a:	9401      	str	r4, [sp, #4]
1a00064c:	2502      	movs	r5, #2
1a00064e:	9500      	str	r5, [sp, #0]
1a000650:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
1a000654:	22c8      	movs	r2, #200	; 0xc8
1a000656:	4910      	ldr	r1, [pc, #64]	; (1a000698 <main+0x98>)
1a000658:	4810      	ldr	r0, [pc, #64]	; (1a00069c <main+0x9c>)
1a00065a:	f000 ffd4 	bl	1a001606 <xTaskCreate>
    		  configMINIMAL_STACK_SIZE * 2, ( void * ) 2000,
			  tskIDLE_PRIORITY + 2, NULL );

  xTaskCreate( mq2Task, (const char *) "mq2",
1a00065e:	9401      	str	r4, [sp, #4]
1a000660:	9500      	str	r5, [sp, #0]
1a000662:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
1a000666:	22c8      	movs	r2, #200	; 0xc8
1a000668:	490d      	ldr	r1, [pc, #52]	; (1a0006a0 <main+0xa0>)
1a00066a:	480e      	ldr	r0, [pc, #56]	; (1a0006a4 <main+0xa4>)
1a00066c:	f000 ffcb 	bl	1a001606 <xTaskCreate>
  /*xTaskCreate( sdTask,(const char *) "Sd",
          configMINIMAL_STACK_SIZE * 2, NULL, tskIDLE_PRIORITY + 3, NULL );*/

      /* Create the task that will read from the queue.  The task is created with
      priority 2, so above the priority of the sender tasks. */
  xTaskCreate( vReceiverTask,(const char *) "Receiver",
1a000670:	9401      	str	r4, [sp, #4]
1a000672:	2303      	movs	r3, #3
1a000674:	9300      	str	r3, [sp, #0]
1a000676:	4623      	mov	r3, r4
1a000678:	22c8      	movs	r2, #200	; 0xc8
1a00067a:	490b      	ldr	r1, [pc, #44]	; (1a0006a8 <main+0xa8>)
1a00067c:	480b      	ldr	r0, [pc, #44]	; (1a0006ac <main+0xac>)
1a00067e:	f000 ffc2 	bl	1a001606 <xTaskCreate>
    		  configMINIMAL_STACK_SIZE * 2, NULL, tskIDLE_PRIORITY + 3, NULL );

      /* Start the scheduler so the created tasks start executing. */
      vTaskStartScheduler();
1a000682:	f000 fff3 	bl	1a00166c <vTaskStartScheduler>
1a000686:	e7fe      	b.n	1a000686 <main+0x86>
1a000688:	10002d6c 	.word	0x10002d6c
1a00068c:	10002d78 	.word	0x10002d78
1a000690:	10002d70 	.word	0x10002d70
1a000694:	000186a0 	.word	0x000186a0
1a000698:	1a007184 	.word	0x1a007184
1a00069c:	1a000535 	.word	0x1a000535
1a0006a0:	1a00718c 	.word	0x1a00718c
1a0006a4:	1a000585 	.word	0x1a000585
1a0006a8:	1a007190 	.word	0x1a007190
1a0006ac:	1a000301 	.word	0x1a000301

1a0006b0 <initialise_monitor_handles>:
}
1a0006b0:	4770      	bx	lr
1a0006b2:	Address 0x000000001a0006b2 is out of bounds.


1a0006b4 <Reset_Handler>:
void Reset_Handler(void) {
1a0006b4:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0006b6:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0006b8:	4b19      	ldr	r3, [pc, #100]	; (1a000720 <Reset_Handler+0x6c>)
1a0006ba:	4a1a      	ldr	r2, [pc, #104]	; (1a000724 <Reset_Handler+0x70>)
1a0006bc:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0006be:	3304      	adds	r3, #4
1a0006c0:	4a19      	ldr	r2, [pc, #100]	; (1a000728 <Reset_Handler+0x74>)
1a0006c2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0006c4:	2300      	movs	r3, #0
1a0006c6:	e005      	b.n	1a0006d4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0006c8:	4a18      	ldr	r2, [pc, #96]	; (1a00072c <Reset_Handler+0x78>)
1a0006ca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0006ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0006d2:	3301      	adds	r3, #1
1a0006d4:	2b07      	cmp	r3, #7
1a0006d6:	d9f7      	bls.n	1a0006c8 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0006d8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0006da:	4b15      	ldr	r3, [pc, #84]	; (1a000730 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0006dc:	e007      	b.n	1a0006ee <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0006de:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0006e2:	689a      	ldr	r2, [r3, #8]
1a0006e4:	6859      	ldr	r1, [r3, #4]
1a0006e6:	6818      	ldr	r0, [r3, #0]
1a0006e8:	f7ff fd4f 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0006ec:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0006ee:	4a11      	ldr	r2, [pc, #68]	; (1a000734 <Reset_Handler+0x80>)
1a0006f0:	4293      	cmp	r3, r2
1a0006f2:	d3f4      	bcc.n	1a0006de <Reset_Handler+0x2a>
1a0006f4:	e006      	b.n	1a000704 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0006f6:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0006f8:	6859      	ldr	r1, [r3, #4]
1a0006fa:	f854 0b08 	ldr.w	r0, [r4], #8
1a0006fe:	f7ff fd53 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000702:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000704:	4a0c      	ldr	r2, [pc, #48]	; (1a000738 <Reset_Handler+0x84>)
1a000706:	4293      	cmp	r3, r2
1a000708:	d3f5      	bcc.n	1a0006f6 <Reset_Handler+0x42>
    SystemInit();
1a00070a:	f002 feef 	bl	1a0034ec <SystemInit>
    __libc_init_array();
1a00070e:	f005 fee1 	bl	1a0064d4 <__libc_init_array>
    initialise_monitor_handles();
1a000712:	f7ff ffcd 	bl	1a0006b0 <initialise_monitor_handles>
    main();
1a000716:	f7ff ff73 	bl	1a000600 <main>
        __asm__ volatile("wfi");
1a00071a:	bf30      	wfi
1a00071c:	e7fd      	b.n	1a00071a <Reset_Handler+0x66>
1a00071e:	bf00      	nop
1a000720:	40053100 	.word	0x40053100
1a000724:	10df1000 	.word	0x10df1000
1a000728:	01dff7ff 	.word	0x01dff7ff
1a00072c:	e000e280 	.word	0xe000e280
1a000730:	1a000114 	.word	0x1a000114
1a000734:	1a000150 	.word	0x1a000150
1a000738:	1a000178 	.word	0x1a000178

1a00073c <_fini>:
void _fini(void) {}
1a00073c:	4770      	bx	lr

1a00073e <_init>:
void _init(void) {}
1a00073e:	4770      	bx	lr

1a000740 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000740:	2309      	movs	r3, #9
1a000742:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000748:	4770      	bx	lr

1a00074a <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00074a:	2358      	movs	r3, #88	; 0x58
1a00074c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00074e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000752:	4770      	bx	lr

1a000754 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000754:	2902      	cmp	r1, #2
1a000756:	d801      	bhi.n	1a00075c <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000758:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a00075a:	4770      	bx	lr
       SET_ERR(EBADF);
1a00075c:	2309      	movs	r3, #9
1a00075e:	6003      	str	r3, [r0, #0]
       return -1;
1a000760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000764:	4770      	bx	lr

1a000766 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000766:	2358      	movs	r3, #88	; 0x58
1a000768:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00076a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00076e:	4770      	bx	lr

1a000770 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000770:	2902      	cmp	r1, #2
1a000772:	d81f      	bhi.n	1a0007b4 <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000778:	461d      	mov	r5, r3
1a00077a:	4617      	mov	r7, r2
1a00077c:	4606      	mov	r6, r0
  size_t i = 0;
1a00077e:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000780:	42ac      	cmp	r4, r5
1a000782:	d211      	bcs.n	1a0007a8 <_read_r+0x38>
         int c = __stdio_getchar();
1a000784:	f001 ffc7 	bl	1a002716 <__stdio_getchar>
         if( c != -1 ){
1a000788:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00078c:	d0f8      	beq.n	1a000780 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00078e:	f104 0801 	add.w	r8, r4, #1
1a000792:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000794:	280d      	cmp	r0, #13
1a000796:	d003      	beq.n	1a0007a0 <_read_r+0x30>
1a000798:	280a      	cmp	r0, #10
1a00079a:	d001      	beq.n	1a0007a0 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a00079c:	4644      	mov	r4, r8
1a00079e:	e7ef      	b.n	1a000780 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0007a0:	f001 ffb9 	bl	1a002716 <__stdio_getchar>
               return i;
1a0007a4:	4640      	mov	r0, r8
1a0007a6:	e003      	b.n	1a0007b0 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0007a8:	2313      	movs	r3, #19
1a0007aa:	6033      	str	r3, [r6, #0]
      return -1;
1a0007ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0007b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0007b4:	2313      	movs	r3, #19
1a0007b6:	6003      	str	r3, [r0, #0]
      return -1;
1a0007b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0007bc:	4770      	bx	lr

1a0007be <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0007be:	2902      	cmp	r1, #2
1a0007c0:	d80c      	bhi.n	1a0007dc <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0007c2:	b570      	push	{r4, r5, r6, lr}
1a0007c4:	461d      	mov	r5, r3
1a0007c6:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0007c8:	2400      	movs	r4, #0
1a0007ca:	e003      	b.n	1a0007d4 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a0007cc:	5d30      	ldrb	r0, [r6, r4]
1a0007ce:	f001 ff9d 	bl	1a00270c <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0007d2:	3401      	adds	r4, #1
1a0007d4:	42ac      	cmp	r4, r5
1a0007d6:	d3f9      	bcc.n	1a0007cc <_write_r+0xe>
       return n;
1a0007d8:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0007da:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0007dc:	2313      	movs	r3, #19
1a0007de:	6003      	str	r3, [r0, #0]
       return -1;
1a0007e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0007e4:	4770      	bx	lr
1a0007e6:	Address 0x000000001a0007e6 is out of bounds.


1a0007e8 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0007e8:	4b05      	ldr	r3, [pc, #20]	; (1a000800 <_sbrk_r+0x18>)
1a0007ea:	681b      	ldr	r3, [r3, #0]
1a0007ec:	b123      	cbz	r3, 1a0007f8 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0007ee:	4b04      	ldr	r3, [pc, #16]	; (1a000800 <_sbrk_r+0x18>)
1a0007f0:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0007f2:	4401      	add	r1, r0
1a0007f4:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0007f6:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0007f8:	4b01      	ldr	r3, [pc, #4]	; (1a000800 <_sbrk_r+0x18>)
1a0007fa:	4a02      	ldr	r2, [pc, #8]	; (1a000804 <_sbrk_r+0x1c>)
1a0007fc:	601a      	str	r2, [r3, #0]
1a0007fe:	e7f6      	b.n	1a0007ee <_sbrk_r+0x6>
1a000800:	100000f4 	.word	0x100000f4
1a000804:	10002dcc 	.word	0x10002dcc

1a000808 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000808:	4a12      	ldr	r2, [pc, #72]	; (1a000854 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a00080a:	f012 0f07 	tst.w	r2, #7
1a00080e:	d01e      	beq.n	1a00084e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000810:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000812:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000816:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a00081a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00081c:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a00081e:	480e      	ldr	r0, [pc, #56]	; (1a000858 <prvHeapInit+0x50>)
1a000820:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000822:	2100      	movs	r1, #0
1a000824:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a000826:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a000828:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00082a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a00082e:	480b      	ldr	r0, [pc, #44]	; (1a00085c <prvHeapInit+0x54>)
1a000830:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000832:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000834:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000836:	1a99      	subs	r1, r3, r2
1a000838:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a00083a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a00083c:	4b08      	ldr	r3, [pc, #32]	; (1a000860 <prvHeapInit+0x58>)
1a00083e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000840:	4b08      	ldr	r3, [pc, #32]	; (1a000864 <prvHeapInit+0x5c>)
1a000842:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000844:	4b08      	ldr	r3, [pc, #32]	; (1a000868 <prvHeapInit+0x60>)
1a000846:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a00084a:	601a      	str	r2, [r3, #0]
}
1a00084c:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00084e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000852:	e7e4      	b.n	1a00081e <prvHeapInit+0x16>
1a000854:	100000fc 	.word	0x100000fc
1a000858:	10002108 	.word	0x10002108
1a00085c:	100000f8 	.word	0x100000f8
1a000860:	10002104 	.word	0x10002104
1a000864:	10002100 	.word	0x10002100
1a000868:	100020fc 	.word	0x100020fc

1a00086c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a00086c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00086e:	4b13      	ldr	r3, [pc, #76]	; (1a0008bc <prvInsertBlockIntoFreeList+0x50>)
1a000870:	681a      	ldr	r2, [r3, #0]
1a000872:	4282      	cmp	r2, r0
1a000874:	d31b      	bcc.n	1a0008ae <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000876:	6859      	ldr	r1, [r3, #4]
1a000878:	185c      	adds	r4, r3, r1
1a00087a:	4284      	cmp	r4, r0
1a00087c:	d103      	bne.n	1a000886 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00087e:	6840      	ldr	r0, [r0, #4]
1a000880:	4401      	add	r1, r0
1a000882:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a000884:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000886:	6841      	ldr	r1, [r0, #4]
1a000888:	1844      	adds	r4, r0, r1
1a00088a:	42a2      	cmp	r2, r4
1a00088c:	d113      	bne.n	1a0008b6 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00088e:	4c0c      	ldr	r4, [pc, #48]	; (1a0008c0 <prvInsertBlockIntoFreeList+0x54>)
1a000890:	6824      	ldr	r4, [r4, #0]
1a000892:	42a2      	cmp	r2, r4
1a000894:	d00d      	beq.n	1a0008b2 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000896:	6852      	ldr	r2, [r2, #4]
1a000898:	4411      	add	r1, r2
1a00089a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00089c:	681a      	ldr	r2, [r3, #0]
1a00089e:	6812      	ldr	r2, [r2, #0]
1a0008a0:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a0008a2:	4298      	cmp	r0, r3
1a0008a4:	d000      	beq.n	1a0008a8 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a0008a6:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0008a8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0008ac:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a0008ae:	4613      	mov	r3, r2
1a0008b0:	e7de      	b.n	1a000870 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a0008b2:	6004      	str	r4, [r0, #0]
1a0008b4:	e7f5      	b.n	1a0008a2 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a0008b6:	6002      	str	r2, [r0, #0]
1a0008b8:	e7f3      	b.n	1a0008a2 <prvInsertBlockIntoFreeList+0x36>
1a0008ba:	bf00      	nop
1a0008bc:	10002108 	.word	0x10002108
1a0008c0:	100000f8 	.word	0x100000f8

1a0008c4 <pvPortMalloc>:
{
1a0008c4:	b570      	push	{r4, r5, r6, lr}
1a0008c6:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a0008c8:	f000 ff2c 	bl	1a001724 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a0008cc:	4b3f      	ldr	r3, [pc, #252]	; (1a0009cc <pvPortMalloc+0x108>)
1a0008ce:	681b      	ldr	r3, [r3, #0]
1a0008d0:	b1a3      	cbz	r3, 1a0008fc <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a0008d2:	4b3f      	ldr	r3, [pc, #252]	; (1a0009d0 <pvPortMalloc+0x10c>)
1a0008d4:	681b      	ldr	r3, [r3, #0]
1a0008d6:	421c      	tst	r4, r3
1a0008d8:	d013      	beq.n	1a000902 <pvPortMalloc+0x3e>
	( void ) xTaskResumeAll();
1a0008da:	f000 ffbd 	bl	1a001858 <xTaskResumeAll>
void *pvReturn = NULL;
1a0008de:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a0008e0:	f000 fcb0 	bl	1a001244 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a0008e4:	f016 0f07 	tst.w	r6, #7
1a0008e8:	d06e      	beq.n	1a0009c8 <pvPortMalloc+0x104>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0008ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008ee:	f383 8811 	msr	BASEPRI, r3
1a0008f2:	f3bf 8f6f 	isb	sy
1a0008f6:	f3bf 8f4f 	dsb	sy
1a0008fa:	e7fe      	b.n	1a0008fa <pvPortMalloc+0x36>
			prvHeapInit();
1a0008fc:	f7ff ff84 	bl	1a000808 <prvHeapInit>
1a000900:	e7e7      	b.n	1a0008d2 <pvPortMalloc+0xe>
			if( xWantedSize > 0 )
1a000902:	b194      	cbz	r4, 1a00092a <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a000904:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a000906:	f014 0f07 	tst.w	r4, #7
1a00090a:	d00e      	beq.n	1a00092a <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00090c:	f024 0407 	bic.w	r4, r4, #7
1a000910:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000912:	f004 0307 	and.w	r3, r4, #7
1a000916:	b143      	cbz	r3, 1a00092a <pvPortMalloc+0x66>
1a000918:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00091c:	f383 8811 	msr	BASEPRI, r3
1a000920:	f3bf 8f6f 	isb	sy
1a000924:	f3bf 8f4f 	dsb	sy
1a000928:	e7fe      	b.n	1a000928 <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a00092a:	b134      	cbz	r4, 1a00093a <pvPortMalloc+0x76>
1a00092c:	4b29      	ldr	r3, [pc, #164]	; (1a0009d4 <pvPortMalloc+0x110>)
1a00092e:	681b      	ldr	r3, [r3, #0]
1a000930:	42a3      	cmp	r3, r4
1a000932:	d306      	bcc.n	1a000942 <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a000934:	4b28      	ldr	r3, [pc, #160]	; (1a0009d8 <pvPortMalloc+0x114>)
1a000936:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000938:	e009      	b.n	1a00094e <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a00093a:	f000 ff8d 	bl	1a001858 <xTaskResumeAll>
void *pvReturn = NULL;
1a00093e:	2600      	movs	r6, #0
1a000940:	e7ce      	b.n	1a0008e0 <pvPortMalloc+0x1c>
	( void ) xTaskResumeAll();
1a000942:	f000 ff89 	bl	1a001858 <xTaskResumeAll>
void *pvReturn = NULL;
1a000946:	2600      	movs	r6, #0
1a000948:	e7ca      	b.n	1a0008e0 <pvPortMalloc+0x1c>
					pxPreviousBlock = pxBlock;
1a00094a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a00094c:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00094e:	686a      	ldr	r2, [r5, #4]
1a000950:	42a2      	cmp	r2, r4
1a000952:	d202      	bcs.n	1a00095a <pvPortMalloc+0x96>
1a000954:	682a      	ldr	r2, [r5, #0]
1a000956:	2a00      	cmp	r2, #0
1a000958:	d1f7      	bne.n	1a00094a <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a00095a:	4a1c      	ldr	r2, [pc, #112]	; (1a0009cc <pvPortMalloc+0x108>)
1a00095c:	6812      	ldr	r2, [r2, #0]
1a00095e:	42aa      	cmp	r2, r5
1a000960:	d014      	beq.n	1a00098c <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000962:	681e      	ldr	r6, [r3, #0]
1a000964:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000966:	682a      	ldr	r2, [r5, #0]
1a000968:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a00096a:	686b      	ldr	r3, [r5, #4]
1a00096c:	1b1b      	subs	r3, r3, r4
1a00096e:	2b10      	cmp	r3, #16
1a000970:	d914      	bls.n	1a00099c <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000972:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000974:	f010 0f07 	tst.w	r0, #7
1a000978:	d00c      	beq.n	1a000994 <pvPortMalloc+0xd0>
1a00097a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00097e:	f383 8811 	msr	BASEPRI, r3
1a000982:	f3bf 8f6f 	isb	sy
1a000986:	f3bf 8f4f 	dsb	sy
1a00098a:	e7fe      	b.n	1a00098a <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a00098c:	f000 ff64 	bl	1a001858 <xTaskResumeAll>
void *pvReturn = NULL;
1a000990:	2600      	movs	r6, #0
1a000992:	e7a5      	b.n	1a0008e0 <pvPortMalloc+0x1c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000994:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000996:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000998:	f7ff ff68 	bl	1a00086c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a00099c:	686a      	ldr	r2, [r5, #4]
1a00099e:	490d      	ldr	r1, [pc, #52]	; (1a0009d4 <pvPortMalloc+0x110>)
1a0009a0:	680b      	ldr	r3, [r1, #0]
1a0009a2:	1a9b      	subs	r3, r3, r2
1a0009a4:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a0009a6:	490d      	ldr	r1, [pc, #52]	; (1a0009dc <pvPortMalloc+0x118>)
1a0009a8:	6809      	ldr	r1, [r1, #0]
1a0009aa:	428b      	cmp	r3, r1
1a0009ac:	d201      	bcs.n	1a0009b2 <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a0009ae:	490b      	ldr	r1, [pc, #44]	; (1a0009dc <pvPortMalloc+0x118>)
1a0009b0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a0009b2:	4b07      	ldr	r3, [pc, #28]	; (1a0009d0 <pvPortMalloc+0x10c>)
1a0009b4:	681b      	ldr	r3, [r3, #0]
1a0009b6:	4313      	orrs	r3, r2
1a0009b8:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a0009ba:	2300      	movs	r3, #0
1a0009bc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a0009be:	f000 ff4b 	bl	1a001858 <xTaskResumeAll>
		if( pvReturn == NULL )
1a0009c2:	2e00      	cmp	r6, #0
1a0009c4:	d18e      	bne.n	1a0008e4 <pvPortMalloc+0x20>
1a0009c6:	e78b      	b.n	1a0008e0 <pvPortMalloc+0x1c>
}
1a0009c8:	4630      	mov	r0, r6
1a0009ca:	bd70      	pop	{r4, r5, r6, pc}
1a0009cc:	100000f8 	.word	0x100000f8
1a0009d0:	100020fc 	.word	0x100020fc
1a0009d4:	10002100 	.word	0x10002100
1a0009d8:	10002108 	.word	0x10002108
1a0009dc:	10002104 	.word	0x10002104

1a0009e0 <vPortFree>:
	if( pv != NULL )
1a0009e0:	b380      	cbz	r0, 1a000a44 <vPortFree+0x64>
{
1a0009e2:	b538      	push	{r3, r4, r5, lr}
1a0009e4:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a0009e6:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0009ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a0009ee:	4916      	ldr	r1, [pc, #88]	; (1a000a48 <vPortFree+0x68>)
1a0009f0:	6809      	ldr	r1, [r1, #0]
1a0009f2:	420a      	tst	r2, r1
1a0009f4:	d108      	bne.n	1a000a08 <vPortFree+0x28>
1a0009f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009fa:	f383 8811 	msr	BASEPRI, r3
1a0009fe:	f3bf 8f6f 	isb	sy
1a000a02:	f3bf 8f4f 	dsb	sy
1a000a06:	e7fe      	b.n	1a000a06 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000a08:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000a0c:	b140      	cbz	r0, 1a000a20 <vPortFree+0x40>
1a000a0e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a12:	f383 8811 	msr	BASEPRI, r3
1a000a16:	f3bf 8f6f 	isb	sy
1a000a1a:	f3bf 8f4f 	dsb	sy
1a000a1e:	e7fe      	b.n	1a000a1e <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000a20:	ea22 0201 	bic.w	r2, r2, r1
1a000a24:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a000a28:	f000 fe7c 	bl	1a001724 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000a2c:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000a30:	4a06      	ldr	r2, [pc, #24]	; (1a000a4c <vPortFree+0x6c>)
1a000a32:	6813      	ldr	r3, [r2, #0]
1a000a34:	440b      	add	r3, r1
1a000a36:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000a38:	4628      	mov	r0, r5
1a000a3a:	f7ff ff17 	bl	1a00086c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000a3e:	f000 ff0b 	bl	1a001858 <xTaskResumeAll>
}
1a000a42:	bd38      	pop	{r3, r4, r5, pc}
1a000a44:	4770      	bx	lr
1a000a46:	bf00      	nop
1a000a48:	100020fc 	.word	0x100020fc
1a000a4c:	10002100 	.word	0x10002100

1a000a50 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000a50:	b510      	push	{r4, lr}
1a000a52:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000a54:	f001 fbd0 	bl	1a0021f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000a58:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000a5a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000a5c:	429a      	cmp	r2, r3
1a000a5e:	d004      	beq.n	1a000a6a <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000a60:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000a62:	f001 fbeb 	bl	1a00223c <vPortExitCritical>

	return xReturn;
}
1a000a66:	4620      	mov	r0, r4
1a000a68:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000a6a:	2401      	movs	r4, #1
1a000a6c:	e7f9      	b.n	1a000a62 <prvIsQueueFull+0x12>

1a000a6e <prvIsQueueEmpty>:
{
1a000a6e:	b510      	push	{r4, lr}
1a000a70:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000a72:	f001 fbc1 	bl	1a0021f8 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000a76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000a78:	b123      	cbz	r3, 1a000a84 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a000a7a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a000a7c:	f001 fbde 	bl	1a00223c <vPortExitCritical>
}
1a000a80:	4620      	mov	r0, r4
1a000a82:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000a84:	2401      	movs	r4, #1
1a000a86:	e7f9      	b.n	1a000a7c <prvIsQueueEmpty+0xe>

1a000a88 <prvCopyDataToQueue>:
{
1a000a88:	b570      	push	{r4, r5, r6, lr}
1a000a8a:	4604      	mov	r4, r0
1a000a8c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000a8e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000a90:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000a92:	b95a      	cbnz	r2, 1a000aac <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000a94:	6803      	ldr	r3, [r0, #0]
1a000a96:	b11b      	cbz	r3, 1a000aa0 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a000a98:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000a9a:	3501      	adds	r5, #1
1a000a9c:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000a9e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000aa0:	6840      	ldr	r0, [r0, #4]
1a000aa2:	f001 f8b9 	bl	1a001c18 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000aa6:	2300      	movs	r3, #0
1a000aa8:	6063      	str	r3, [r4, #4]
1a000aaa:	e7f6      	b.n	1a000a9a <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000aac:	b96e      	cbnz	r6, 1a000aca <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000aae:	6880      	ldr	r0, [r0, #8]
1a000ab0:	f005 fd34 	bl	1a00651c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000ab4:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000ab6:	68a3      	ldr	r3, [r4, #8]
1a000ab8:	4413      	add	r3, r2
1a000aba:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000abc:	6862      	ldr	r2, [r4, #4]
1a000abe:	4293      	cmp	r3, r2
1a000ac0:	d319      	bcc.n	1a000af6 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000ac2:	6823      	ldr	r3, [r4, #0]
1a000ac4:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000ac6:	2000      	movs	r0, #0
1a000ac8:	e7e7      	b.n	1a000a9a <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000aca:	68c0      	ldr	r0, [r0, #12]
1a000acc:	f005 fd26 	bl	1a00651c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000ad0:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000ad2:	4252      	negs	r2, r2
1a000ad4:	68e3      	ldr	r3, [r4, #12]
1a000ad6:	4413      	add	r3, r2
1a000ad8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000ada:	6821      	ldr	r1, [r4, #0]
1a000adc:	428b      	cmp	r3, r1
1a000ade:	d202      	bcs.n	1a000ae6 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000ae0:	6863      	ldr	r3, [r4, #4]
1a000ae2:	441a      	add	r2, r3
1a000ae4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a000ae6:	2e02      	cmp	r6, #2
1a000ae8:	d001      	beq.n	1a000aee <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000aea:	2000      	movs	r0, #0
1a000aec:	e7d5      	b.n	1a000a9a <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000aee:	b125      	cbz	r5, 1a000afa <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000af0:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000af2:	2000      	movs	r0, #0
1a000af4:	e7d1      	b.n	1a000a9a <prvCopyDataToQueue+0x12>
1a000af6:	2000      	movs	r0, #0
1a000af8:	e7cf      	b.n	1a000a9a <prvCopyDataToQueue+0x12>
1a000afa:	2000      	movs	r0, #0
1a000afc:	e7cd      	b.n	1a000a9a <prvCopyDataToQueue+0x12>

1a000afe <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000afe:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000b00:	b172      	cbz	r2, 1a000b20 <prvCopyDataFromQueue+0x22>
{
1a000b02:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a000b04:	68c3      	ldr	r3, [r0, #12]
1a000b06:	4413      	add	r3, r2
1a000b08:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000b0a:	6844      	ldr	r4, [r0, #4]
1a000b0c:	42a3      	cmp	r3, r4
1a000b0e:	d301      	bcc.n	1a000b14 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000b10:	6803      	ldr	r3, [r0, #0]
1a000b12:	60c3      	str	r3, [r0, #12]
1a000b14:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a000b16:	68c1      	ldr	r1, [r0, #12]
1a000b18:	4620      	mov	r0, r4
1a000b1a:	f005 fcff 	bl	1a00651c <memcpy>
}
1a000b1e:	bd10      	pop	{r4, pc}
1a000b20:	4770      	bx	lr

1a000b22 <prvUnlockQueue>:
{
1a000b22:	b538      	push	{r3, r4, r5, lr}
1a000b24:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a000b26:	f001 fb67 	bl	1a0021f8 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000b2a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000b2e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000b30:	e003      	b.n	1a000b3a <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000b32:	f001 f85b 	bl	1a001bec <vTaskMissedYield>
			--cTxLock;
1a000b36:	3c01      	subs	r4, #1
1a000b38:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000b3a:	2c00      	cmp	r4, #0
1a000b3c:	dd08      	ble.n	1a000b50 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000b3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000b40:	b133      	cbz	r3, 1a000b50 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000b42:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000b46:	f000 ffbf 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000b4a:	2800      	cmp	r0, #0
1a000b4c:	d0f3      	beq.n	1a000b36 <prvUnlockQueue+0x14>
1a000b4e:	e7f0      	b.n	1a000b32 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000b50:	23ff      	movs	r3, #255	; 0xff
1a000b52:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000b56:	f001 fb71 	bl	1a00223c <vPortExitCritical>
	taskENTER_CRITICAL();
1a000b5a:	f001 fb4d 	bl	1a0021f8 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000b5e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000b62:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000b64:	e003      	b.n	1a000b6e <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a000b66:	f001 f841 	bl	1a001bec <vTaskMissedYield>
				--cRxLock;
1a000b6a:	3c01      	subs	r4, #1
1a000b6c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000b6e:	2c00      	cmp	r4, #0
1a000b70:	dd08      	ble.n	1a000b84 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000b72:	692b      	ldr	r3, [r5, #16]
1a000b74:	b133      	cbz	r3, 1a000b84 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000b76:	f105 0010 	add.w	r0, r5, #16
1a000b7a:	f000 ffa5 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000b7e:	2800      	cmp	r0, #0
1a000b80:	d0f3      	beq.n	1a000b6a <prvUnlockQueue+0x48>
1a000b82:	e7f0      	b.n	1a000b66 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000b84:	23ff      	movs	r3, #255	; 0xff
1a000b86:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000b8a:	f001 fb57 	bl	1a00223c <vPortExitCritical>
}
1a000b8e:	bd38      	pop	{r3, r4, r5, pc}

1a000b90 <xQueueGenericReset>:
{
1a000b90:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000b92:	b940      	cbnz	r0, 1a000ba6 <xQueueGenericReset+0x16>
1a000b94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b98:	f383 8811 	msr	BASEPRI, r3
1a000b9c:	f3bf 8f6f 	isb	sy
1a000ba0:	f3bf 8f4f 	dsb	sy
1a000ba4:	e7fe      	b.n	1a000ba4 <xQueueGenericReset+0x14>
1a000ba6:	4604      	mov	r4, r0
1a000ba8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000baa:	f001 fb25 	bl	1a0021f8 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000bae:	6821      	ldr	r1, [r4, #0]
1a000bb0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000bb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000bb4:	fb03 1002 	mla	r0, r3, r2, r1
1a000bb8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000bba:	2000      	movs	r0, #0
1a000bbc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000bbe:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000bc0:	3a01      	subs	r2, #1
1a000bc2:	fb02 1303 	mla	r3, r2, r3, r1
1a000bc6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000bc8:	23ff      	movs	r3, #255	; 0xff
1a000bca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000bce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000bd2:	b9a5      	cbnz	r5, 1a000bfe <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000bd4:	6923      	ldr	r3, [r4, #16]
1a000bd6:	b91b      	cbnz	r3, 1a000be0 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000bd8:	f001 fb30 	bl	1a00223c <vPortExitCritical>
}
1a000bdc:	2001      	movs	r0, #1
1a000bde:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000be0:	f104 0010 	add.w	r0, r4, #16
1a000be4:	f000 ff70 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000be8:	2800      	cmp	r0, #0
1a000bea:	d0f5      	beq.n	1a000bd8 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a000bec:	4b08      	ldr	r3, [pc, #32]	; (1a000c10 <xQueueGenericReset+0x80>)
1a000bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000bf2:	601a      	str	r2, [r3, #0]
1a000bf4:	f3bf 8f4f 	dsb	sy
1a000bf8:	f3bf 8f6f 	isb	sy
1a000bfc:	e7ec      	b.n	1a000bd8 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000bfe:	f104 0010 	add.w	r0, r4, #16
1a000c02:	f000 faa8 	bl	1a001156 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000c06:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000c0a:	f000 faa4 	bl	1a001156 <vListInitialise>
1a000c0e:	e7e3      	b.n	1a000bd8 <xQueueGenericReset+0x48>
1a000c10:	e000ed04 	.word	0xe000ed04

1a000c14 <prvInitialiseNewQueue>:
{
1a000c14:	b538      	push	{r3, r4, r5, lr}
1a000c16:	461d      	mov	r5, r3
1a000c18:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000c1a:	460b      	mov	r3, r1
1a000c1c:	b149      	cbz	r1, 1a000c32 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000c1e:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000c20:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000c22:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000c24:	2101      	movs	r1, #1
1a000c26:	4620      	mov	r0, r4
1a000c28:	f7ff ffb2 	bl	1a000b90 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000c2c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000c30:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000c32:	6024      	str	r4, [r4, #0]
1a000c34:	e7f4      	b.n	1a000c20 <prvInitialiseNewQueue+0xc>

1a000c36 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000c36:	b940      	cbnz	r0, 1a000c4a <xQueueGenericCreateStatic+0x14>
1a000c38:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c3c:	f383 8811 	msr	BASEPRI, r3
1a000c40:	f3bf 8f6f 	isb	sy
1a000c44:	f3bf 8f4f 	dsb	sy
1a000c48:	e7fe      	b.n	1a000c48 <xQueueGenericCreateStatic+0x12>
	{
1a000c4a:	b510      	push	{r4, lr}
1a000c4c:	b084      	sub	sp, #16
1a000c4e:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a000c50:	b153      	cbz	r3, 1a000c68 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000c52:	b192      	cbz	r2, 1a000c7a <xQueueGenericCreateStatic+0x44>
1a000c54:	b989      	cbnz	r1, 1a000c7a <xQueueGenericCreateStatic+0x44>
1a000c56:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c5a:	f383 8811 	msr	BASEPRI, r3
1a000c5e:	f3bf 8f6f 	isb	sy
1a000c62:	f3bf 8f4f 	dsb	sy
1a000c66:	e7fe      	b.n	1a000c66 <xQueueGenericCreateStatic+0x30>
1a000c68:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c6c:	f383 8811 	msr	BASEPRI, r3
1a000c70:	f3bf 8f6f 	isb	sy
1a000c74:	f3bf 8f4f 	dsb	sy
1a000c78:	e7fe      	b.n	1a000c78 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000c7a:	b94a      	cbnz	r2, 1a000c90 <xQueueGenericCreateStatic+0x5a>
1a000c7c:	b141      	cbz	r1, 1a000c90 <xQueueGenericCreateStatic+0x5a>
1a000c7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c82:	f383 8811 	msr	BASEPRI, r3
1a000c86:	f3bf 8f6f 	isb	sy
1a000c8a:	f3bf 8f4f 	dsb	sy
1a000c8e:	e7fe      	b.n	1a000c8e <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000c90:	2050      	movs	r0, #80	; 0x50
1a000c92:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000c94:	9803      	ldr	r0, [sp, #12]
1a000c96:	2850      	cmp	r0, #80	; 0x50
1a000c98:	d008      	beq.n	1a000cac <xQueueGenericCreateStatic+0x76>
1a000c9a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c9e:	f383 8811 	msr	BASEPRI, r3
1a000ca2:	f3bf 8f6f 	isb	sy
1a000ca6:	f3bf 8f4f 	dsb	sy
1a000caa:	e7fe      	b.n	1a000caa <xQueueGenericCreateStatic+0x74>
1a000cac:	4620      	mov	r0, r4
1a000cae:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000cb0:	2301      	movs	r3, #1
1a000cb2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000cb6:	9400      	str	r4, [sp, #0]
1a000cb8:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000cbc:	f7ff ffaa 	bl	1a000c14 <prvInitialiseNewQueue>
	}
1a000cc0:	4620      	mov	r0, r4
1a000cc2:	b004      	add	sp, #16
1a000cc4:	bd10      	pop	{r4, pc}

1a000cc6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000cc6:	b940      	cbnz	r0, 1a000cda <xQueueGenericCreate+0x14>
1a000cc8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ccc:	f383 8811 	msr	BASEPRI, r3
1a000cd0:	f3bf 8f6f 	isb	sy
1a000cd4:	f3bf 8f4f 	dsb	sy
1a000cd8:	e7fe      	b.n	1a000cd8 <xQueueGenericCreate+0x12>
	{
1a000cda:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000cdc:	b083      	sub	sp, #12
1a000cde:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a000ce0:	b111      	cbz	r1, 1a000ce8 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000ce2:	fb01 f000 	mul.w	r0, r1, r0
1a000ce6:	e000      	b.n	1a000cea <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a000ce8:	2000      	movs	r0, #0
1a000cea:	4617      	mov	r7, r2
1a000cec:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000cee:	3050      	adds	r0, #80	; 0x50
1a000cf0:	f7ff fde8 	bl	1a0008c4 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a000cf4:	4605      	mov	r5, r0
1a000cf6:	b150      	cbz	r0, 1a000d0e <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000cf8:	2300      	movs	r3, #0
1a000cfa:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000cfe:	9000      	str	r0, [sp, #0]
1a000d00:	463b      	mov	r3, r7
1a000d02:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000d06:	4621      	mov	r1, r4
1a000d08:	4630      	mov	r0, r6
1a000d0a:	f7ff ff83 	bl	1a000c14 <prvInitialiseNewQueue>
	}
1a000d0e:	4628      	mov	r0, r5
1a000d10:	b003      	add	sp, #12
1a000d12:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000d14 <xQueueGenericSend>:
{
1a000d14:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000d16:	b085      	sub	sp, #20
1a000d18:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a000d1a:	b160      	cbz	r0, 1a000d36 <xQueueGenericSend+0x22>
1a000d1c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000d1e:	b999      	cbnz	r1, 1a000d48 <xQueueGenericSend+0x34>
1a000d20:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000d22:	b18a      	cbz	r2, 1a000d48 <xQueueGenericSend+0x34>
1a000d24:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d28:	f383 8811 	msr	BASEPRI, r3
1a000d2c:	f3bf 8f6f 	isb	sy
1a000d30:	f3bf 8f4f 	dsb	sy
1a000d34:	e7fe      	b.n	1a000d34 <xQueueGenericSend+0x20>
1a000d36:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d3a:	f383 8811 	msr	BASEPRI, r3
1a000d3e:	f3bf 8f6f 	isb	sy
1a000d42:	f3bf 8f4f 	dsb	sy
1a000d46:	e7fe      	b.n	1a000d46 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000d48:	2b02      	cmp	r3, #2
1a000d4a:	d10b      	bne.n	1a000d64 <xQueueGenericSend+0x50>
1a000d4c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000d4e:	2a01      	cmp	r2, #1
1a000d50:	d008      	beq.n	1a000d64 <xQueueGenericSend+0x50>
1a000d52:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d56:	f383 8811 	msr	BASEPRI, r3
1a000d5a:	f3bf 8f6f 	isb	sy
1a000d5e:	f3bf 8f4f 	dsb	sy
1a000d62:	e7fe      	b.n	1a000d62 <xQueueGenericSend+0x4e>
1a000d64:	461e      	mov	r6, r3
1a000d66:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000d68:	f000 ff46 	bl	1a001bf8 <xTaskGetSchedulerState>
1a000d6c:	b950      	cbnz	r0, 1a000d84 <xQueueGenericSend+0x70>
1a000d6e:	9b01      	ldr	r3, [sp, #4]
1a000d70:	b153      	cbz	r3, 1a000d88 <xQueueGenericSend+0x74>
1a000d72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d76:	f383 8811 	msr	BASEPRI, r3
1a000d7a:	f3bf 8f6f 	isb	sy
1a000d7e:	f3bf 8f4f 	dsb	sy
1a000d82:	e7fe      	b.n	1a000d82 <xQueueGenericSend+0x6e>
1a000d84:	2500      	movs	r5, #0
1a000d86:	e03a      	b.n	1a000dfe <xQueueGenericSend+0xea>
1a000d88:	2500      	movs	r5, #0
1a000d8a:	e038      	b.n	1a000dfe <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000d8c:	4632      	mov	r2, r6
1a000d8e:	4639      	mov	r1, r7
1a000d90:	4620      	mov	r0, r4
1a000d92:	f7ff fe79 	bl	1a000a88 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000d96:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000d98:	b94b      	cbnz	r3, 1a000dae <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a000d9a:	b1a8      	cbz	r0, 1a000dc8 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a000d9c:	4b3b      	ldr	r3, [pc, #236]	; (1a000e8c <xQueueGenericSend+0x178>)
1a000d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000da2:	601a      	str	r2, [r3, #0]
1a000da4:	f3bf 8f4f 	dsb	sy
1a000da8:	f3bf 8f6f 	isb	sy
1a000dac:	e00c      	b.n	1a000dc8 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000dae:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000db2:	f000 fe89 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000db6:	b138      	cbz	r0, 1a000dc8 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a000db8:	4b34      	ldr	r3, [pc, #208]	; (1a000e8c <xQueueGenericSend+0x178>)
1a000dba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000dbe:	601a      	str	r2, [r3, #0]
1a000dc0:	f3bf 8f4f 	dsb	sy
1a000dc4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000dc8:	f001 fa38 	bl	1a00223c <vPortExitCritical>
				return pdPASS;
1a000dcc:	2001      	movs	r0, #1
}
1a000dce:	b005      	add	sp, #20
1a000dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a000dd2:	f001 fa33 	bl	1a00223c <vPortExitCritical>
					return errQUEUE_FULL;
1a000dd6:	2000      	movs	r0, #0
1a000dd8:	e7f9      	b.n	1a000dce <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000dda:	a802      	add	r0, sp, #8
1a000ddc:	f000 feba 	bl	1a001b54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000de0:	2501      	movs	r5, #1
1a000de2:	e019      	b.n	1a000e18 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a000de4:	2300      	movs	r3, #0
1a000de6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000dea:	e021      	b.n	1a000e30 <xQueueGenericSend+0x11c>
1a000dec:	2300      	movs	r3, #0
1a000dee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000df2:	e023      	b.n	1a000e3c <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a000df4:	4620      	mov	r0, r4
1a000df6:	f7ff fe94 	bl	1a000b22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000dfa:	f000 fd2d 	bl	1a001858 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000dfe:	f001 f9fb 	bl	1a0021f8 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000e02:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000e04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000e06:	429a      	cmp	r2, r3
1a000e08:	d3c0      	bcc.n	1a000d8c <xQueueGenericSend+0x78>
1a000e0a:	2e02      	cmp	r6, #2
1a000e0c:	d0be      	beq.n	1a000d8c <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000e0e:	9b01      	ldr	r3, [sp, #4]
1a000e10:	2b00      	cmp	r3, #0
1a000e12:	d0de      	beq.n	1a000dd2 <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a000e14:	2d00      	cmp	r5, #0
1a000e16:	d0e0      	beq.n	1a000dda <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a000e18:	f001 fa10 	bl	1a00223c <vPortExitCritical>
		vTaskSuspendAll();
1a000e1c:	f000 fc82 	bl	1a001724 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000e20:	f001 f9ea 	bl	1a0021f8 <vPortEnterCritical>
1a000e24:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000e28:	b25b      	sxtb	r3, r3
1a000e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000e2e:	d0d9      	beq.n	1a000de4 <xQueueGenericSend+0xd0>
1a000e30:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000e34:	b25b      	sxtb	r3, r3
1a000e36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000e3a:	d0d7      	beq.n	1a000dec <xQueueGenericSend+0xd8>
1a000e3c:	f001 f9fe 	bl	1a00223c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000e40:	a901      	add	r1, sp, #4
1a000e42:	a802      	add	r0, sp, #8
1a000e44:	f000 fe92 	bl	1a001b6c <xTaskCheckForTimeOut>
1a000e48:	b9c8      	cbnz	r0, 1a000e7e <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000e4a:	4620      	mov	r0, r4
1a000e4c:	f7ff fe00 	bl	1a000a50 <prvIsQueueFull>
1a000e50:	2800      	cmp	r0, #0
1a000e52:	d0cf      	beq.n	1a000df4 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000e54:	9901      	ldr	r1, [sp, #4]
1a000e56:	f104 0010 	add.w	r0, r4, #16
1a000e5a:	f000 fe01 	bl	1a001a60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000e5e:	4620      	mov	r0, r4
1a000e60:	f7ff fe5f 	bl	1a000b22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000e64:	f000 fcf8 	bl	1a001858 <xTaskResumeAll>
1a000e68:	2800      	cmp	r0, #0
1a000e6a:	d1c8      	bne.n	1a000dfe <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a000e6c:	4b07      	ldr	r3, [pc, #28]	; (1a000e8c <xQueueGenericSend+0x178>)
1a000e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000e72:	601a      	str	r2, [r3, #0]
1a000e74:	f3bf 8f4f 	dsb	sy
1a000e78:	f3bf 8f6f 	isb	sy
1a000e7c:	e7bf      	b.n	1a000dfe <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a000e7e:	4620      	mov	r0, r4
1a000e80:	f7ff fe4f 	bl	1a000b22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000e84:	f000 fce8 	bl	1a001858 <xTaskResumeAll>
			return errQUEUE_FULL;
1a000e88:	2000      	movs	r0, #0
1a000e8a:	e7a0      	b.n	1a000dce <xQueueGenericSend+0xba>
1a000e8c:	e000ed04 	.word	0xe000ed04

1a000e90 <xQueueGenericSendFromISR>:
{
1a000e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000e94:	b160      	cbz	r0, 1a000eb0 <xQueueGenericSendFromISR+0x20>
1a000e96:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000e98:	b999      	cbnz	r1, 1a000ec2 <xQueueGenericSendFromISR+0x32>
1a000e9a:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000e9c:	b188      	cbz	r0, 1a000ec2 <xQueueGenericSendFromISR+0x32>
1a000e9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ea2:	f383 8811 	msr	BASEPRI, r3
1a000ea6:	f3bf 8f6f 	isb	sy
1a000eaa:	f3bf 8f4f 	dsb	sy
1a000eae:	e7fe      	b.n	1a000eae <xQueueGenericSendFromISR+0x1e>
1a000eb0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000eb4:	f383 8811 	msr	BASEPRI, r3
1a000eb8:	f3bf 8f6f 	isb	sy
1a000ebc:	f3bf 8f4f 	dsb	sy
1a000ec0:	e7fe      	b.n	1a000ec0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000ec2:	2b02      	cmp	r3, #2
1a000ec4:	d10b      	bne.n	1a000ede <xQueueGenericSendFromISR+0x4e>
1a000ec6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a000ec8:	2801      	cmp	r0, #1
1a000eca:	d008      	beq.n	1a000ede <xQueueGenericSendFromISR+0x4e>
1a000ecc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ed0:	f383 8811 	msr	BASEPRI, r3
1a000ed4:	f3bf 8f6f 	isb	sy
1a000ed8:	f3bf 8f4f 	dsb	sy
1a000edc:	e7fe      	b.n	1a000edc <xQueueGenericSendFromISR+0x4c>
1a000ede:	461f      	mov	r7, r3
1a000ee0:	4690      	mov	r8, r2
1a000ee2:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000ee4:	f001 fab0 	bl	1a002448 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000ee8:	f3ef 8611 	mrs	r6, BASEPRI
1a000eec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ef0:	f383 8811 	msr	BASEPRI, r3
1a000ef4:	f3bf 8f6f 	isb	sy
1a000ef8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000efc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000efe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000f00:	429a      	cmp	r2, r3
1a000f02:	d303      	bcc.n	1a000f0c <xQueueGenericSendFromISR+0x7c>
1a000f04:	2f02      	cmp	r7, #2
1a000f06:	d001      	beq.n	1a000f0c <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a000f08:	2000      	movs	r0, #0
1a000f0a:	e00f      	b.n	1a000f2c <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000f0c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000f10:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000f12:	463a      	mov	r2, r7
1a000f14:	4649      	mov	r1, r9
1a000f16:	4620      	mov	r0, r4
1a000f18:	f7ff fdb6 	bl	1a000a88 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000f1c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000f20:	d008      	beq.n	1a000f34 <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000f22:	1c6b      	adds	r3, r5, #1
1a000f24:	b25b      	sxtb	r3, r3
1a000f26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000f2a:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000f2c:	f386 8811 	msr	BASEPRI, r6
}
1a000f30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000f34:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000f36:	b15b      	cbz	r3, 1a000f50 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000f38:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000f3c:	f000 fdc4 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000f40:	b140      	cbz	r0, 1a000f54 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a000f42:	f1b8 0f00 	cmp.w	r8, #0
1a000f46:	d007      	beq.n	1a000f58 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000f48:	2001      	movs	r0, #1
1a000f4a:	f8c8 0000 	str.w	r0, [r8]
1a000f4e:	e7ed      	b.n	1a000f2c <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a000f50:	2001      	movs	r0, #1
1a000f52:	e7eb      	b.n	1a000f2c <xQueueGenericSendFromISR+0x9c>
1a000f54:	2001      	movs	r0, #1
1a000f56:	e7e9      	b.n	1a000f2c <xQueueGenericSendFromISR+0x9c>
1a000f58:	2001      	movs	r0, #1
1a000f5a:	e7e7      	b.n	1a000f2c <xQueueGenericSendFromISR+0x9c>

1a000f5c <xQueueReceive>:
{
1a000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f5e:	b085      	sub	sp, #20
1a000f60:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000f62:	b160      	cbz	r0, 1a000f7e <xQueueReceive+0x22>
1a000f64:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000f66:	b999      	cbnz	r1, 1a000f90 <xQueueReceive+0x34>
1a000f68:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000f6a:	b18b      	cbz	r3, 1a000f90 <xQueueReceive+0x34>
	__asm volatile
1a000f6c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f70:	f383 8811 	msr	BASEPRI, r3
1a000f74:	f3bf 8f6f 	isb	sy
1a000f78:	f3bf 8f4f 	dsb	sy
1a000f7c:	e7fe      	b.n	1a000f7c <xQueueReceive+0x20>
1a000f7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f82:	f383 8811 	msr	BASEPRI, r3
1a000f86:	f3bf 8f6f 	isb	sy
1a000f8a:	f3bf 8f4f 	dsb	sy
1a000f8e:	e7fe      	b.n	1a000f8e <xQueueReceive+0x32>
1a000f90:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000f92:	f000 fe31 	bl	1a001bf8 <xTaskGetSchedulerState>
1a000f96:	b950      	cbnz	r0, 1a000fae <xQueueReceive+0x52>
1a000f98:	9b01      	ldr	r3, [sp, #4]
1a000f9a:	b153      	cbz	r3, 1a000fb2 <xQueueReceive+0x56>
1a000f9c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fa0:	f383 8811 	msr	BASEPRI, r3
1a000fa4:	f3bf 8f6f 	isb	sy
1a000fa8:	f3bf 8f4f 	dsb	sy
1a000fac:	e7fe      	b.n	1a000fac <xQueueReceive+0x50>
1a000fae:	2600      	movs	r6, #0
1a000fb0:	e03e      	b.n	1a001030 <xQueueReceive+0xd4>
1a000fb2:	2600      	movs	r6, #0
1a000fb4:	e03c      	b.n	1a001030 <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000fb6:	4639      	mov	r1, r7
1a000fb8:	4620      	mov	r0, r4
1a000fba:	f7ff fda0 	bl	1a000afe <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000fbe:	3d01      	subs	r5, #1
1a000fc0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000fc2:	6923      	ldr	r3, [r4, #16]
1a000fc4:	b923      	cbnz	r3, 1a000fd0 <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a000fc6:	f001 f939 	bl	1a00223c <vPortExitCritical>
				return pdPASS;
1a000fca:	2001      	movs	r0, #1
}
1a000fcc:	b005      	add	sp, #20
1a000fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000fd0:	f104 0010 	add.w	r0, r4, #16
1a000fd4:	f000 fd78 	bl	1a001ac8 <xTaskRemoveFromEventList>
1a000fd8:	2800      	cmp	r0, #0
1a000fda:	d0f4      	beq.n	1a000fc6 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a000fdc:	4b34      	ldr	r3, [pc, #208]	; (1a0010b0 <xQueueReceive+0x154>)
1a000fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fe2:	601a      	str	r2, [r3, #0]
1a000fe4:	f3bf 8f4f 	dsb	sy
1a000fe8:	f3bf 8f6f 	isb	sy
1a000fec:	e7eb      	b.n	1a000fc6 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a000fee:	f001 f925 	bl	1a00223c <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000ff2:	2000      	movs	r0, #0
1a000ff4:	e7ea      	b.n	1a000fcc <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000ff6:	a802      	add	r0, sp, #8
1a000ff8:	f000 fdac 	bl	1a001b54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000ffc:	2601      	movs	r6, #1
1a000ffe:	e021      	b.n	1a001044 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a001000:	2300      	movs	r3, #0
1a001002:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001006:	e029      	b.n	1a00105c <xQueueReceive+0x100>
1a001008:	2300      	movs	r3, #0
1a00100a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00100e:	e02b      	b.n	1a001068 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a001010:	4620      	mov	r0, r4
1a001012:	f7ff fd86 	bl	1a000b22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001016:	f000 fc1f 	bl	1a001858 <xTaskResumeAll>
1a00101a:	e009      	b.n	1a001030 <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a00101c:	4620      	mov	r0, r4
1a00101e:	f7ff fd80 	bl	1a000b22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001022:	f000 fc19 	bl	1a001858 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001026:	4620      	mov	r0, r4
1a001028:	f7ff fd21 	bl	1a000a6e <prvIsQueueEmpty>
1a00102c:	2800      	cmp	r0, #0
1a00102e:	d13d      	bne.n	1a0010ac <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a001030:	f001 f8e2 	bl	1a0021f8 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001034:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001036:	2d00      	cmp	r5, #0
1a001038:	d1bd      	bne.n	1a000fb6 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00103a:	9b01      	ldr	r3, [sp, #4]
1a00103c:	2b00      	cmp	r3, #0
1a00103e:	d0d6      	beq.n	1a000fee <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a001040:	2e00      	cmp	r6, #0
1a001042:	d0d8      	beq.n	1a000ff6 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a001044:	f001 f8fa 	bl	1a00223c <vPortExitCritical>
		vTaskSuspendAll();
1a001048:	f000 fb6c 	bl	1a001724 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00104c:	f001 f8d4 	bl	1a0021f8 <vPortEnterCritical>
1a001050:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001054:	b25b      	sxtb	r3, r3
1a001056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00105a:	d0d1      	beq.n	1a001000 <xQueueReceive+0xa4>
1a00105c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001060:	b25b      	sxtb	r3, r3
1a001062:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001066:	d0cf      	beq.n	1a001008 <xQueueReceive+0xac>
1a001068:	f001 f8e8 	bl	1a00223c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00106c:	a901      	add	r1, sp, #4
1a00106e:	a802      	add	r0, sp, #8
1a001070:	f000 fd7c 	bl	1a001b6c <xTaskCheckForTimeOut>
1a001074:	2800      	cmp	r0, #0
1a001076:	d1d1      	bne.n	1a00101c <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001078:	4620      	mov	r0, r4
1a00107a:	f7ff fcf8 	bl	1a000a6e <prvIsQueueEmpty>
1a00107e:	2800      	cmp	r0, #0
1a001080:	d0c6      	beq.n	1a001010 <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a001082:	9901      	ldr	r1, [sp, #4]
1a001084:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001088:	f000 fcea 	bl	1a001a60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00108c:	4620      	mov	r0, r4
1a00108e:	f7ff fd48 	bl	1a000b22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001092:	f000 fbe1 	bl	1a001858 <xTaskResumeAll>
1a001096:	2800      	cmp	r0, #0
1a001098:	d1ca      	bne.n	1a001030 <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a00109a:	4b05      	ldr	r3, [pc, #20]	; (1a0010b0 <xQueueReceive+0x154>)
1a00109c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0010a0:	601a      	str	r2, [r3, #0]
1a0010a2:	f3bf 8f4f 	dsb	sy
1a0010a6:	f3bf 8f6f 	isb	sy
1a0010aa:	e7c1      	b.n	1a001030 <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a0010ac:	2000      	movs	r0, #0
1a0010ae:	e78d      	b.n	1a000fcc <xQueueReceive+0x70>
1a0010b0:	e000ed04 	.word	0xe000ed04

1a0010b4 <uxQueueMessagesWaiting>:
	configASSERT( xQueue );
1a0010b4:	b940      	cbnz	r0, 1a0010c8 <uxQueueMessagesWaiting+0x14>
1a0010b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010ba:	f383 8811 	msr	BASEPRI, r3
1a0010be:	f3bf 8f6f 	isb	sy
1a0010c2:	f3bf 8f4f 	dsb	sy
1a0010c6:	e7fe      	b.n	1a0010c6 <uxQueueMessagesWaiting+0x12>
{
1a0010c8:	b510      	push	{r4, lr}
1a0010ca:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0010cc:	f001 f894 	bl	1a0021f8 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
1a0010d0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
1a0010d2:	f001 f8b3 	bl	1a00223c <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
1a0010d6:	4620      	mov	r0, r4
1a0010d8:	bd10      	pop	{r4, pc}
1a0010da:	Address 0x000000001a0010da is out of bounds.


1a0010dc <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0010dc:	2300      	movs	r3, #0
1a0010de:	2b07      	cmp	r3, #7
1a0010e0:	d80c      	bhi.n	1a0010fc <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0010e2:	4a07      	ldr	r2, [pc, #28]	; (1a001100 <vQueueAddToRegistry+0x24>)
1a0010e4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0010e8:	b10a      	cbz	r2, 1a0010ee <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0010ea:	3301      	adds	r3, #1
1a0010ec:	e7f7      	b.n	1a0010de <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a0010ee:	4a04      	ldr	r2, [pc, #16]	; (1a001100 <vQueueAddToRegistry+0x24>)
1a0010f0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a0010f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0010f8:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a0010fa:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0010fc:	4770      	bx	lr
1a0010fe:	bf00      	nop
1a001100:	10002d7c 	.word	0x10002d7c

1a001104 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001104:	b570      	push	{r4, r5, r6, lr}
1a001106:	4604      	mov	r4, r0
1a001108:	460d      	mov	r5, r1
1a00110a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a00110c:	f001 f874 	bl	1a0021f8 <vPortEnterCritical>
1a001110:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001114:	b25b      	sxtb	r3, r3
1a001116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00111a:	d00d      	beq.n	1a001138 <vQueueWaitForMessageRestricted+0x34>
1a00111c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001120:	b25b      	sxtb	r3, r3
1a001122:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001126:	d00b      	beq.n	1a001140 <vQueueWaitForMessageRestricted+0x3c>
1a001128:	f001 f888 	bl	1a00223c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a00112c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00112e:	b15b      	cbz	r3, 1a001148 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001130:	4620      	mov	r0, r4
1a001132:	f7ff fcf6 	bl	1a000b22 <prvUnlockQueue>
	}
1a001136:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001138:	2300      	movs	r3, #0
1a00113a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00113e:	e7ed      	b.n	1a00111c <vQueueWaitForMessageRestricted+0x18>
1a001140:	2300      	movs	r3, #0
1a001142:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001146:	e7ef      	b.n	1a001128 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001148:	4632      	mov	r2, r6
1a00114a:	4629      	mov	r1, r5
1a00114c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001150:	f000 fc9e 	bl	1a001a90 <vTaskPlaceOnEventListRestricted>
1a001154:	e7ec      	b.n	1a001130 <vQueueWaitForMessageRestricted+0x2c>

1a001156 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001156:	f100 0308 	add.w	r3, r0, #8
1a00115a:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a00115c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001160:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001162:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001164:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001166:	2300      	movs	r3, #0
1a001168:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a00116a:	4770      	bx	lr

1a00116c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a00116c:	2300      	movs	r3, #0
1a00116e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a001170:	4770      	bx	lr

1a001172 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a001172:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001174:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001176:	689a      	ldr	r2, [r3, #8]
1a001178:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a00117a:	689a      	ldr	r2, [r3, #8]
1a00117c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a00117e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001180:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001182:	6803      	ldr	r3, [r0, #0]
1a001184:	3301      	adds	r3, #1
1a001186:	6003      	str	r3, [r0, #0]
}
1a001188:	4770      	bx	lr

1a00118a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a00118a:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a00118c:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a00118e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a001192:	d002      	beq.n	1a00119a <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001194:	f100 0208 	add.w	r2, r0, #8
1a001198:	e002      	b.n	1a0011a0 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a00119a:	6902      	ldr	r2, [r0, #16]
1a00119c:	e004      	b.n	1a0011a8 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00119e:	461a      	mov	r2, r3
1a0011a0:	6853      	ldr	r3, [r2, #4]
1a0011a2:	681c      	ldr	r4, [r3, #0]
1a0011a4:	42ac      	cmp	r4, r5
1a0011a6:	d9fa      	bls.n	1a00119e <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a0011a8:	6853      	ldr	r3, [r2, #4]
1a0011aa:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a0011ac:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a0011ae:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a0011b0:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0011b2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0011b4:	6803      	ldr	r3, [r0, #0]
1a0011b6:	3301      	adds	r3, #1
1a0011b8:	6003      	str	r3, [r0, #0]
}
1a0011ba:	bc30      	pop	{r4, r5}
1a0011bc:	4770      	bx	lr

1a0011be <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a0011be:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a0011c0:	6842      	ldr	r2, [r0, #4]
1a0011c2:	6881      	ldr	r1, [r0, #8]
1a0011c4:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a0011c6:	6882      	ldr	r2, [r0, #8]
1a0011c8:	6841      	ldr	r1, [r0, #4]
1a0011ca:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0011cc:	685a      	ldr	r2, [r3, #4]
1a0011ce:	4282      	cmp	r2, r0
1a0011d0:	d006      	beq.n	1a0011e0 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0011d2:	2200      	movs	r2, #0
1a0011d4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a0011d6:	681a      	ldr	r2, [r3, #0]
1a0011d8:	3a01      	subs	r2, #1
1a0011da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0011dc:	6818      	ldr	r0, [r3, #0]
}
1a0011de:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a0011e0:	6882      	ldr	r2, [r0, #8]
1a0011e2:	605a      	str	r2, [r3, #4]
1a0011e4:	e7f5      	b.n	1a0011d2 <uxListRemove+0x14>
1a0011e6:	Address 0x000000001a0011e6 is out of bounds.


1a0011e8 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a0011e8:	4b03      	ldr	r3, [pc, #12]	; (1a0011f8 <vApplicationGetIdleTaskMemory+0x10>)
1a0011ea:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a0011ec:	4b03      	ldr	r3, [pc, #12]	; (1a0011fc <vApplicationGetIdleTaskMemory+0x14>)
1a0011ee:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a0011f0:	2364      	movs	r3, #100	; 0x64
1a0011f2:	6013      	str	r3, [r2, #0]
}
1a0011f4:	4770      	bx	lr
1a0011f6:	bf00      	nop
1a0011f8:	100028e0 	.word	0x100028e0
1a0011fc:	10002110 	.word	0x10002110

1a001200 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001200:	4b03      	ldr	r3, [pc, #12]	; (1a001210 <vApplicationGetTimerTaskMemory+0x10>)
1a001202:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001204:	4b03      	ldr	r3, [pc, #12]	; (1a001214 <vApplicationGetTimerTaskMemory+0x14>)
1a001206:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001208:	f44f 73c8 	mov.w	r3, #400	; 0x190
1a00120c:	6013      	str	r3, [r2, #0]
1a00120e:	4770      	bx	lr
1a001210:	10002940 	.word	0x10002940
1a001214:	100022a0 	.word	0x100022a0

1a001218 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001218:	b510      	push	{r4, lr}
1a00121a:	b082      	sub	sp, #8
1a00121c:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a00121e:	9001      	str	r0, [sp, #4]
1a001220:	2300      	movs	r3, #0
1a001222:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a001224:	f000 ffe8 	bl	1a0021f8 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001228:	9901      	ldr	r1, [sp, #4]
1a00122a:	4622      	mov	r2, r4
1a00122c:	4804      	ldr	r0, [pc, #16]	; (1a001240 <vAssertCalled+0x28>)
1a00122e:	f005 fa31 	bl	1a006694 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a001232:	9b00      	ldr	r3, [sp, #0]
1a001234:	2b00      	cmp	r3, #0
1a001236:	d0fc      	beq.n	1a001232 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001238:	f001 f800 	bl	1a00223c <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a00123c:	b002      	add	sp, #8
1a00123e:	bd10      	pop	{r4, pc}
1a001240:	1a007210 	.word	0x1a007210

1a001244 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a001244:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a001246:	4804      	ldr	r0, [pc, #16]	; (1a001258 <vApplicationMallocFailedHook+0x14>)
1a001248:	f005 fa98 	bl	1a00677c <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a00124c:	4903      	ldr	r1, [pc, #12]	; (1a00125c <vApplicationMallocFailedHook+0x18>)
1a00124e:	202c      	movs	r0, #44	; 0x2c
1a001250:	f7ff ffe2 	bl	1a001218 <vAssertCalled>
}
1a001254:	bd08      	pop	{r3, pc}
1a001256:	bf00      	nop
1a001258:	1a00719c 	.word	0x1a00719c
1a00125c:	1a0071c0 	.word	0x1a0071c0

1a001260 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a001260:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a001262:	4804      	ldr	r0, [pc, #16]	; (1a001274 <vApplicationStackOverflowHook+0x14>)
1a001264:	f005 fa16 	bl	1a006694 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001268:	4903      	ldr	r1, [pc, #12]	; (1a001278 <vApplicationStackOverflowHook+0x18>)
1a00126a:	2050      	movs	r0, #80	; 0x50
1a00126c:	f7ff ffd4 	bl	1a001218 <vAssertCalled>
}
1a001270:	bd08      	pop	{r3, pc}
1a001272:	bf00      	nop
1a001274:	1a0071e0 	.word	0x1a0071e0
1a001278:	1a0071c0 	.word	0x1a0071c0

1a00127c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00127c:	4b08      	ldr	r3, [pc, #32]	; (1a0012a0 <prvResetNextTaskUnblockTime+0x24>)
1a00127e:	681b      	ldr	r3, [r3, #0]
1a001280:	681b      	ldr	r3, [r3, #0]
1a001282:	b13b      	cbz	r3, 1a001294 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001284:	4b06      	ldr	r3, [pc, #24]	; (1a0012a0 <prvResetNextTaskUnblockTime+0x24>)
1a001286:	681b      	ldr	r3, [r3, #0]
1a001288:	68db      	ldr	r3, [r3, #12]
1a00128a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a00128c:	685a      	ldr	r2, [r3, #4]
1a00128e:	4b05      	ldr	r3, [pc, #20]	; (1a0012a4 <prvResetNextTaskUnblockTime+0x28>)
1a001290:	601a      	str	r2, [r3, #0]
	}
}
1a001292:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a001294:	4b03      	ldr	r3, [pc, #12]	; (1a0012a4 <prvResetNextTaskUnblockTime+0x28>)
1a001296:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00129a:	601a      	str	r2, [r3, #0]
1a00129c:	4770      	bx	lr
1a00129e:	bf00      	nop
1a0012a0:	100029a4 	.word	0x100029a4
1a0012a4:	10002a78 	.word	0x10002a78

1a0012a8 <prvInitialiseNewTask>:
{
1a0012a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0012ac:	4681      	mov	r9, r0
1a0012ae:	460d      	mov	r5, r1
1a0012b0:	4617      	mov	r7, r2
1a0012b2:	469a      	mov	sl, r3
1a0012b4:	9e08      	ldr	r6, [sp, #32]
1a0012b6:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0012ba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0012bc:	0092      	lsls	r2, r2, #2
1a0012be:	21a5      	movs	r1, #165	; 0xa5
1a0012c0:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0012c2:	f005 f936 	bl	1a006532 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0012c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0012c8:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0012cc:	3a01      	subs	r2, #1
1a0012ce:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0012d2:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0012d6:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012d8:	2300      	movs	r3, #0
1a0012da:	2b0f      	cmp	r3, #15
1a0012dc:	d807      	bhi.n	1a0012ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0012de:	5ce9      	ldrb	r1, [r5, r3]
1a0012e0:	18e2      	adds	r2, r4, r3
1a0012e2:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0012e6:	5cea      	ldrb	r2, [r5, r3]
1a0012e8:	b10a      	cbz	r2, 1a0012ee <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012ea:	3301      	adds	r3, #1
1a0012ec:	e7f5      	b.n	1a0012da <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0012ee:	2300      	movs	r3, #0
1a0012f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0012f4:	2e06      	cmp	r6, #6
1a0012f6:	d900      	bls.n	1a0012fa <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0012f8:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a0012fa:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a0012fc:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0012fe:	2500      	movs	r5, #0
1a001300:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a001302:	1d20      	adds	r0, r4, #4
1a001304:	f7ff ff32 	bl	1a00116c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001308:	f104 0018 	add.w	r0, r4, #24
1a00130c:	f7ff ff2e 	bl	1a00116c <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a001310:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001312:	f1c6 0607 	rsb	r6, r6, #7
1a001316:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001318:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a00131a:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a00131c:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001320:	4652      	mov	r2, sl
1a001322:	4649      	mov	r1, r9
1a001324:	4638      	mov	r0, r7
1a001326:	f000 ff27 	bl	1a002178 <pxPortInitialiseStack>
1a00132a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a00132c:	f1b8 0f00 	cmp.w	r8, #0
1a001330:	d001      	beq.n	1a001336 <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a001332:	f8c8 4000 	str.w	r4, [r8]
}
1a001336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00133a:	Address 0x000000001a00133a is out of bounds.


1a00133c <prvInitialiseTaskLists>:
{
1a00133c:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00133e:	2400      	movs	r4, #0
1a001340:	e007      	b.n	1a001352 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a001342:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a001346:	0093      	lsls	r3, r2, #2
1a001348:	480e      	ldr	r0, [pc, #56]	; (1a001384 <prvInitialiseTaskLists+0x48>)
1a00134a:	4418      	add	r0, r3
1a00134c:	f7ff ff03 	bl	1a001156 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001350:	3401      	adds	r4, #1
1a001352:	2c06      	cmp	r4, #6
1a001354:	d9f5      	bls.n	1a001342 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a001356:	4d0c      	ldr	r5, [pc, #48]	; (1a001388 <prvInitialiseTaskLists+0x4c>)
1a001358:	4628      	mov	r0, r5
1a00135a:	f7ff fefc 	bl	1a001156 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a00135e:	4c0b      	ldr	r4, [pc, #44]	; (1a00138c <prvInitialiseTaskLists+0x50>)
1a001360:	4620      	mov	r0, r4
1a001362:	f7ff fef8 	bl	1a001156 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001366:	480a      	ldr	r0, [pc, #40]	; (1a001390 <prvInitialiseTaskLists+0x54>)
1a001368:	f7ff fef5 	bl	1a001156 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a00136c:	4809      	ldr	r0, [pc, #36]	; (1a001394 <prvInitialiseTaskLists+0x58>)
1a00136e:	f7ff fef2 	bl	1a001156 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a001372:	4809      	ldr	r0, [pc, #36]	; (1a001398 <prvInitialiseTaskLists+0x5c>)
1a001374:	f7ff feef 	bl	1a001156 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001378:	4b08      	ldr	r3, [pc, #32]	; (1a00139c <prvInitialiseTaskLists+0x60>)
1a00137a:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a00137c:	4b08      	ldr	r3, [pc, #32]	; (1a0013a0 <prvInitialiseTaskLists+0x64>)
1a00137e:	601c      	str	r4, [r3, #0]
}
1a001380:	bd38      	pop	{r3, r4, r5, pc}
1a001382:	bf00      	nop
1a001384:	100029ac 	.word	0x100029ac
1a001388:	10002a50 	.word	0x10002a50
1a00138c:	10002a64 	.word	0x10002a64
1a001390:	10002a80 	.word	0x10002a80
1a001394:	10002aac 	.word	0x10002aac
1a001398:	10002a98 	.word	0x10002a98
1a00139c:	100029a4 	.word	0x100029a4
1a0013a0:	100029a8 	.word	0x100029a8

1a0013a4 <prvAddNewTaskToReadyList>:
{
1a0013a4:	b510      	push	{r4, lr}
1a0013a6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0013a8:	f000 ff26 	bl	1a0021f8 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a0013ac:	4a21      	ldr	r2, [pc, #132]	; (1a001434 <prvAddNewTaskToReadyList+0x90>)
1a0013ae:	6813      	ldr	r3, [r2, #0]
1a0013b0:	3301      	adds	r3, #1
1a0013b2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a0013b4:	4b20      	ldr	r3, [pc, #128]	; (1a001438 <prvAddNewTaskToReadyList+0x94>)
1a0013b6:	681b      	ldr	r3, [r3, #0]
1a0013b8:	b15b      	cbz	r3, 1a0013d2 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a0013ba:	4b20      	ldr	r3, [pc, #128]	; (1a00143c <prvAddNewTaskToReadyList+0x98>)
1a0013bc:	681b      	ldr	r3, [r3, #0]
1a0013be:	b96b      	cbnz	r3, 1a0013dc <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0013c0:	4b1d      	ldr	r3, [pc, #116]	; (1a001438 <prvAddNewTaskToReadyList+0x94>)
1a0013c2:	681b      	ldr	r3, [r3, #0]
1a0013c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0013c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013c8:	429a      	cmp	r2, r3
1a0013ca:	d807      	bhi.n	1a0013dc <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a0013cc:	4b1a      	ldr	r3, [pc, #104]	; (1a001438 <prvAddNewTaskToReadyList+0x94>)
1a0013ce:	601c      	str	r4, [r3, #0]
1a0013d0:	e004      	b.n	1a0013dc <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a0013d2:	4b19      	ldr	r3, [pc, #100]	; (1a001438 <prvAddNewTaskToReadyList+0x94>)
1a0013d4:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0013d6:	6813      	ldr	r3, [r2, #0]
1a0013d8:	2b01      	cmp	r3, #1
1a0013da:	d027      	beq.n	1a00142c <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a0013dc:	4a18      	ldr	r2, [pc, #96]	; (1a001440 <prvAddNewTaskToReadyList+0x9c>)
1a0013de:	6813      	ldr	r3, [r2, #0]
1a0013e0:	3301      	adds	r3, #1
1a0013e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0013e4:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a0013e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013e8:	2201      	movs	r2, #1
1a0013ea:	409a      	lsls	r2, r3
1a0013ec:	4915      	ldr	r1, [pc, #84]	; (1a001444 <prvAddNewTaskToReadyList+0xa0>)
1a0013ee:	6808      	ldr	r0, [r1, #0]
1a0013f0:	4302      	orrs	r2, r0
1a0013f2:	600a      	str	r2, [r1, #0]
1a0013f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013f8:	009a      	lsls	r2, r3, #2
1a0013fa:	1d21      	adds	r1, r4, #4
1a0013fc:	4812      	ldr	r0, [pc, #72]	; (1a001448 <prvAddNewTaskToReadyList+0xa4>)
1a0013fe:	4410      	add	r0, r2
1a001400:	f7ff feb7 	bl	1a001172 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001404:	f000 ff1a 	bl	1a00223c <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001408:	4b0c      	ldr	r3, [pc, #48]	; (1a00143c <prvAddNewTaskToReadyList+0x98>)
1a00140a:	681b      	ldr	r3, [r3, #0]
1a00140c:	b16b      	cbz	r3, 1a00142a <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00140e:	4b0a      	ldr	r3, [pc, #40]	; (1a001438 <prvAddNewTaskToReadyList+0x94>)
1a001410:	681b      	ldr	r3, [r3, #0]
1a001412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001414:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001416:	429a      	cmp	r2, r3
1a001418:	d207      	bcs.n	1a00142a <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a00141a:	4b0c      	ldr	r3, [pc, #48]	; (1a00144c <prvAddNewTaskToReadyList+0xa8>)
1a00141c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001420:	601a      	str	r2, [r3, #0]
1a001422:	f3bf 8f4f 	dsb	sy
1a001426:	f3bf 8f6f 	isb	sy
}
1a00142a:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a00142c:	f7ff ff86 	bl	1a00133c <prvInitialiseTaskLists>
1a001430:	e7d4      	b.n	1a0013dc <prvAddNewTaskToReadyList+0x38>
1a001432:	bf00      	nop
1a001434:	10002a38 	.word	0x10002a38
1a001438:	100029a0 	.word	0x100029a0
1a00143c:	10002a94 	.word	0x10002a94
1a001440:	10002a48 	.word	0x10002a48
1a001444:	10002a4c 	.word	0x10002a4c
1a001448:	100029ac 	.word	0x100029ac
1a00144c:	e000ed04 	.word	0xe000ed04

1a001450 <prvDeleteTCB>:
	{
1a001450:	b510      	push	{r4, lr}
1a001452:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001454:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001458:	b933      	cbnz	r3, 1a001468 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a00145a:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a00145c:	f7ff fac0 	bl	1a0009e0 <vPortFree>
				vPortFree( pxTCB );
1a001460:	4620      	mov	r0, r4
1a001462:	f7ff fabd 	bl	1a0009e0 <vPortFree>
	}
1a001466:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001468:	2b01      	cmp	r3, #1
1a00146a:	d00a      	beq.n	1a001482 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a00146c:	2b02      	cmp	r3, #2
1a00146e:	d0fa      	beq.n	1a001466 <prvDeleteTCB+0x16>
1a001470:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001474:	f383 8811 	msr	BASEPRI, r3
1a001478:	f3bf 8f6f 	isb	sy
1a00147c:	f3bf 8f4f 	dsb	sy
1a001480:	e7fe      	b.n	1a001480 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a001482:	f7ff faad 	bl	1a0009e0 <vPortFree>
1a001486:	e7ee      	b.n	1a001466 <prvDeleteTCB+0x16>

1a001488 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001488:	4b0f      	ldr	r3, [pc, #60]	; (1a0014c8 <prvCheckTasksWaitingTermination+0x40>)
1a00148a:	681b      	ldr	r3, [r3, #0]
1a00148c:	b1d3      	cbz	r3, 1a0014c4 <prvCheckTasksWaitingTermination+0x3c>
{
1a00148e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001490:	f000 feb2 	bl	1a0021f8 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001494:	4b0d      	ldr	r3, [pc, #52]	; (1a0014cc <prvCheckTasksWaitingTermination+0x44>)
1a001496:	68db      	ldr	r3, [r3, #12]
1a001498:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00149a:	1d20      	adds	r0, r4, #4
1a00149c:	f7ff fe8f 	bl	1a0011be <uxListRemove>
				--uxCurrentNumberOfTasks;
1a0014a0:	4a0b      	ldr	r2, [pc, #44]	; (1a0014d0 <prvCheckTasksWaitingTermination+0x48>)
1a0014a2:	6813      	ldr	r3, [r2, #0]
1a0014a4:	3b01      	subs	r3, #1
1a0014a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a0014a8:	4a07      	ldr	r2, [pc, #28]	; (1a0014c8 <prvCheckTasksWaitingTermination+0x40>)
1a0014aa:	6813      	ldr	r3, [r2, #0]
1a0014ac:	3b01      	subs	r3, #1
1a0014ae:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a0014b0:	f000 fec4 	bl	1a00223c <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a0014b4:	4620      	mov	r0, r4
1a0014b6:	f7ff ffcb 	bl	1a001450 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0014ba:	4b03      	ldr	r3, [pc, #12]	; (1a0014c8 <prvCheckTasksWaitingTermination+0x40>)
1a0014bc:	681b      	ldr	r3, [r3, #0]
1a0014be:	2b00      	cmp	r3, #0
1a0014c0:	d1e6      	bne.n	1a001490 <prvCheckTasksWaitingTermination+0x8>
}
1a0014c2:	bd10      	pop	{r4, pc}
1a0014c4:	4770      	bx	lr
1a0014c6:	bf00      	nop
1a0014c8:	10002a3c 	.word	0x10002a3c
1a0014cc:	10002aac 	.word	0x10002aac
1a0014d0:	10002a38 	.word	0x10002a38

1a0014d4 <prvIdleTask>:
{
1a0014d4:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a0014d6:	f7ff ffd7 	bl	1a001488 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0014da:	4b06      	ldr	r3, [pc, #24]	; (1a0014f4 <prvIdleTask+0x20>)
1a0014dc:	681b      	ldr	r3, [r3, #0]
1a0014de:	2b01      	cmp	r3, #1
1a0014e0:	d9f9      	bls.n	1a0014d6 <prvIdleTask+0x2>
				taskYIELD();
1a0014e2:	4b05      	ldr	r3, [pc, #20]	; (1a0014f8 <prvIdleTask+0x24>)
1a0014e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014e8:	601a      	str	r2, [r3, #0]
1a0014ea:	f3bf 8f4f 	dsb	sy
1a0014ee:	f3bf 8f6f 	isb	sy
1a0014f2:	e7f0      	b.n	1a0014d6 <prvIdleTask+0x2>
1a0014f4:	100029ac 	.word	0x100029ac
1a0014f8:	e000ed04 	.word	0xe000ed04

1a0014fc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0014fc:	b570      	push	{r4, r5, r6, lr}
1a0014fe:	4604      	mov	r4, r0
1a001500:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a001502:	4b1d      	ldr	r3, [pc, #116]	; (1a001578 <prvAddCurrentTaskToDelayedList+0x7c>)
1a001504:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001506:	4b1d      	ldr	r3, [pc, #116]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a001508:	6818      	ldr	r0, [r3, #0]
1a00150a:	3004      	adds	r0, #4
1a00150c:	f7ff fe57 	bl	1a0011be <uxListRemove>
1a001510:	b950      	cbnz	r0, 1a001528 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a001512:	4b1a      	ldr	r3, [pc, #104]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a001514:	681b      	ldr	r3, [r3, #0]
1a001516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001518:	2301      	movs	r3, #1
1a00151a:	fa03 f202 	lsl.w	r2, r3, r2
1a00151e:	4918      	ldr	r1, [pc, #96]	; (1a001580 <prvAddCurrentTaskToDelayedList+0x84>)
1a001520:	680b      	ldr	r3, [r1, #0]
1a001522:	ea23 0302 	bic.w	r3, r3, r2
1a001526:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001528:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a00152c:	d013      	beq.n	1a001556 <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a00152e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001530:	4b12      	ldr	r3, [pc, #72]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a001532:	681b      	ldr	r3, [r3, #0]
1a001534:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001536:	42a5      	cmp	r5, r4
1a001538:	d816      	bhi.n	1a001568 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00153a:	4b12      	ldr	r3, [pc, #72]	; (1a001584 <prvAddCurrentTaskToDelayedList+0x88>)
1a00153c:	6818      	ldr	r0, [r3, #0]
1a00153e:	4b0f      	ldr	r3, [pc, #60]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a001540:	6819      	ldr	r1, [r3, #0]
1a001542:	3104      	adds	r1, #4
1a001544:	f7ff fe21 	bl	1a00118a <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001548:	4b0f      	ldr	r3, [pc, #60]	; (1a001588 <prvAddCurrentTaskToDelayedList+0x8c>)
1a00154a:	681b      	ldr	r3, [r3, #0]
1a00154c:	42a3      	cmp	r3, r4
1a00154e:	d912      	bls.n	1a001576 <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001550:	4b0d      	ldr	r3, [pc, #52]	; (1a001588 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001552:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a001554:	e00f      	b.n	1a001576 <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001556:	2e00      	cmp	r6, #0
1a001558:	d0e9      	beq.n	1a00152e <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00155a:	4b08      	ldr	r3, [pc, #32]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a00155c:	6819      	ldr	r1, [r3, #0]
1a00155e:	3104      	adds	r1, #4
1a001560:	480a      	ldr	r0, [pc, #40]	; (1a00158c <prvAddCurrentTaskToDelayedList+0x90>)
1a001562:	f7ff fe06 	bl	1a001172 <vListInsertEnd>
1a001566:	e006      	b.n	1a001576 <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001568:	4b09      	ldr	r3, [pc, #36]	; (1a001590 <prvAddCurrentTaskToDelayedList+0x94>)
1a00156a:	6818      	ldr	r0, [r3, #0]
1a00156c:	4b03      	ldr	r3, [pc, #12]	; (1a00157c <prvAddCurrentTaskToDelayedList+0x80>)
1a00156e:	6819      	ldr	r1, [r3, #0]
1a001570:	3104      	adds	r1, #4
1a001572:	f7ff fe0a 	bl	1a00118a <vListInsert>
}
1a001576:	bd70      	pop	{r4, r5, r6, pc}
1a001578:	10002ac0 	.word	0x10002ac0
1a00157c:	100029a0 	.word	0x100029a0
1a001580:	10002a4c 	.word	0x10002a4c
1a001584:	100029a4 	.word	0x100029a4
1a001588:	10002a78 	.word	0x10002a78
1a00158c:	10002a98 	.word	0x10002a98
1a001590:	100029a8 	.word	0x100029a8

1a001594 <xTaskCreateStatic>:
	{
1a001594:	b570      	push	{r4, r5, r6, lr}
1a001596:	b086      	sub	sp, #24
1a001598:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a00159a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a00159c:	b945      	cbnz	r5, 1a0015b0 <xTaskCreateStatic+0x1c>
1a00159e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015a2:	f383 8811 	msr	BASEPRI, r3
1a0015a6:	f3bf 8f6f 	isb	sy
1a0015aa:	f3bf 8f4f 	dsb	sy
1a0015ae:	e7fe      	b.n	1a0015ae <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a0015b0:	b944      	cbnz	r4, 1a0015c4 <xTaskCreateStatic+0x30>
1a0015b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015b6:	f383 8811 	msr	BASEPRI, r3
1a0015ba:	f3bf 8f6f 	isb	sy
1a0015be:	f3bf 8f4f 	dsb	sy
1a0015c2:	e7fe      	b.n	1a0015c2 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a0015c4:	2660      	movs	r6, #96	; 0x60
1a0015c6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0015c8:	9e04      	ldr	r6, [sp, #16]
1a0015ca:	2e60      	cmp	r6, #96	; 0x60
1a0015cc:	d008      	beq.n	1a0015e0 <xTaskCreateStatic+0x4c>
1a0015ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015d2:	f383 8811 	msr	BASEPRI, r3
1a0015d6:	f3bf 8f6f 	isb	sy
1a0015da:	f3bf 8f4f 	dsb	sy
1a0015de:	e7fe      	b.n	1a0015de <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0015e0:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0015e2:	2502      	movs	r5, #2
1a0015e4:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0015e8:	2500      	movs	r5, #0
1a0015ea:	9503      	str	r5, [sp, #12]
1a0015ec:	9402      	str	r4, [sp, #8]
1a0015ee:	ad05      	add	r5, sp, #20
1a0015f0:	9501      	str	r5, [sp, #4]
1a0015f2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0015f4:	9500      	str	r5, [sp, #0]
1a0015f6:	f7ff fe57 	bl	1a0012a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0015fa:	4620      	mov	r0, r4
1a0015fc:	f7ff fed2 	bl	1a0013a4 <prvAddNewTaskToReadyList>
	}
1a001600:	9805      	ldr	r0, [sp, #20]
1a001602:	b006      	add	sp, #24
1a001604:	bd70      	pop	{r4, r5, r6, pc}

1a001606 <xTaskCreate>:
	{
1a001606:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00160a:	b085      	sub	sp, #20
1a00160c:	4607      	mov	r7, r0
1a00160e:	4688      	mov	r8, r1
1a001610:	4615      	mov	r5, r2
1a001612:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001614:	0090      	lsls	r0, r2, #2
1a001616:	f7ff f955 	bl	1a0008c4 <pvPortMalloc>
			if( pxStack != NULL )
1a00161a:	b308      	cbz	r0, 1a001660 <xTaskCreate+0x5a>
1a00161c:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a00161e:	2060      	movs	r0, #96	; 0x60
1a001620:	f7ff f950 	bl	1a0008c4 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001624:	4604      	mov	r4, r0
1a001626:	b1b8      	cbz	r0, 1a001658 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a001628:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a00162a:	b1e4      	cbz	r4, 1a001666 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a00162c:	2300      	movs	r3, #0
1a00162e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001632:	9303      	str	r3, [sp, #12]
1a001634:	9402      	str	r4, [sp, #8]
1a001636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001638:	9301      	str	r3, [sp, #4]
1a00163a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00163c:	9300      	str	r3, [sp, #0]
1a00163e:	464b      	mov	r3, r9
1a001640:	462a      	mov	r2, r5
1a001642:	4641      	mov	r1, r8
1a001644:	4638      	mov	r0, r7
1a001646:	f7ff fe2f 	bl	1a0012a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00164a:	4620      	mov	r0, r4
1a00164c:	f7ff feaa 	bl	1a0013a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001650:	2001      	movs	r0, #1
	}
1a001652:	b005      	add	sp, #20
1a001654:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a001658:	4630      	mov	r0, r6
1a00165a:	f7ff f9c1 	bl	1a0009e0 <vPortFree>
1a00165e:	e7e4      	b.n	1a00162a <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001660:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001664:	e7f5      	b.n	1a001652 <xTaskCreate+0x4c>
1a001666:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a00166a:	e7f2      	b.n	1a001652 <xTaskCreate+0x4c>

1a00166c <vTaskStartScheduler>:
{
1a00166c:	b510      	push	{r4, lr}
1a00166e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001670:	2400      	movs	r4, #0
1a001672:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001674:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001676:	aa07      	add	r2, sp, #28
1a001678:	a906      	add	r1, sp, #24
1a00167a:	a805      	add	r0, sp, #20
1a00167c:	f7ff fdb4 	bl	1a0011e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001680:	9b05      	ldr	r3, [sp, #20]
1a001682:	9302      	str	r3, [sp, #8]
1a001684:	9b06      	ldr	r3, [sp, #24]
1a001686:	9301      	str	r3, [sp, #4]
1a001688:	9400      	str	r4, [sp, #0]
1a00168a:	4623      	mov	r3, r4
1a00168c:	9a07      	ldr	r2, [sp, #28]
1a00168e:	4917      	ldr	r1, [pc, #92]	; (1a0016ec <vTaskStartScheduler+0x80>)
1a001690:	4817      	ldr	r0, [pc, #92]	; (1a0016f0 <vTaskStartScheduler+0x84>)
1a001692:	f7ff ff7f 	bl	1a001594 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a001696:	b140      	cbz	r0, 1a0016aa <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001698:	f000 fb82 	bl	1a001da0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a00169c:	2801      	cmp	r0, #1
1a00169e:	d006      	beq.n	1a0016ae <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0016a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0016a4:	d018      	beq.n	1a0016d8 <vTaskStartScheduler+0x6c>
}
1a0016a6:	b008      	add	sp, #32
1a0016a8:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a0016aa:	2000      	movs	r0, #0
1a0016ac:	e7f6      	b.n	1a00169c <vTaskStartScheduler+0x30>
1a0016ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016b2:	f383 8811 	msr	BASEPRI, r3
1a0016b6:	f3bf 8f6f 	isb	sy
1a0016ba:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a0016be:	4b0d      	ldr	r3, [pc, #52]	; (1a0016f4 <vTaskStartScheduler+0x88>)
1a0016c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0016c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a0016c6:	4b0c      	ldr	r3, [pc, #48]	; (1a0016f8 <vTaskStartScheduler+0x8c>)
1a0016c8:	2201      	movs	r2, #1
1a0016ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a0016cc:	4b0b      	ldr	r3, [pc, #44]	; (1a0016fc <vTaskStartScheduler+0x90>)
1a0016ce:	2200      	movs	r2, #0
1a0016d0:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a0016d2:	f000 fe31 	bl	1a002338 <xPortStartScheduler>
1a0016d6:	e7e6      	b.n	1a0016a6 <vTaskStartScheduler+0x3a>
1a0016d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016dc:	f383 8811 	msr	BASEPRI, r3
1a0016e0:	f3bf 8f6f 	isb	sy
1a0016e4:	f3bf 8f4f 	dsb	sy
1a0016e8:	e7fe      	b.n	1a0016e8 <vTaskStartScheduler+0x7c>
1a0016ea:	bf00      	nop
1a0016ec:	1a007250 	.word	0x1a007250
1a0016f0:	1a0014d5 	.word	0x1a0014d5
1a0016f4:	10002a78 	.word	0x10002a78
1a0016f8:	10002a94 	.word	0x10002a94
1a0016fc:	10002ac0 	.word	0x10002ac0

1a001700 <vTaskEndScheduler>:
{
1a001700:	b508      	push	{r3, lr}
1a001702:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001706:	f383 8811 	msr	BASEPRI, r3
1a00170a:	f3bf 8f6f 	isb	sy
1a00170e:	f3bf 8f4f 	dsb	sy
	xSchedulerRunning = pdFALSE;
1a001712:	4b03      	ldr	r3, [pc, #12]	; (1a001720 <vTaskEndScheduler+0x20>)
1a001714:	2200      	movs	r2, #0
1a001716:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
1a001718:	f000 fd5c 	bl	1a0021d4 <vPortEndScheduler>
}
1a00171c:	bd08      	pop	{r3, pc}
1a00171e:	bf00      	nop
1a001720:	10002a94 	.word	0x10002a94

1a001724 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001724:	4a02      	ldr	r2, [pc, #8]	; (1a001730 <vTaskSuspendAll+0xc>)
1a001726:	6813      	ldr	r3, [r2, #0]
1a001728:	3301      	adds	r3, #1
1a00172a:	6013      	str	r3, [r2, #0]
}
1a00172c:	4770      	bx	lr
1a00172e:	bf00      	nop
1a001730:	10002a44 	.word	0x10002a44

1a001734 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001734:	4b01      	ldr	r3, [pc, #4]	; (1a00173c <xTaskGetTickCount+0x8>)
1a001736:	6818      	ldr	r0, [r3, #0]
}
1a001738:	4770      	bx	lr
1a00173a:	bf00      	nop
1a00173c:	10002ac0 	.word	0x10002ac0

1a001740 <xTaskIncrementTick>:
{
1a001740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001742:	4b3a      	ldr	r3, [pc, #232]	; (1a00182c <xTaskIncrementTick+0xec>)
1a001744:	681b      	ldr	r3, [r3, #0]
1a001746:	2b00      	cmp	r3, #0
1a001748:	d164      	bne.n	1a001814 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00174a:	4b39      	ldr	r3, [pc, #228]	; (1a001830 <xTaskIncrementTick+0xf0>)
1a00174c:	681d      	ldr	r5, [r3, #0]
1a00174e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001750:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001752:	b9c5      	cbnz	r5, 1a001786 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001754:	4b37      	ldr	r3, [pc, #220]	; (1a001834 <xTaskIncrementTick+0xf4>)
1a001756:	681b      	ldr	r3, [r3, #0]
1a001758:	681b      	ldr	r3, [r3, #0]
1a00175a:	b143      	cbz	r3, 1a00176e <xTaskIncrementTick+0x2e>
1a00175c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001760:	f383 8811 	msr	BASEPRI, r3
1a001764:	f3bf 8f6f 	isb	sy
1a001768:	f3bf 8f4f 	dsb	sy
1a00176c:	e7fe      	b.n	1a00176c <xTaskIncrementTick+0x2c>
1a00176e:	4a31      	ldr	r2, [pc, #196]	; (1a001834 <xTaskIncrementTick+0xf4>)
1a001770:	6811      	ldr	r1, [r2, #0]
1a001772:	4b31      	ldr	r3, [pc, #196]	; (1a001838 <xTaskIncrementTick+0xf8>)
1a001774:	6818      	ldr	r0, [r3, #0]
1a001776:	6010      	str	r0, [r2, #0]
1a001778:	6019      	str	r1, [r3, #0]
1a00177a:	4a30      	ldr	r2, [pc, #192]	; (1a00183c <xTaskIncrementTick+0xfc>)
1a00177c:	6813      	ldr	r3, [r2, #0]
1a00177e:	3301      	adds	r3, #1
1a001780:	6013      	str	r3, [r2, #0]
1a001782:	f7ff fd7b 	bl	1a00127c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001786:	4b2e      	ldr	r3, [pc, #184]	; (1a001840 <xTaskIncrementTick+0x100>)
1a001788:	681b      	ldr	r3, [r3, #0]
1a00178a:	42ab      	cmp	r3, r5
1a00178c:	d938      	bls.n	1a001800 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a00178e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001790:	4b2c      	ldr	r3, [pc, #176]	; (1a001844 <xTaskIncrementTick+0x104>)
1a001792:	681b      	ldr	r3, [r3, #0]
1a001794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001796:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00179a:	009a      	lsls	r2, r3, #2
1a00179c:	4b2a      	ldr	r3, [pc, #168]	; (1a001848 <xTaskIncrementTick+0x108>)
1a00179e:	589b      	ldr	r3, [r3, r2]
1a0017a0:	2b01      	cmp	r3, #1
1a0017a2:	d93c      	bls.n	1a00181e <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a0017a4:	2401      	movs	r4, #1
1a0017a6:	e03a      	b.n	1a00181e <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a0017a8:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0017aa:	4b22      	ldr	r3, [pc, #136]	; (1a001834 <xTaskIncrementTick+0xf4>)
1a0017ac:	681b      	ldr	r3, [r3, #0]
1a0017ae:	681b      	ldr	r3, [r3, #0]
1a0017b0:	b343      	cbz	r3, 1a001804 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0017b2:	4b20      	ldr	r3, [pc, #128]	; (1a001834 <xTaskIncrementTick+0xf4>)
1a0017b4:	681b      	ldr	r3, [r3, #0]
1a0017b6:	68db      	ldr	r3, [r3, #12]
1a0017b8:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0017ba:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a0017bc:	429d      	cmp	r5, r3
1a0017be:	d326      	bcc.n	1a00180e <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0017c0:	1d37      	adds	r7, r6, #4
1a0017c2:	4638      	mov	r0, r7
1a0017c4:	f7ff fcfb 	bl	1a0011be <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a0017c8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a0017ca:	b11b      	cbz	r3, 1a0017d4 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0017cc:	f106 0018 	add.w	r0, r6, #24
1a0017d0:	f7ff fcf5 	bl	1a0011be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0017d4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0017d6:	2201      	movs	r2, #1
1a0017d8:	409a      	lsls	r2, r3
1a0017da:	491c      	ldr	r1, [pc, #112]	; (1a00184c <xTaskIncrementTick+0x10c>)
1a0017dc:	6808      	ldr	r0, [r1, #0]
1a0017de:	4302      	orrs	r2, r0
1a0017e0:	600a      	str	r2, [r1, #0]
1a0017e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0017e6:	009a      	lsls	r2, r3, #2
1a0017e8:	4639      	mov	r1, r7
1a0017ea:	4817      	ldr	r0, [pc, #92]	; (1a001848 <xTaskIncrementTick+0x108>)
1a0017ec:	4410      	add	r0, r2
1a0017ee:	f7ff fcc0 	bl	1a001172 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0017f2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a0017f4:	4b13      	ldr	r3, [pc, #76]	; (1a001844 <xTaskIncrementTick+0x104>)
1a0017f6:	681b      	ldr	r3, [r3, #0]
1a0017f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0017fa:	429a      	cmp	r2, r3
1a0017fc:	d2d4      	bcs.n	1a0017a8 <xTaskIncrementTick+0x68>
1a0017fe:	e7d4      	b.n	1a0017aa <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001800:	2400      	movs	r4, #0
1a001802:	e7d2      	b.n	1a0017aa <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001804:	4b0e      	ldr	r3, [pc, #56]	; (1a001840 <xTaskIncrementTick+0x100>)
1a001806:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00180a:	601a      	str	r2, [r3, #0]
					break;
1a00180c:	e7c0      	b.n	1a001790 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a00180e:	4a0c      	ldr	r2, [pc, #48]	; (1a001840 <xTaskIncrementTick+0x100>)
1a001810:	6013      	str	r3, [r2, #0]
						break;
1a001812:	e7bd      	b.n	1a001790 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001814:	4a0e      	ldr	r2, [pc, #56]	; (1a001850 <xTaskIncrementTick+0x110>)
1a001816:	6813      	ldr	r3, [r2, #0]
1a001818:	3301      	adds	r3, #1
1a00181a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a00181c:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a00181e:	4b0d      	ldr	r3, [pc, #52]	; (1a001854 <xTaskIncrementTick+0x114>)
1a001820:	681b      	ldr	r3, [r3, #0]
1a001822:	b103      	cbz	r3, 1a001826 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001824:	2401      	movs	r4, #1
}
1a001826:	4620      	mov	r0, r4
1a001828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00182a:	bf00      	nop
1a00182c:	10002a44 	.word	0x10002a44
1a001830:	10002ac0 	.word	0x10002ac0
1a001834:	100029a4 	.word	0x100029a4
1a001838:	100029a8 	.word	0x100029a8
1a00183c:	10002a7c 	.word	0x10002a7c
1a001840:	10002a78 	.word	0x10002a78
1a001844:	100029a0 	.word	0x100029a0
1a001848:	100029ac 	.word	0x100029ac
1a00184c:	10002a4c 	.word	0x10002a4c
1a001850:	10002a40 	.word	0x10002a40
1a001854:	10002ac4 	.word	0x10002ac4

1a001858 <xTaskResumeAll>:
{
1a001858:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a00185a:	4b33      	ldr	r3, [pc, #204]	; (1a001928 <xTaskResumeAll+0xd0>)
1a00185c:	681b      	ldr	r3, [r3, #0]
1a00185e:	b943      	cbnz	r3, 1a001872 <xTaskResumeAll+0x1a>
1a001860:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001864:	f383 8811 	msr	BASEPRI, r3
1a001868:	f3bf 8f6f 	isb	sy
1a00186c:	f3bf 8f4f 	dsb	sy
1a001870:	e7fe      	b.n	1a001870 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001872:	f000 fcc1 	bl	1a0021f8 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001876:	4b2c      	ldr	r3, [pc, #176]	; (1a001928 <xTaskResumeAll+0xd0>)
1a001878:	681a      	ldr	r2, [r3, #0]
1a00187a:	3a01      	subs	r2, #1
1a00187c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00187e:	681b      	ldr	r3, [r3, #0]
1a001880:	2b00      	cmp	r3, #0
1a001882:	d14d      	bne.n	1a001920 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001884:	4b29      	ldr	r3, [pc, #164]	; (1a00192c <xTaskResumeAll+0xd4>)
1a001886:	681b      	ldr	r3, [r3, #0]
1a001888:	b923      	cbnz	r3, 1a001894 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a00188a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00188c:	f000 fcd6 	bl	1a00223c <vPortExitCritical>
}
1a001890:	4620      	mov	r0, r4
1a001892:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a001894:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001896:	4b26      	ldr	r3, [pc, #152]	; (1a001930 <xTaskResumeAll+0xd8>)
1a001898:	681b      	ldr	r3, [r3, #0]
1a00189a:	b31b      	cbz	r3, 1a0018e4 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a00189c:	4b24      	ldr	r3, [pc, #144]	; (1a001930 <xTaskResumeAll+0xd8>)
1a00189e:	68db      	ldr	r3, [r3, #12]
1a0018a0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0018a2:	f104 0018 	add.w	r0, r4, #24
1a0018a6:	f7ff fc8a 	bl	1a0011be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0018aa:	1d25      	adds	r5, r4, #4
1a0018ac:	4628      	mov	r0, r5
1a0018ae:	f7ff fc86 	bl	1a0011be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0018b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0018b4:	2201      	movs	r2, #1
1a0018b6:	409a      	lsls	r2, r3
1a0018b8:	491e      	ldr	r1, [pc, #120]	; (1a001934 <xTaskResumeAll+0xdc>)
1a0018ba:	6808      	ldr	r0, [r1, #0]
1a0018bc:	4302      	orrs	r2, r0
1a0018be:	600a      	str	r2, [r1, #0]
1a0018c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0018c4:	009a      	lsls	r2, r3, #2
1a0018c6:	4629      	mov	r1, r5
1a0018c8:	481b      	ldr	r0, [pc, #108]	; (1a001938 <xTaskResumeAll+0xe0>)
1a0018ca:	4410      	add	r0, r2
1a0018cc:	f7ff fc51 	bl	1a001172 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0018d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0018d2:	4b1a      	ldr	r3, [pc, #104]	; (1a00193c <xTaskResumeAll+0xe4>)
1a0018d4:	681b      	ldr	r3, [r3, #0]
1a0018d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0018d8:	429a      	cmp	r2, r3
1a0018da:	d3dc      	bcc.n	1a001896 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a0018dc:	4b18      	ldr	r3, [pc, #96]	; (1a001940 <xTaskResumeAll+0xe8>)
1a0018de:	2201      	movs	r2, #1
1a0018e0:	601a      	str	r2, [r3, #0]
1a0018e2:	e7d8      	b.n	1a001896 <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a0018e4:	b10c      	cbz	r4, 1a0018ea <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a0018e6:	f7ff fcc9 	bl	1a00127c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a0018ea:	4b16      	ldr	r3, [pc, #88]	; (1a001944 <xTaskResumeAll+0xec>)
1a0018ec:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0018ee:	b154      	cbz	r4, 1a001906 <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a0018f0:	f7ff ff26 	bl	1a001740 <xTaskIncrementTick>
1a0018f4:	b110      	cbz	r0, 1a0018fc <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a0018f6:	4b12      	ldr	r3, [pc, #72]	; (1a001940 <xTaskResumeAll+0xe8>)
1a0018f8:	2201      	movs	r2, #1
1a0018fa:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0018fc:	3c01      	subs	r4, #1
1a0018fe:	d1f7      	bne.n	1a0018f0 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a001900:	4b10      	ldr	r3, [pc, #64]	; (1a001944 <xTaskResumeAll+0xec>)
1a001902:	2200      	movs	r2, #0
1a001904:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a001906:	4b0e      	ldr	r3, [pc, #56]	; (1a001940 <xTaskResumeAll+0xe8>)
1a001908:	681b      	ldr	r3, [r3, #0]
1a00190a:	b15b      	cbz	r3, 1a001924 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a00190c:	4b0e      	ldr	r3, [pc, #56]	; (1a001948 <xTaskResumeAll+0xf0>)
1a00190e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001912:	601a      	str	r2, [r3, #0]
1a001914:	f3bf 8f4f 	dsb	sy
1a001918:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a00191c:	2401      	movs	r4, #1
1a00191e:	e7b5      	b.n	1a00188c <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a001920:	2400      	movs	r4, #0
1a001922:	e7b3      	b.n	1a00188c <xTaskResumeAll+0x34>
1a001924:	2400      	movs	r4, #0
1a001926:	e7b1      	b.n	1a00188c <xTaskResumeAll+0x34>
1a001928:	10002a44 	.word	0x10002a44
1a00192c:	10002a38 	.word	0x10002a38
1a001930:	10002a80 	.word	0x10002a80
1a001934:	10002a4c 	.word	0x10002a4c
1a001938:	100029ac 	.word	0x100029ac
1a00193c:	100029a0 	.word	0x100029a0
1a001940:	10002ac4 	.word	0x10002ac4
1a001944:	10002a40 	.word	0x10002a40
1a001948:	e000ed04 	.word	0xe000ed04

1a00194c <vTaskDelay>:
	{
1a00194c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a00194e:	b1a8      	cbz	r0, 1a00197c <vTaskDelay+0x30>
1a001950:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a001952:	4b0f      	ldr	r3, [pc, #60]	; (1a001990 <vTaskDelay+0x44>)
1a001954:	681b      	ldr	r3, [r3, #0]
1a001956:	b143      	cbz	r3, 1a00196a <vTaskDelay+0x1e>
1a001958:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00195c:	f383 8811 	msr	BASEPRI, r3
1a001960:	f3bf 8f6f 	isb	sy
1a001964:	f3bf 8f4f 	dsb	sy
1a001968:	e7fe      	b.n	1a001968 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a00196a:	f7ff fedb 	bl	1a001724 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a00196e:	2100      	movs	r1, #0
1a001970:	4620      	mov	r0, r4
1a001972:	f7ff fdc3 	bl	1a0014fc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a001976:	f7ff ff6f 	bl	1a001858 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a00197a:	b938      	cbnz	r0, 1a00198c <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a00197c:	4b05      	ldr	r3, [pc, #20]	; (1a001994 <vTaskDelay+0x48>)
1a00197e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001982:	601a      	str	r2, [r3, #0]
1a001984:	f3bf 8f4f 	dsb	sy
1a001988:	f3bf 8f6f 	isb	sy
	}
1a00198c:	bd10      	pop	{r4, pc}
1a00198e:	bf00      	nop
1a001990:	10002a44 	.word	0x10002a44
1a001994:	e000ed04 	.word	0xe000ed04

1a001998 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001998:	4b2c      	ldr	r3, [pc, #176]	; (1a001a4c <vTaskSwitchContext+0xb4>)
1a00199a:	681b      	ldr	r3, [r3, #0]
1a00199c:	b11b      	cbz	r3, 1a0019a6 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a00199e:	4b2c      	ldr	r3, [pc, #176]	; (1a001a50 <vTaskSwitchContext+0xb8>)
1a0019a0:	2201      	movs	r2, #1
1a0019a2:	601a      	str	r2, [r3, #0]
1a0019a4:	4770      	bx	lr
{
1a0019a6:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0019a8:	4b29      	ldr	r3, [pc, #164]	; (1a001a50 <vTaskSwitchContext+0xb8>)
1a0019aa:	2200      	movs	r2, #0
1a0019ac:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0019ae:	4b29      	ldr	r3, [pc, #164]	; (1a001a54 <vTaskSwitchContext+0xbc>)
1a0019b0:	681b      	ldr	r3, [r3, #0]
1a0019b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0019b4:	681a      	ldr	r2, [r3, #0]
1a0019b6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0019ba:	d103      	bne.n	1a0019c4 <vTaskSwitchContext+0x2c>
1a0019bc:	685a      	ldr	r2, [r3, #4]
1a0019be:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0019c2:	d01b      	beq.n	1a0019fc <vTaskSwitchContext+0x64>
1a0019c4:	4b23      	ldr	r3, [pc, #140]	; (1a001a54 <vTaskSwitchContext+0xbc>)
1a0019c6:	6818      	ldr	r0, [r3, #0]
1a0019c8:	6819      	ldr	r1, [r3, #0]
1a0019ca:	3134      	adds	r1, #52	; 0x34
1a0019cc:	f7ff fc48 	bl	1a001260 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0019d0:	4b21      	ldr	r3, [pc, #132]	; (1a001a58 <vTaskSwitchContext+0xc0>)
1a0019d2:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a0019d4:	fab3 f383 	clz	r3, r3
1a0019d8:	b2db      	uxtb	r3, r3
1a0019da:	f1c3 031f 	rsb	r3, r3, #31
1a0019de:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0019e2:	008a      	lsls	r2, r1, #2
1a0019e4:	491d      	ldr	r1, [pc, #116]	; (1a001a5c <vTaskSwitchContext+0xc4>)
1a0019e6:	588a      	ldr	r2, [r1, r2]
1a0019e8:	b98a      	cbnz	r2, 1a001a0e <vTaskSwitchContext+0x76>
	__asm volatile
1a0019ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019ee:	f383 8811 	msr	BASEPRI, r3
1a0019f2:	f3bf 8f6f 	isb	sy
1a0019f6:	f3bf 8f4f 	dsb	sy
1a0019fa:	e7fe      	b.n	1a0019fa <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0019fc:	689a      	ldr	r2, [r3, #8]
1a0019fe:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a02:	d1df      	bne.n	1a0019c4 <vTaskSwitchContext+0x2c>
1a001a04:	68db      	ldr	r3, [r3, #12]
1a001a06:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001a0a:	d1db      	bne.n	1a0019c4 <vTaskSwitchContext+0x2c>
1a001a0c:	e7e0      	b.n	1a0019d0 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a0e:	4813      	ldr	r0, [pc, #76]	; (1a001a5c <vTaskSwitchContext+0xc4>)
1a001a10:	009a      	lsls	r2, r3, #2
1a001a12:	18d4      	adds	r4, r2, r3
1a001a14:	00a1      	lsls	r1, r4, #2
1a001a16:	4401      	add	r1, r0
1a001a18:	684c      	ldr	r4, [r1, #4]
1a001a1a:	6864      	ldr	r4, [r4, #4]
1a001a1c:	604c      	str	r4, [r1, #4]
1a001a1e:	441a      	add	r2, r3
1a001a20:	0091      	lsls	r1, r2, #2
1a001a22:	3108      	adds	r1, #8
1a001a24:	4408      	add	r0, r1
1a001a26:	4284      	cmp	r4, r0
1a001a28:	d009      	beq.n	1a001a3e <vTaskSwitchContext+0xa6>
1a001a2a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001a2e:	009a      	lsls	r2, r3, #2
1a001a30:	4b0a      	ldr	r3, [pc, #40]	; (1a001a5c <vTaskSwitchContext+0xc4>)
1a001a32:	4413      	add	r3, r2
1a001a34:	685b      	ldr	r3, [r3, #4]
1a001a36:	68da      	ldr	r2, [r3, #12]
1a001a38:	4b06      	ldr	r3, [pc, #24]	; (1a001a54 <vTaskSwitchContext+0xbc>)
1a001a3a:	601a      	str	r2, [r3, #0]
}
1a001a3c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a3e:	6861      	ldr	r1, [r4, #4]
1a001a40:	4806      	ldr	r0, [pc, #24]	; (1a001a5c <vTaskSwitchContext+0xc4>)
1a001a42:	2214      	movs	r2, #20
1a001a44:	fb02 0203 	mla	r2, r2, r3, r0
1a001a48:	6051      	str	r1, [r2, #4]
1a001a4a:	e7ee      	b.n	1a001a2a <vTaskSwitchContext+0x92>
1a001a4c:	10002a44 	.word	0x10002a44
1a001a50:	10002ac4 	.word	0x10002ac4
1a001a54:	100029a0 	.word	0x100029a0
1a001a58:	10002a4c 	.word	0x10002a4c
1a001a5c:	100029ac 	.word	0x100029ac

1a001a60 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001a60:	b940      	cbnz	r0, 1a001a74 <vTaskPlaceOnEventList+0x14>
1a001a62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a66:	f383 8811 	msr	BASEPRI, r3
1a001a6a:	f3bf 8f6f 	isb	sy
1a001a6e:	f3bf 8f4f 	dsb	sy
1a001a72:	e7fe      	b.n	1a001a72 <vTaskPlaceOnEventList+0x12>
{
1a001a74:	b510      	push	{r4, lr}
1a001a76:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001a78:	4b04      	ldr	r3, [pc, #16]	; (1a001a8c <vTaskPlaceOnEventList+0x2c>)
1a001a7a:	6819      	ldr	r1, [r3, #0]
1a001a7c:	3118      	adds	r1, #24
1a001a7e:	f7ff fb84 	bl	1a00118a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001a82:	2101      	movs	r1, #1
1a001a84:	4620      	mov	r0, r4
1a001a86:	f7ff fd39 	bl	1a0014fc <prvAddCurrentTaskToDelayedList>
}
1a001a8a:	bd10      	pop	{r4, pc}
1a001a8c:	100029a0 	.word	0x100029a0

1a001a90 <vTaskPlaceOnEventListRestricted>:
	{
1a001a90:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001a92:	b940      	cbnz	r0, 1a001aa6 <vTaskPlaceOnEventListRestricted+0x16>
1a001a94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a98:	f383 8811 	msr	BASEPRI, r3
1a001a9c:	f3bf 8f6f 	isb	sy
1a001aa0:	f3bf 8f4f 	dsb	sy
1a001aa4:	e7fe      	b.n	1a001aa4 <vTaskPlaceOnEventListRestricted+0x14>
1a001aa6:	460c      	mov	r4, r1
1a001aa8:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001aaa:	4a06      	ldr	r2, [pc, #24]	; (1a001ac4 <vTaskPlaceOnEventListRestricted+0x34>)
1a001aac:	6811      	ldr	r1, [r2, #0]
1a001aae:	3118      	adds	r1, #24
1a001ab0:	f7ff fb5f 	bl	1a001172 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001ab4:	b10d      	cbz	r5, 1a001aba <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a001ab6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001aba:	4629      	mov	r1, r5
1a001abc:	4620      	mov	r0, r4
1a001abe:	f7ff fd1d 	bl	1a0014fc <prvAddCurrentTaskToDelayedList>
	}
1a001ac2:	bd38      	pop	{r3, r4, r5, pc}
1a001ac4:	100029a0 	.word	0x100029a0

1a001ac8 <xTaskRemoveFromEventList>:
{
1a001ac8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001aca:	68c3      	ldr	r3, [r0, #12]
1a001acc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001ace:	b944      	cbnz	r4, 1a001ae2 <xTaskRemoveFromEventList+0x1a>
1a001ad0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ad4:	f383 8811 	msr	BASEPRI, r3
1a001ad8:	f3bf 8f6f 	isb	sy
1a001adc:	f3bf 8f4f 	dsb	sy
1a001ae0:	e7fe      	b.n	1a001ae0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001ae2:	f104 0518 	add.w	r5, r4, #24
1a001ae6:	4628      	mov	r0, r5
1a001ae8:	f7ff fb69 	bl	1a0011be <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001aec:	4b13      	ldr	r3, [pc, #76]	; (1a001b3c <xTaskRemoveFromEventList+0x74>)
1a001aee:	681b      	ldr	r3, [r3, #0]
1a001af0:	b9e3      	cbnz	r3, 1a001b2c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001af2:	1d25      	adds	r5, r4, #4
1a001af4:	4628      	mov	r0, r5
1a001af6:	f7ff fb62 	bl	1a0011be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001afa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001afc:	2201      	movs	r2, #1
1a001afe:	409a      	lsls	r2, r3
1a001b00:	490f      	ldr	r1, [pc, #60]	; (1a001b40 <xTaskRemoveFromEventList+0x78>)
1a001b02:	6808      	ldr	r0, [r1, #0]
1a001b04:	4302      	orrs	r2, r0
1a001b06:	600a      	str	r2, [r1, #0]
1a001b08:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001b0c:	009a      	lsls	r2, r3, #2
1a001b0e:	4629      	mov	r1, r5
1a001b10:	480c      	ldr	r0, [pc, #48]	; (1a001b44 <xTaskRemoveFromEventList+0x7c>)
1a001b12:	4410      	add	r0, r2
1a001b14:	f7ff fb2d 	bl	1a001172 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001b18:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001b1a:	4b0b      	ldr	r3, [pc, #44]	; (1a001b48 <xTaskRemoveFromEventList+0x80>)
1a001b1c:	681b      	ldr	r3, [r3, #0]
1a001b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001b20:	429a      	cmp	r2, r3
1a001b22:	d908      	bls.n	1a001b36 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001b24:	2001      	movs	r0, #1
1a001b26:	4b09      	ldr	r3, [pc, #36]	; (1a001b4c <xTaskRemoveFromEventList+0x84>)
1a001b28:	6018      	str	r0, [r3, #0]
}
1a001b2a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001b2c:	4629      	mov	r1, r5
1a001b2e:	4808      	ldr	r0, [pc, #32]	; (1a001b50 <xTaskRemoveFromEventList+0x88>)
1a001b30:	f7ff fb1f 	bl	1a001172 <vListInsertEnd>
1a001b34:	e7f0      	b.n	1a001b18 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a001b36:	2000      	movs	r0, #0
	return xReturn;
1a001b38:	e7f7      	b.n	1a001b2a <xTaskRemoveFromEventList+0x62>
1a001b3a:	bf00      	nop
1a001b3c:	10002a44 	.word	0x10002a44
1a001b40:	10002a4c 	.word	0x10002a4c
1a001b44:	100029ac 	.word	0x100029ac
1a001b48:	100029a0 	.word	0x100029a0
1a001b4c:	10002ac4 	.word	0x10002ac4
1a001b50:	10002a80 	.word	0x10002a80

1a001b54 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001b54:	4b03      	ldr	r3, [pc, #12]	; (1a001b64 <vTaskInternalSetTimeOutState+0x10>)
1a001b56:	681b      	ldr	r3, [r3, #0]
1a001b58:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001b5a:	4b03      	ldr	r3, [pc, #12]	; (1a001b68 <vTaskInternalSetTimeOutState+0x14>)
1a001b5c:	681b      	ldr	r3, [r3, #0]
1a001b5e:	6043      	str	r3, [r0, #4]
}
1a001b60:	4770      	bx	lr
1a001b62:	bf00      	nop
1a001b64:	10002a7c 	.word	0x10002a7c
1a001b68:	10002ac0 	.word	0x10002ac0

1a001b6c <xTaskCheckForTimeOut>:
{
1a001b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001b6e:	b150      	cbz	r0, 1a001b86 <xTaskCheckForTimeOut+0x1a>
1a001b70:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001b72:	b989      	cbnz	r1, 1a001b98 <xTaskCheckForTimeOut+0x2c>
1a001b74:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b78:	f383 8811 	msr	BASEPRI, r3
1a001b7c:	f3bf 8f6f 	isb	sy
1a001b80:	f3bf 8f4f 	dsb	sy
1a001b84:	e7fe      	b.n	1a001b84 <xTaskCheckForTimeOut+0x18>
1a001b86:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b8a:	f383 8811 	msr	BASEPRI, r3
1a001b8e:	f3bf 8f6f 	isb	sy
1a001b92:	f3bf 8f4f 	dsb	sy
1a001b96:	e7fe      	b.n	1a001b96 <xTaskCheckForTimeOut+0x2a>
1a001b98:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001b9a:	f000 fb2d 	bl	1a0021f8 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001b9e:	4b11      	ldr	r3, [pc, #68]	; (1a001be4 <xTaskCheckForTimeOut+0x78>)
1a001ba0:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001ba2:	6868      	ldr	r0, [r5, #4]
1a001ba4:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a001ba6:	6823      	ldr	r3, [r4, #0]
1a001ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001bac:	d016      	beq.n	1a001bdc <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001bae:	682f      	ldr	r7, [r5, #0]
1a001bb0:	4e0d      	ldr	r6, [pc, #52]	; (1a001be8 <xTaskCheckForTimeOut+0x7c>)
1a001bb2:	6836      	ldr	r6, [r6, #0]
1a001bb4:	42b7      	cmp	r7, r6
1a001bb6:	d001      	beq.n	1a001bbc <xTaskCheckForTimeOut+0x50>
1a001bb8:	4288      	cmp	r0, r1
1a001bba:	d911      	bls.n	1a001be0 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001bbc:	4293      	cmp	r3, r2
1a001bbe:	d803      	bhi.n	1a001bc8 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001bc0:	2300      	movs	r3, #0
1a001bc2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001bc4:	2401      	movs	r4, #1
1a001bc6:	e005      	b.n	1a001bd4 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a001bc8:	1a9b      	subs	r3, r3, r2
1a001bca:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001bcc:	4628      	mov	r0, r5
1a001bce:	f7ff ffc1 	bl	1a001b54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001bd2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001bd4:	f000 fb32 	bl	1a00223c <vPortExitCritical>
}
1a001bd8:	4620      	mov	r0, r4
1a001bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a001bdc:	2400      	movs	r4, #0
1a001bde:	e7f9      	b.n	1a001bd4 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a001be0:	2401      	movs	r4, #1
1a001be2:	e7f7      	b.n	1a001bd4 <xTaskCheckForTimeOut+0x68>
1a001be4:	10002ac0 	.word	0x10002ac0
1a001be8:	10002a7c 	.word	0x10002a7c

1a001bec <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001bec:	4b01      	ldr	r3, [pc, #4]	; (1a001bf4 <vTaskMissedYield+0x8>)
1a001bee:	2201      	movs	r2, #1
1a001bf0:	601a      	str	r2, [r3, #0]
}
1a001bf2:	4770      	bx	lr
1a001bf4:	10002ac4 	.word	0x10002ac4

1a001bf8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001bf8:	4b05      	ldr	r3, [pc, #20]	; (1a001c10 <xTaskGetSchedulerState+0x18>)
1a001bfa:	681b      	ldr	r3, [r3, #0]
1a001bfc:	b133      	cbz	r3, 1a001c0c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001bfe:	4b05      	ldr	r3, [pc, #20]	; (1a001c14 <xTaskGetSchedulerState+0x1c>)
1a001c00:	681b      	ldr	r3, [r3, #0]
1a001c02:	b10b      	cbz	r3, 1a001c08 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001c04:	2000      	movs	r0, #0
	}
1a001c06:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001c08:	2002      	movs	r0, #2
1a001c0a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001c0c:	2001      	movs	r0, #1
1a001c0e:	4770      	bx	lr
1a001c10:	10002a94 	.word	0x10002a94
1a001c14:	10002a44 	.word	0x10002a44

1a001c18 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001c18:	2800      	cmp	r0, #0
1a001c1a:	d049      	beq.n	1a001cb0 <xTaskPriorityDisinherit+0x98>
	{
1a001c1c:	b538      	push	{r3, r4, r5, lr}
1a001c1e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001c20:	4a26      	ldr	r2, [pc, #152]	; (1a001cbc <xTaskPriorityDisinherit+0xa4>)
1a001c22:	6812      	ldr	r2, [r2, #0]
1a001c24:	4282      	cmp	r2, r0
1a001c26:	d008      	beq.n	1a001c3a <xTaskPriorityDisinherit+0x22>
1a001c28:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c2c:	f383 8811 	msr	BASEPRI, r3
1a001c30:	f3bf 8f6f 	isb	sy
1a001c34:	f3bf 8f4f 	dsb	sy
1a001c38:	e7fe      	b.n	1a001c38 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001c3a:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001c3c:	b942      	cbnz	r2, 1a001c50 <xTaskPriorityDisinherit+0x38>
1a001c3e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c42:	f383 8811 	msr	BASEPRI, r3
1a001c46:	f3bf 8f6f 	isb	sy
1a001c4a:	f3bf 8f4f 	dsb	sy
1a001c4e:	e7fe      	b.n	1a001c4e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001c50:	3a01      	subs	r2, #1
1a001c52:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001c54:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001c56:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001c58:	4288      	cmp	r0, r1
1a001c5a:	d02b      	beq.n	1a001cb4 <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001c5c:	bb62      	cbnz	r2, 1a001cb8 <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001c5e:	1d25      	adds	r5, r4, #4
1a001c60:	4628      	mov	r0, r5
1a001c62:	f7ff faac 	bl	1a0011be <uxListRemove>
1a001c66:	b970      	cbnz	r0, 1a001c86 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001c68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001c6a:	2314      	movs	r3, #20
1a001c6c:	fb03 f302 	mul.w	r3, r3, r2
1a001c70:	4913      	ldr	r1, [pc, #76]	; (1a001cc0 <xTaskPriorityDisinherit+0xa8>)
1a001c72:	58cb      	ldr	r3, [r1, r3]
1a001c74:	b93b      	cbnz	r3, 1a001c86 <xTaskPriorityDisinherit+0x6e>
1a001c76:	2301      	movs	r3, #1
1a001c78:	fa03 f202 	lsl.w	r2, r3, r2
1a001c7c:	4911      	ldr	r1, [pc, #68]	; (1a001cc4 <xTaskPriorityDisinherit+0xac>)
1a001c7e:	680b      	ldr	r3, [r1, #0]
1a001c80:	ea23 0302 	bic.w	r3, r3, r2
1a001c84:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001c86:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001c88:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001c8a:	f1c3 0207 	rsb	r2, r3, #7
1a001c8e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001c90:	2401      	movs	r4, #1
1a001c92:	fa04 f203 	lsl.w	r2, r4, r3
1a001c96:	490b      	ldr	r1, [pc, #44]	; (1a001cc4 <xTaskPriorityDisinherit+0xac>)
1a001c98:	6808      	ldr	r0, [r1, #0]
1a001c9a:	4302      	orrs	r2, r0
1a001c9c:	600a      	str	r2, [r1, #0]
1a001c9e:	4629      	mov	r1, r5
1a001ca0:	4a07      	ldr	r2, [pc, #28]	; (1a001cc0 <xTaskPriorityDisinherit+0xa8>)
1a001ca2:	2014      	movs	r0, #20
1a001ca4:	fb00 2003 	mla	r0, r0, r3, r2
1a001ca8:	f7ff fa63 	bl	1a001172 <vListInsertEnd>
					xReturn = pdTRUE;
1a001cac:	4620      	mov	r0, r4
	}
1a001cae:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001cb0:	2000      	movs	r0, #0
	}
1a001cb2:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001cb4:	2000      	movs	r0, #0
1a001cb6:	e7fa      	b.n	1a001cae <xTaskPriorityDisinherit+0x96>
1a001cb8:	2000      	movs	r0, #0
		return xReturn;
1a001cba:	e7f8      	b.n	1a001cae <xTaskPriorityDisinherit+0x96>
1a001cbc:	100029a0 	.word	0x100029a0
1a001cc0:	100029ac 	.word	0x100029ac
1a001cc4:	10002a4c 	.word	0x10002a4c

1a001cc8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001cc8:	4b06      	ldr	r3, [pc, #24]	; (1a001ce4 <prvGetNextExpireTime+0x1c>)
1a001cca:	681a      	ldr	r2, [r3, #0]
1a001ccc:	6813      	ldr	r3, [r2, #0]
1a001cce:	fab3 f383 	clz	r3, r3
1a001cd2:	095b      	lsrs	r3, r3, #5
1a001cd4:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001cd6:	b913      	cbnz	r3, 1a001cde <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001cd8:	68d3      	ldr	r3, [r2, #12]
1a001cda:	6818      	ldr	r0, [r3, #0]
1a001cdc:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001cde:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a001ce0:	4770      	bx	lr
1a001ce2:	bf00      	nop
1a001ce4:	10002ac8 	.word	0x10002ac8

1a001ce8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001ce8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001cea:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001cec:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001cee:	4291      	cmp	r1, r2
1a001cf0:	d80c      	bhi.n	1a001d0c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001cf2:	1ad2      	subs	r2, r2, r3
1a001cf4:	6983      	ldr	r3, [r0, #24]
1a001cf6:	429a      	cmp	r2, r3
1a001cf8:	d301      	bcc.n	1a001cfe <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001cfa:	2001      	movs	r0, #1
1a001cfc:	e010      	b.n	1a001d20 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001cfe:	1d01      	adds	r1, r0, #4
1a001d00:	4b09      	ldr	r3, [pc, #36]	; (1a001d28 <prvInsertTimerInActiveList+0x40>)
1a001d02:	6818      	ldr	r0, [r3, #0]
1a001d04:	f7ff fa41 	bl	1a00118a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001d08:	2000      	movs	r0, #0
1a001d0a:	e009      	b.n	1a001d20 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001d0c:	429a      	cmp	r2, r3
1a001d0e:	d201      	bcs.n	1a001d14 <prvInsertTimerInActiveList+0x2c>
1a001d10:	4299      	cmp	r1, r3
1a001d12:	d206      	bcs.n	1a001d22 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001d14:	1d01      	adds	r1, r0, #4
1a001d16:	4b05      	ldr	r3, [pc, #20]	; (1a001d2c <prvInsertTimerInActiveList+0x44>)
1a001d18:	6818      	ldr	r0, [r3, #0]
1a001d1a:	f7ff fa36 	bl	1a00118a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001d1e:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a001d20:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a001d22:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001d24:	e7fc      	b.n	1a001d20 <prvInsertTimerInActiveList+0x38>
1a001d26:	bf00      	nop
1a001d28:	10002acc 	.word	0x10002acc
1a001d2c:	10002ac8 	.word	0x10002ac8

1a001d30 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001d30:	b530      	push	{r4, r5, lr}
1a001d32:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001d34:	f000 fa60 	bl	1a0021f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001d38:	4b11      	ldr	r3, [pc, #68]	; (1a001d80 <prvCheckForValidListAndQueue+0x50>)
1a001d3a:	681b      	ldr	r3, [r3, #0]
1a001d3c:	b11b      	cbz	r3, 1a001d46 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001d3e:	f000 fa7d 	bl	1a00223c <vPortExitCritical>
}
1a001d42:	b003      	add	sp, #12
1a001d44:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001d46:	4d0f      	ldr	r5, [pc, #60]	; (1a001d84 <prvCheckForValidListAndQueue+0x54>)
1a001d48:	4628      	mov	r0, r5
1a001d4a:	f7ff fa04 	bl	1a001156 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001d4e:	4c0e      	ldr	r4, [pc, #56]	; (1a001d88 <prvCheckForValidListAndQueue+0x58>)
1a001d50:	4620      	mov	r0, r4
1a001d52:	f7ff fa00 	bl	1a001156 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001d56:	4b0d      	ldr	r3, [pc, #52]	; (1a001d8c <prvCheckForValidListAndQueue+0x5c>)
1a001d58:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001d5a:	4b0d      	ldr	r3, [pc, #52]	; (1a001d90 <prvCheckForValidListAndQueue+0x60>)
1a001d5c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001d5e:	2300      	movs	r3, #0
1a001d60:	9300      	str	r3, [sp, #0]
1a001d62:	4b0c      	ldr	r3, [pc, #48]	; (1a001d94 <prvCheckForValidListAndQueue+0x64>)
1a001d64:	4a0c      	ldr	r2, [pc, #48]	; (1a001d98 <prvCheckForValidListAndQueue+0x68>)
1a001d66:	2110      	movs	r1, #16
1a001d68:	200a      	movs	r0, #10
1a001d6a:	f7fe ff64 	bl	1a000c36 <xQueueGenericCreateStatic>
1a001d6e:	4b04      	ldr	r3, [pc, #16]	; (1a001d80 <prvCheckForValidListAndQueue+0x50>)
1a001d70:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001d72:	2800      	cmp	r0, #0
1a001d74:	d0e3      	beq.n	1a001d3e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001d76:	4909      	ldr	r1, [pc, #36]	; (1a001d9c <prvCheckForValidListAndQueue+0x6c>)
1a001d78:	f7ff f9b0 	bl	1a0010dc <vQueueAddToRegistry>
1a001d7c:	e7df      	b.n	1a001d3e <prvCheckForValidListAndQueue+0xe>
1a001d7e:	bf00      	nop
1a001d80:	10002bec 	.word	0x10002bec
1a001d84:	10002b70 	.word	0x10002b70
1a001d88:	10002b84 	.word	0x10002b84
1a001d8c:	10002ac8 	.word	0x10002ac8
1a001d90:	10002acc 	.word	0x10002acc
1a001d94:	10002b9c 	.word	0x10002b9c
1a001d98:	10002ad0 	.word	0x10002ad0
1a001d9c:	1a007258 	.word	0x1a007258

1a001da0 <xTimerCreateTimerTask>:
{
1a001da0:	b510      	push	{r4, lr}
1a001da2:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001da4:	f7ff ffc4 	bl	1a001d30 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001da8:	4b12      	ldr	r3, [pc, #72]	; (1a001df4 <xTimerCreateTimerTask+0x54>)
1a001daa:	681b      	ldr	r3, [r3, #0]
1a001dac:	b1cb      	cbz	r3, 1a001de2 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001dae:	2400      	movs	r4, #0
1a001db0:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001db2:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001db4:	aa07      	add	r2, sp, #28
1a001db6:	a906      	add	r1, sp, #24
1a001db8:	a805      	add	r0, sp, #20
1a001dba:	f7ff fa21 	bl	1a001200 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001dbe:	9b05      	ldr	r3, [sp, #20]
1a001dc0:	9302      	str	r3, [sp, #8]
1a001dc2:	9b06      	ldr	r3, [sp, #24]
1a001dc4:	9301      	str	r3, [sp, #4]
1a001dc6:	2304      	movs	r3, #4
1a001dc8:	9300      	str	r3, [sp, #0]
1a001dca:	4623      	mov	r3, r4
1a001dcc:	9a07      	ldr	r2, [sp, #28]
1a001dce:	490a      	ldr	r1, [pc, #40]	; (1a001df8 <xTimerCreateTimerTask+0x58>)
1a001dd0:	480a      	ldr	r0, [pc, #40]	; (1a001dfc <xTimerCreateTimerTask+0x5c>)
1a001dd2:	f7ff fbdf 	bl	1a001594 <xTaskCreateStatic>
1a001dd6:	4b0a      	ldr	r3, [pc, #40]	; (1a001e00 <xTimerCreateTimerTask+0x60>)
1a001dd8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a001dda:	b110      	cbz	r0, 1a001de2 <xTimerCreateTimerTask+0x42>
}
1a001ddc:	2001      	movs	r0, #1
1a001dde:	b008      	add	sp, #32
1a001de0:	bd10      	pop	{r4, pc}
1a001de2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001de6:	f383 8811 	msr	BASEPRI, r3
1a001dea:	f3bf 8f6f 	isb	sy
1a001dee:	f3bf 8f4f 	dsb	sy
1a001df2:	e7fe      	b.n	1a001df2 <xTimerCreateTimerTask+0x52>
1a001df4:	10002bec 	.word	0x10002bec
1a001df8:	1a007260 	.word	0x1a007260
1a001dfc:	1a0020e5 	.word	0x1a0020e5
1a001e00:	10002bf0 	.word	0x10002bf0

1a001e04 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001e04:	b1c8      	cbz	r0, 1a001e3a <xTimerGenericCommand+0x36>
{
1a001e06:	b530      	push	{r4, r5, lr}
1a001e08:	b085      	sub	sp, #20
1a001e0a:	4615      	mov	r5, r2
1a001e0c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a001e0e:	4a17      	ldr	r2, [pc, #92]	; (1a001e6c <xTimerGenericCommand+0x68>)
1a001e10:	6810      	ldr	r0, [r2, #0]
1a001e12:	b340      	cbz	r0, 1a001e66 <xTimerGenericCommand+0x62>
1a001e14:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a001e16:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001e18:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001e1a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001e1c:	2905      	cmp	r1, #5
1a001e1e:	dc1d      	bgt.n	1a001e5c <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001e20:	f7ff feea 	bl	1a001bf8 <xTaskGetSchedulerState>
1a001e24:	2802      	cmp	r0, #2
1a001e26:	d011      	beq.n	1a001e4c <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001e28:	2300      	movs	r3, #0
1a001e2a:	461a      	mov	r2, r3
1a001e2c:	4669      	mov	r1, sp
1a001e2e:	480f      	ldr	r0, [pc, #60]	; (1a001e6c <xTimerGenericCommand+0x68>)
1a001e30:	6800      	ldr	r0, [r0, #0]
1a001e32:	f7fe ff6f 	bl	1a000d14 <xQueueGenericSend>
}
1a001e36:	b005      	add	sp, #20
1a001e38:	bd30      	pop	{r4, r5, pc}
1a001e3a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e3e:	f383 8811 	msr	BASEPRI, r3
1a001e42:	f3bf 8f6f 	isb	sy
1a001e46:	f3bf 8f4f 	dsb	sy
1a001e4a:	e7fe      	b.n	1a001e4a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001e4c:	2300      	movs	r3, #0
1a001e4e:	9a08      	ldr	r2, [sp, #32]
1a001e50:	4669      	mov	r1, sp
1a001e52:	4806      	ldr	r0, [pc, #24]	; (1a001e6c <xTimerGenericCommand+0x68>)
1a001e54:	6800      	ldr	r0, [r0, #0]
1a001e56:	f7fe ff5d 	bl	1a000d14 <xQueueGenericSend>
1a001e5a:	e7ec      	b.n	1a001e36 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001e5c:	2300      	movs	r3, #0
1a001e5e:	4669      	mov	r1, sp
1a001e60:	f7ff f816 	bl	1a000e90 <xQueueGenericSendFromISR>
1a001e64:	e7e7      	b.n	1a001e36 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a001e66:	2000      	movs	r0, #0
	return xReturn;
1a001e68:	e7e5      	b.n	1a001e36 <xTimerGenericCommand+0x32>
1a001e6a:	bf00      	nop
1a001e6c:	10002bec 	.word	0x10002bec

1a001e70 <prvSwitchTimerLists>:
{
1a001e70:	b570      	push	{r4, r5, r6, lr}
1a001e72:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001e74:	4b1a      	ldr	r3, [pc, #104]	; (1a001ee0 <prvSwitchTimerLists+0x70>)
1a001e76:	681b      	ldr	r3, [r3, #0]
1a001e78:	681a      	ldr	r2, [r3, #0]
1a001e7a:	b352      	cbz	r2, 1a001ed2 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001e7c:	68db      	ldr	r3, [r3, #12]
1a001e7e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001e80:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001e82:	1d25      	adds	r5, r4, #4
1a001e84:	4628      	mov	r0, r5
1a001e86:	f7ff f99a 	bl	1a0011be <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001e8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001e8c:	4620      	mov	r0, r4
1a001e8e:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001e90:	69e3      	ldr	r3, [r4, #28]
1a001e92:	2b01      	cmp	r3, #1
1a001e94:	d1ee      	bne.n	1a001e74 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001e96:	69a3      	ldr	r3, [r4, #24]
1a001e98:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001e9a:	429e      	cmp	r6, r3
1a001e9c:	d207      	bcs.n	1a001eae <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001e9e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001ea0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001ea2:	4629      	mov	r1, r5
1a001ea4:	4b0e      	ldr	r3, [pc, #56]	; (1a001ee0 <prvSwitchTimerLists+0x70>)
1a001ea6:	6818      	ldr	r0, [r3, #0]
1a001ea8:	f7ff f96f 	bl	1a00118a <vListInsert>
1a001eac:	e7e2      	b.n	1a001e74 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001eae:	2100      	movs	r1, #0
1a001eb0:	9100      	str	r1, [sp, #0]
1a001eb2:	460b      	mov	r3, r1
1a001eb4:	4632      	mov	r2, r6
1a001eb6:	4620      	mov	r0, r4
1a001eb8:	f7ff ffa4 	bl	1a001e04 <xTimerGenericCommand>
				configASSERT( xResult );
1a001ebc:	2800      	cmp	r0, #0
1a001ebe:	d1d9      	bne.n	1a001e74 <prvSwitchTimerLists+0x4>
1a001ec0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ec4:	f383 8811 	msr	BASEPRI, r3
1a001ec8:	f3bf 8f6f 	isb	sy
1a001ecc:	f3bf 8f4f 	dsb	sy
1a001ed0:	e7fe      	b.n	1a001ed0 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a001ed2:	4a04      	ldr	r2, [pc, #16]	; (1a001ee4 <prvSwitchTimerLists+0x74>)
1a001ed4:	6810      	ldr	r0, [r2, #0]
1a001ed6:	4902      	ldr	r1, [pc, #8]	; (1a001ee0 <prvSwitchTimerLists+0x70>)
1a001ed8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a001eda:	6013      	str	r3, [r2, #0]
}
1a001edc:	b002      	add	sp, #8
1a001ede:	bd70      	pop	{r4, r5, r6, pc}
1a001ee0:	10002ac8 	.word	0x10002ac8
1a001ee4:	10002acc 	.word	0x10002acc

1a001ee8 <prvSampleTimeNow>:
{
1a001ee8:	b538      	push	{r3, r4, r5, lr}
1a001eea:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a001eec:	f7ff fc22 	bl	1a001734 <xTaskGetTickCount>
1a001ef0:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a001ef2:	4b07      	ldr	r3, [pc, #28]	; (1a001f10 <prvSampleTimeNow+0x28>)
1a001ef4:	681b      	ldr	r3, [r3, #0]
1a001ef6:	4283      	cmp	r3, r0
1a001ef8:	d805      	bhi.n	1a001f06 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a001efa:	2300      	movs	r3, #0
1a001efc:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a001efe:	4b04      	ldr	r3, [pc, #16]	; (1a001f10 <prvSampleTimeNow+0x28>)
1a001f00:	601c      	str	r4, [r3, #0]
}
1a001f02:	4620      	mov	r0, r4
1a001f04:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a001f06:	f7ff ffb3 	bl	1a001e70 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001f0a:	2301      	movs	r3, #1
1a001f0c:	602b      	str	r3, [r5, #0]
1a001f0e:	e7f6      	b.n	1a001efe <prvSampleTimeNow+0x16>
1a001f10:	10002b98 	.word	0x10002b98

1a001f14 <prvProcessExpiredTimer>:
{
1a001f14:	b570      	push	{r4, r5, r6, lr}
1a001f16:	b082      	sub	sp, #8
1a001f18:	4605      	mov	r5, r0
1a001f1a:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001f1c:	4b14      	ldr	r3, [pc, #80]	; (1a001f70 <prvProcessExpiredTimer+0x5c>)
1a001f1e:	681b      	ldr	r3, [r3, #0]
1a001f20:	68db      	ldr	r3, [r3, #12]
1a001f22:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001f24:	1d20      	adds	r0, r4, #4
1a001f26:	f7ff f94a 	bl	1a0011be <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001f2a:	69e3      	ldr	r3, [r4, #28]
1a001f2c:	2b01      	cmp	r3, #1
1a001f2e:	d004      	beq.n	1a001f3a <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001f32:	4620      	mov	r0, r4
1a001f34:	4798      	blx	r3
}
1a001f36:	b002      	add	sp, #8
1a001f38:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001f3a:	69a1      	ldr	r1, [r4, #24]
1a001f3c:	462b      	mov	r3, r5
1a001f3e:	4632      	mov	r2, r6
1a001f40:	4429      	add	r1, r5
1a001f42:	4620      	mov	r0, r4
1a001f44:	f7ff fed0 	bl	1a001ce8 <prvInsertTimerInActiveList>
1a001f48:	2800      	cmp	r0, #0
1a001f4a:	d0f1      	beq.n	1a001f30 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001f4c:	2100      	movs	r1, #0
1a001f4e:	9100      	str	r1, [sp, #0]
1a001f50:	460b      	mov	r3, r1
1a001f52:	462a      	mov	r2, r5
1a001f54:	4620      	mov	r0, r4
1a001f56:	f7ff ff55 	bl	1a001e04 <xTimerGenericCommand>
			configASSERT( xResult );
1a001f5a:	2800      	cmp	r0, #0
1a001f5c:	d1e8      	bne.n	1a001f30 <prvProcessExpiredTimer+0x1c>
1a001f5e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f62:	f383 8811 	msr	BASEPRI, r3
1a001f66:	f3bf 8f6f 	isb	sy
1a001f6a:	f3bf 8f4f 	dsb	sy
1a001f6e:	e7fe      	b.n	1a001f6e <prvProcessExpiredTimer+0x5a>
1a001f70:	10002ac8 	.word	0x10002ac8

1a001f74 <prvProcessTimerOrBlockTask>:
{
1a001f74:	b570      	push	{r4, r5, r6, lr}
1a001f76:	b082      	sub	sp, #8
1a001f78:	4606      	mov	r6, r0
1a001f7a:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001f7c:	f7ff fbd2 	bl	1a001724 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001f80:	a801      	add	r0, sp, #4
1a001f82:	f7ff ffb1 	bl	1a001ee8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a001f86:	9b01      	ldr	r3, [sp, #4]
1a001f88:	bb1b      	cbnz	r3, 1a001fd2 <prvProcessTimerOrBlockTask+0x5e>
1a001f8a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001f8c:	b90c      	cbnz	r4, 1a001f92 <prvProcessTimerOrBlockTask+0x1e>
1a001f8e:	42b0      	cmp	r0, r6
1a001f90:	d218      	bcs.n	1a001fc4 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a001f92:	b12c      	cbz	r4, 1a001fa0 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001f94:	4b11      	ldr	r3, [pc, #68]	; (1a001fdc <prvProcessTimerOrBlockTask+0x68>)
1a001f96:	681b      	ldr	r3, [r3, #0]
1a001f98:	681c      	ldr	r4, [r3, #0]
1a001f9a:	fab4 f484 	clz	r4, r4
1a001f9e:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001fa0:	4622      	mov	r2, r4
1a001fa2:	1b71      	subs	r1, r6, r5
1a001fa4:	4b0e      	ldr	r3, [pc, #56]	; (1a001fe0 <prvProcessTimerOrBlockTask+0x6c>)
1a001fa6:	6818      	ldr	r0, [r3, #0]
1a001fa8:	f7ff f8ac 	bl	1a001104 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001fac:	f7ff fc54 	bl	1a001858 <xTaskResumeAll>
1a001fb0:	b988      	cbnz	r0, 1a001fd6 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a001fb2:	4b0c      	ldr	r3, [pc, #48]	; (1a001fe4 <prvProcessTimerOrBlockTask+0x70>)
1a001fb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001fb8:	601a      	str	r2, [r3, #0]
1a001fba:	f3bf 8f4f 	dsb	sy
1a001fbe:	f3bf 8f6f 	isb	sy
1a001fc2:	e008      	b.n	1a001fd6 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a001fc4:	f7ff fc48 	bl	1a001858 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001fc8:	4629      	mov	r1, r5
1a001fca:	4630      	mov	r0, r6
1a001fcc:	f7ff ffa2 	bl	1a001f14 <prvProcessExpiredTimer>
1a001fd0:	e001      	b.n	1a001fd6 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a001fd2:	f7ff fc41 	bl	1a001858 <xTaskResumeAll>
}
1a001fd6:	b002      	add	sp, #8
1a001fd8:	bd70      	pop	{r4, r5, r6, pc}
1a001fda:	bf00      	nop
1a001fdc:	10002acc 	.word	0x10002acc
1a001fe0:	10002bec 	.word	0x10002bec
1a001fe4:	e000ed04 	.word	0xe000ed04

1a001fe8 <prvProcessReceivedCommands>:
{
1a001fe8:	b530      	push	{r4, r5, lr}
1a001fea:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001fec:	e002      	b.n	1a001ff4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001fee:	9b04      	ldr	r3, [sp, #16]
1a001ff0:	2b00      	cmp	r3, #0
1a001ff2:	da0f      	bge.n	1a002014 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001ff4:	2200      	movs	r2, #0
1a001ff6:	a904      	add	r1, sp, #16
1a001ff8:	4b39      	ldr	r3, [pc, #228]	; (1a0020e0 <prvProcessReceivedCommands+0xf8>)
1a001ffa:	6818      	ldr	r0, [r3, #0]
1a001ffc:	f7fe ffae 	bl	1a000f5c <xQueueReceive>
1a002000:	2800      	cmp	r0, #0
1a002002:	d06a      	beq.n	1a0020da <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002004:	9b04      	ldr	r3, [sp, #16]
1a002006:	2b00      	cmp	r3, #0
1a002008:	daf1      	bge.n	1a001fee <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a00200a:	9907      	ldr	r1, [sp, #28]
1a00200c:	9806      	ldr	r0, [sp, #24]
1a00200e:	9b05      	ldr	r3, [sp, #20]
1a002010:	4798      	blx	r3
1a002012:	e7ec      	b.n	1a001fee <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002014:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a002016:	6963      	ldr	r3, [r4, #20]
1a002018:	b113      	cbz	r3, 1a002020 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00201a:	1d20      	adds	r0, r4, #4
1a00201c:	f7ff f8cf 	bl	1a0011be <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002020:	a803      	add	r0, sp, #12
1a002022:	f7ff ff61 	bl	1a001ee8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a002026:	9b04      	ldr	r3, [sp, #16]
1a002028:	2b09      	cmp	r3, #9
1a00202a:	d8e3      	bhi.n	1a001ff4 <prvProcessReceivedCommands+0xc>
1a00202c:	a201      	add	r2, pc, #4	; (adr r2, 1a002034 <prvProcessReceivedCommands+0x4c>)
1a00202e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a002032:	bf00      	nop
1a002034:	1a00205d 	.word	0x1a00205d
1a002038:	1a00205d 	.word	0x1a00205d
1a00203c:	1a00205d 	.word	0x1a00205d
1a002040:	1a001ff5 	.word	0x1a001ff5
1a002044:	1a0020a5 	.word	0x1a0020a5
1a002048:	1a0020cb 	.word	0x1a0020cb
1a00204c:	1a00205d 	.word	0x1a00205d
1a002050:	1a00205d 	.word	0x1a00205d
1a002054:	1a001ff5 	.word	0x1a001ff5
1a002058:	1a0020a5 	.word	0x1a0020a5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a00205c:	9905      	ldr	r1, [sp, #20]
1a00205e:	69a5      	ldr	r5, [r4, #24]
1a002060:	460b      	mov	r3, r1
1a002062:	4602      	mov	r2, r0
1a002064:	4429      	add	r1, r5
1a002066:	4620      	mov	r0, r4
1a002068:	f7ff fe3e 	bl	1a001ce8 <prvInsertTimerInActiveList>
1a00206c:	2800      	cmp	r0, #0
1a00206e:	d0c1      	beq.n	1a001ff4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002070:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002072:	4620      	mov	r0, r4
1a002074:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002076:	69e3      	ldr	r3, [r4, #28]
1a002078:	2b01      	cmp	r3, #1
1a00207a:	d1bb      	bne.n	1a001ff4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a00207c:	69a2      	ldr	r2, [r4, #24]
1a00207e:	2100      	movs	r1, #0
1a002080:	9100      	str	r1, [sp, #0]
1a002082:	460b      	mov	r3, r1
1a002084:	9805      	ldr	r0, [sp, #20]
1a002086:	4402      	add	r2, r0
1a002088:	4620      	mov	r0, r4
1a00208a:	f7ff febb 	bl	1a001e04 <xTimerGenericCommand>
							configASSERT( xResult );
1a00208e:	2800      	cmp	r0, #0
1a002090:	d1b0      	bne.n	1a001ff4 <prvProcessReceivedCommands+0xc>
1a002092:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002096:	f383 8811 	msr	BASEPRI, r3
1a00209a:	f3bf 8f6f 	isb	sy
1a00209e:	f3bf 8f4f 	dsb	sy
1a0020a2:	e7fe      	b.n	1a0020a2 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a0020a4:	9905      	ldr	r1, [sp, #20]
1a0020a6:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a0020a8:	b131      	cbz	r1, 1a0020b8 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a0020aa:	4603      	mov	r3, r0
1a0020ac:	4602      	mov	r2, r0
1a0020ae:	4401      	add	r1, r0
1a0020b0:	4620      	mov	r0, r4
1a0020b2:	f7ff fe19 	bl	1a001ce8 <prvInsertTimerInActiveList>
					break;
1a0020b6:	e79d      	b.n	1a001ff4 <prvProcessReceivedCommands+0xc>
1a0020b8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020bc:	f383 8811 	msr	BASEPRI, r3
1a0020c0:	f3bf 8f6f 	isb	sy
1a0020c4:	f3bf 8f4f 	dsb	sy
1a0020c8:	e7fe      	b.n	1a0020c8 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a0020ca:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a0020ce:	2b00      	cmp	r3, #0
1a0020d0:	d190      	bne.n	1a001ff4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a0020d2:	4620      	mov	r0, r4
1a0020d4:	f7fe fc84 	bl	1a0009e0 <vPortFree>
1a0020d8:	e78c      	b.n	1a001ff4 <prvProcessReceivedCommands+0xc>
}
1a0020da:	b009      	add	sp, #36	; 0x24
1a0020dc:	bd30      	pop	{r4, r5, pc}
1a0020de:	bf00      	nop
1a0020e0:	10002bec 	.word	0x10002bec

1a0020e4 <prvTimerTask>:
{
1a0020e4:	b500      	push	{lr}
1a0020e6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a0020e8:	a801      	add	r0, sp, #4
1a0020ea:	f7ff fded 	bl	1a001cc8 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a0020ee:	9901      	ldr	r1, [sp, #4]
1a0020f0:	f7ff ff40 	bl	1a001f74 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a0020f4:	f7ff ff78 	bl	1a001fe8 <prvProcessReceivedCommands>
1a0020f8:	e7f6      	b.n	1a0020e8 <prvTimerTask+0x4>
1a0020fa:	Address 0x000000001a0020fa is out of bounds.


1a0020fc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a0020fc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a0020fe:	2300      	movs	r3, #0
1a002100:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a002102:	4b0d      	ldr	r3, [pc, #52]	; (1a002138 <prvTaskExitError+0x3c>)
1a002104:	681b      	ldr	r3, [r3, #0]
1a002106:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00210a:	d008      	beq.n	1a00211e <prvTaskExitError+0x22>
1a00210c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002110:	f383 8811 	msr	BASEPRI, r3
1a002114:	f3bf 8f6f 	isb	sy
1a002118:	f3bf 8f4f 	dsb	sy
1a00211c:	e7fe      	b.n	1a00211c <prvTaskExitError+0x20>
1a00211e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002122:	f383 8811 	msr	BASEPRI, r3
1a002126:	f3bf 8f6f 	isb	sy
1a00212a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a00212e:	9b01      	ldr	r3, [sp, #4]
1a002130:	2b00      	cmp	r3, #0
1a002132:	d0fc      	beq.n	1a00212e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a002134:	b002      	add	sp, #8
1a002136:	4770      	bx	lr
1a002138:	10000030 	.word	0x10000030

1a00213c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a00213c:	4808      	ldr	r0, [pc, #32]	; (1a002160 <prvPortStartFirstTask+0x24>)
1a00213e:	6800      	ldr	r0, [r0, #0]
1a002140:	6800      	ldr	r0, [r0, #0]
1a002142:	f380 8808 	msr	MSP, r0
1a002146:	f04f 0000 	mov.w	r0, #0
1a00214a:	f380 8814 	msr	CONTROL, r0
1a00214e:	b662      	cpsie	i
1a002150:	b661      	cpsie	f
1a002152:	f3bf 8f4f 	dsb	sy
1a002156:	f3bf 8f6f 	isb	sy
1a00215a:	df00      	svc	0
1a00215c:	bf00      	nop
1a00215e:	0000      	.short	0x0000
1a002160:	e000ed08 	.word	0xe000ed08

1a002164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a002164:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a002174 <vPortEnableVFP+0x10>
1a002168:	6801      	ldr	r1, [r0, #0]
1a00216a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a00216e:	6001      	str	r1, [r0, #0]
1a002170:	4770      	bx	lr
1a002172:	0000      	.short	0x0000
1a002174:	e000ed88 	.word	0xe000ed88

1a002178 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002178:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a00217c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002180:	f021 0101 	bic.w	r1, r1, #1
1a002184:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002188:	4b05      	ldr	r3, [pc, #20]	; (1a0021a0 <pxPortInitialiseStack+0x28>)
1a00218a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a00218e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a002192:	f06f 0302 	mvn.w	r3, #2
1a002196:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a00219a:	3844      	subs	r0, #68	; 0x44
1a00219c:	4770      	bx	lr
1a00219e:	bf00      	nop
1a0021a0:	1a0020fd 	.word	0x1a0020fd
1a0021a4:	ffffffff 	.word	0xffffffff
1a0021a8:	ffffffff 	.word	0xffffffff
1a0021ac:	ffffffff 	.word	0xffffffff

1a0021b0 <SVC_Handler>:
	__asm volatile (
1a0021b0:	4b07      	ldr	r3, [pc, #28]	; (1a0021d0 <pxCurrentTCBConst2>)
1a0021b2:	6819      	ldr	r1, [r3, #0]
1a0021b4:	6808      	ldr	r0, [r1, #0]
1a0021b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0021ba:	f380 8809 	msr	PSP, r0
1a0021be:	f3bf 8f6f 	isb	sy
1a0021c2:	f04f 0000 	mov.w	r0, #0
1a0021c6:	f380 8811 	msr	BASEPRI, r0
1a0021ca:	4770      	bx	lr
1a0021cc:	f3af 8000 	nop.w

1a0021d0 <pxCurrentTCBConst2>:
1a0021d0:	100029a0 	.word	0x100029a0

1a0021d4 <vPortEndScheduler>:
	configASSERT( uxCriticalNesting == 1000UL );
1a0021d4:	4b07      	ldr	r3, [pc, #28]	; (1a0021f4 <vPortEndScheduler+0x20>)
1a0021d6:	681b      	ldr	r3, [r3, #0]
1a0021d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1a0021dc:	d008      	beq.n	1a0021f0 <vPortEndScheduler+0x1c>
1a0021de:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021e2:	f383 8811 	msr	BASEPRI, r3
1a0021e6:	f3bf 8f6f 	isb	sy
1a0021ea:	f3bf 8f4f 	dsb	sy
1a0021ee:	e7fe      	b.n	1a0021ee <vPortEndScheduler+0x1a>
}
1a0021f0:	4770      	bx	lr
1a0021f2:	bf00      	nop
1a0021f4:	10000030 	.word	0x10000030

1a0021f8 <vPortEnterCritical>:
1a0021f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021fc:	f383 8811 	msr	BASEPRI, r3
1a002200:	f3bf 8f6f 	isb	sy
1a002204:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002208:	4a0a      	ldr	r2, [pc, #40]	; (1a002234 <vPortEnterCritical+0x3c>)
1a00220a:	6813      	ldr	r3, [r2, #0]
1a00220c:	3301      	adds	r3, #1
1a00220e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a002210:	2b01      	cmp	r3, #1
1a002212:	d000      	beq.n	1a002216 <vPortEnterCritical+0x1e>
}
1a002214:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002216:	4b08      	ldr	r3, [pc, #32]	; (1a002238 <vPortEnterCritical+0x40>)
1a002218:	681b      	ldr	r3, [r3, #0]
1a00221a:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00221e:	d0f9      	beq.n	1a002214 <vPortEnterCritical+0x1c>
1a002220:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002224:	f383 8811 	msr	BASEPRI, r3
1a002228:	f3bf 8f6f 	isb	sy
1a00222c:	f3bf 8f4f 	dsb	sy
1a002230:	e7fe      	b.n	1a002230 <vPortEnterCritical+0x38>
1a002232:	bf00      	nop
1a002234:	10000030 	.word	0x10000030
1a002238:	e000ed04 	.word	0xe000ed04

1a00223c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a00223c:	4b09      	ldr	r3, [pc, #36]	; (1a002264 <vPortExitCritical+0x28>)
1a00223e:	681b      	ldr	r3, [r3, #0]
1a002240:	b943      	cbnz	r3, 1a002254 <vPortExitCritical+0x18>
1a002242:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002246:	f383 8811 	msr	BASEPRI, r3
1a00224a:	f3bf 8f6f 	isb	sy
1a00224e:	f3bf 8f4f 	dsb	sy
1a002252:	e7fe      	b.n	1a002252 <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002254:	3b01      	subs	r3, #1
1a002256:	4a03      	ldr	r2, [pc, #12]	; (1a002264 <vPortExitCritical+0x28>)
1a002258:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a00225a:	b90b      	cbnz	r3, 1a002260 <vPortExitCritical+0x24>
	__asm volatile
1a00225c:	f383 8811 	msr	BASEPRI, r3
}
1a002260:	4770      	bx	lr
1a002262:	bf00      	nop
1a002264:	10000030 	.word	0x10000030
1a002268:	ffffffff 	.word	0xffffffff
1a00226c:	ffffffff 	.word	0xffffffff

1a002270 <PendSV_Handler>:
	__asm volatile
1a002270:	f3ef 8009 	mrs	r0, PSP
1a002274:	f3bf 8f6f 	isb	sy
1a002278:	4b15      	ldr	r3, [pc, #84]	; (1a0022d0 <pxCurrentTCBConst>)
1a00227a:	681a      	ldr	r2, [r3, #0]
1a00227c:	f01e 0f10 	tst.w	lr, #16
1a002280:	bf08      	it	eq
1a002282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00228a:	6010      	str	r0, [r2, #0]
1a00228c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002290:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002294:	f380 8811 	msr	BASEPRI, r0
1a002298:	f3bf 8f4f 	dsb	sy
1a00229c:	f3bf 8f6f 	isb	sy
1a0022a0:	f7ff fb7a 	bl	1a001998 <vTaskSwitchContext>
1a0022a4:	f04f 0000 	mov.w	r0, #0
1a0022a8:	f380 8811 	msr	BASEPRI, r0
1a0022ac:	bc09      	pop	{r0, r3}
1a0022ae:	6819      	ldr	r1, [r3, #0]
1a0022b0:	6808      	ldr	r0, [r1, #0]
1a0022b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0022b6:	f01e 0f10 	tst.w	lr, #16
1a0022ba:	bf08      	it	eq
1a0022bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0022c0:	f380 8809 	msr	PSP, r0
1a0022c4:	f3bf 8f6f 	isb	sy
1a0022c8:	4770      	bx	lr
1a0022ca:	bf00      	nop
1a0022cc:	f3af 8000 	nop.w

1a0022d0 <pxCurrentTCBConst>:
1a0022d0:	100029a0 	.word	0x100029a0

1a0022d4 <SysTick_Handler>:
{
1a0022d4:	b508      	push	{r3, lr}
	__asm volatile
1a0022d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022da:	f383 8811 	msr	BASEPRI, r3
1a0022de:	f3bf 8f6f 	isb	sy
1a0022e2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a0022e6:	f7ff fa2b 	bl	1a001740 <xTaskIncrementTick>
1a0022ea:	b118      	cbz	r0, 1a0022f4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0022ec:	4b03      	ldr	r3, [pc, #12]	; (1a0022fc <SysTick_Handler+0x28>)
1a0022ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0022f2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a0022f4:	2300      	movs	r3, #0
1a0022f6:	f383 8811 	msr	BASEPRI, r3
}
1a0022fa:	bd08      	pop	{r3, pc}
1a0022fc:	e000ed04 	.word	0xe000ed04

1a002300 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002300:	4a08      	ldr	r2, [pc, #32]	; (1a002324 <vPortSetupTimerInterrupt+0x24>)
1a002302:	2300      	movs	r3, #0
1a002304:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002306:	4908      	ldr	r1, [pc, #32]	; (1a002328 <vPortSetupTimerInterrupt+0x28>)
1a002308:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00230a:	4b08      	ldr	r3, [pc, #32]	; (1a00232c <vPortSetupTimerInterrupt+0x2c>)
1a00230c:	681b      	ldr	r3, [r3, #0]
1a00230e:	4908      	ldr	r1, [pc, #32]	; (1a002330 <vPortSetupTimerInterrupt+0x30>)
1a002310:	fba1 1303 	umull	r1, r3, r1, r3
1a002314:	099b      	lsrs	r3, r3, #6
1a002316:	3b01      	subs	r3, #1
1a002318:	4906      	ldr	r1, [pc, #24]	; (1a002334 <vPortSetupTimerInterrupt+0x34>)
1a00231a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00231c:	2307      	movs	r3, #7
1a00231e:	6013      	str	r3, [r2, #0]
}
1a002320:	4770      	bx	lr
1a002322:	bf00      	nop
1a002324:	e000e010 	.word	0xe000e010
1a002328:	e000e018 	.word	0xe000e018
1a00232c:	10002dbc 	.word	0x10002dbc
1a002330:	10624dd3 	.word	0x10624dd3
1a002334:	e000e014 	.word	0xe000e014

1a002338 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002338:	4b3a      	ldr	r3, [pc, #232]	; (1a002424 <xPortStartScheduler+0xec>)
1a00233a:	681a      	ldr	r2, [r3, #0]
1a00233c:	4b3a      	ldr	r3, [pc, #232]	; (1a002428 <xPortStartScheduler+0xf0>)
1a00233e:	429a      	cmp	r2, r3
1a002340:	d00d      	beq.n	1a00235e <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002342:	4b38      	ldr	r3, [pc, #224]	; (1a002424 <xPortStartScheduler+0xec>)
1a002344:	681a      	ldr	r2, [r3, #0]
1a002346:	4b39      	ldr	r3, [pc, #228]	; (1a00242c <xPortStartScheduler+0xf4>)
1a002348:	429a      	cmp	r2, r3
1a00234a:	d111      	bne.n	1a002370 <xPortStartScheduler+0x38>
	__asm volatile
1a00234c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002350:	f383 8811 	msr	BASEPRI, r3
1a002354:	f3bf 8f6f 	isb	sy
1a002358:	f3bf 8f4f 	dsb	sy
1a00235c:	e7fe      	b.n	1a00235c <xPortStartScheduler+0x24>
1a00235e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002362:	f383 8811 	msr	BASEPRI, r3
1a002366:	f3bf 8f6f 	isb	sy
1a00236a:	f3bf 8f4f 	dsb	sy
1a00236e:	e7fe      	b.n	1a00236e <xPortStartScheduler+0x36>
{
1a002370:	b510      	push	{r4, lr}
1a002372:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002374:	4b2e      	ldr	r3, [pc, #184]	; (1a002430 <xPortStartScheduler+0xf8>)
1a002376:	781a      	ldrb	r2, [r3, #0]
1a002378:	b2d2      	uxtb	r2, r2
1a00237a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00237c:	22ff      	movs	r2, #255	; 0xff
1a00237e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002380:	781b      	ldrb	r3, [r3, #0]
1a002382:	b2db      	uxtb	r3, r3
1a002384:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002388:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00238c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a002390:	4a28      	ldr	r2, [pc, #160]	; (1a002434 <xPortStartScheduler+0xfc>)
1a002392:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002394:	4b28      	ldr	r3, [pc, #160]	; (1a002438 <xPortStartScheduler+0x100>)
1a002396:	2207      	movs	r2, #7
1a002398:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a00239a:	e009      	b.n	1a0023b0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a00239c:	4a26      	ldr	r2, [pc, #152]	; (1a002438 <xPortStartScheduler+0x100>)
1a00239e:	6813      	ldr	r3, [r2, #0]
1a0023a0:	3b01      	subs	r3, #1
1a0023a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0023a4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0023a8:	005b      	lsls	r3, r3, #1
1a0023aa:	b2db      	uxtb	r3, r3
1a0023ac:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0023b0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0023b4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0023b8:	d1f0      	bne.n	1a00239c <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0023ba:	4b1f      	ldr	r3, [pc, #124]	; (1a002438 <xPortStartScheduler+0x100>)
1a0023bc:	681b      	ldr	r3, [r3, #0]
1a0023be:	2b04      	cmp	r3, #4
1a0023c0:	d008      	beq.n	1a0023d4 <xPortStartScheduler+0x9c>
1a0023c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023c6:	f383 8811 	msr	BASEPRI, r3
1a0023ca:	f3bf 8f6f 	isb	sy
1a0023ce:	f3bf 8f4f 	dsb	sy
1a0023d2:	e7fe      	b.n	1a0023d2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0023d4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0023d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0023da:	4a17      	ldr	r2, [pc, #92]	; (1a002438 <xPortStartScheduler+0x100>)
1a0023dc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0023de:	9b01      	ldr	r3, [sp, #4]
1a0023e0:	b2db      	uxtb	r3, r3
1a0023e2:	4a13      	ldr	r2, [pc, #76]	; (1a002430 <xPortStartScheduler+0xf8>)
1a0023e4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0023e6:	4b15      	ldr	r3, [pc, #84]	; (1a00243c <xPortStartScheduler+0x104>)
1a0023e8:	681a      	ldr	r2, [r3, #0]
1a0023ea:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0023ee:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a0023f0:	681a      	ldr	r2, [r3, #0]
1a0023f2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a0023f6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a0023f8:	f7ff ff82 	bl	1a002300 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a0023fc:	2400      	movs	r4, #0
1a0023fe:	4b10      	ldr	r3, [pc, #64]	; (1a002440 <xPortStartScheduler+0x108>)
1a002400:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002402:	f7ff feaf 	bl	1a002164 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002406:	4a0f      	ldr	r2, [pc, #60]	; (1a002444 <xPortStartScheduler+0x10c>)
1a002408:	6813      	ldr	r3, [r2, #0]
1a00240a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00240e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002410:	f7ff fe94 	bl	1a00213c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002414:	f7ff fac0 	bl	1a001998 <vTaskSwitchContext>
	prvTaskExitError();
1a002418:	f7ff fe70 	bl	1a0020fc <prvTaskExitError>
}
1a00241c:	4620      	mov	r0, r4
1a00241e:	b002      	add	sp, #8
1a002420:	bd10      	pop	{r4, pc}
1a002422:	bf00      	nop
1a002424:	e000ed00 	.word	0xe000ed00
1a002428:	410fc271 	.word	0x410fc271
1a00242c:	410fc270 	.word	0x410fc270
1a002430:	e000e400 	.word	0xe000e400
1a002434:	10002bf4 	.word	0x10002bf4
1a002438:	10002bf8 	.word	0x10002bf8
1a00243c:	e000ed20 	.word	0xe000ed20
1a002440:	10000030 	.word	0x10000030
1a002444:	e000ef34 	.word	0xe000ef34

1a002448 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002448:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00244c:	2b0f      	cmp	r3, #15
1a00244e:	d90f      	bls.n	1a002470 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002450:	4a10      	ldr	r2, [pc, #64]	; (1a002494 <vPortValidateInterruptPriority+0x4c>)
1a002452:	5c9b      	ldrb	r3, [r3, r2]
1a002454:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002456:	4a10      	ldr	r2, [pc, #64]	; (1a002498 <vPortValidateInterruptPriority+0x50>)
1a002458:	7812      	ldrb	r2, [r2, #0]
1a00245a:	429a      	cmp	r2, r3
1a00245c:	d908      	bls.n	1a002470 <vPortValidateInterruptPriority+0x28>
1a00245e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002462:	f383 8811 	msr	BASEPRI, r3
1a002466:	f3bf 8f6f 	isb	sy
1a00246a:	f3bf 8f4f 	dsb	sy
1a00246e:	e7fe      	b.n	1a00246e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002470:	4b0a      	ldr	r3, [pc, #40]	; (1a00249c <vPortValidateInterruptPriority+0x54>)
1a002472:	681b      	ldr	r3, [r3, #0]
1a002474:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002478:	4a09      	ldr	r2, [pc, #36]	; (1a0024a0 <vPortValidateInterruptPriority+0x58>)
1a00247a:	6812      	ldr	r2, [r2, #0]
1a00247c:	4293      	cmp	r3, r2
1a00247e:	d908      	bls.n	1a002492 <vPortValidateInterruptPriority+0x4a>
1a002480:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002484:	f383 8811 	msr	BASEPRI, r3
1a002488:	f3bf 8f6f 	isb	sy
1a00248c:	f3bf 8f4f 	dsb	sy
1a002490:	e7fe      	b.n	1a002490 <vPortValidateInterruptPriority+0x48>
	}
1a002492:	4770      	bx	lr
1a002494:	e000e3f0 	.word	0xe000e3f0
1a002498:	10002bf4 	.word	0x10002bf4
1a00249c:	e000ed0c 	.word	0xe000ed0c
1a0024a0:	10002bf8 	.word	0x10002bf8

1a0024a4 <_kbhit>:
#endif

static int keyIdx;

int _kbhit()
{
1a0024a4:	b510      	push	{r4, lr}
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0024a6:	2400      	movs	r4, #0
1a0024a8:	2c03      	cmp	r4, #3
1a0024aa:	dc0a      	bgt.n	1a0024c2 <_kbhit+0x1e>
      if ( gpioRead(keys[i]) == 0 ) {
1a0024ac:	4b06      	ldr	r3, [pc, #24]	; (1a0024c8 <_kbhit+0x24>)
1a0024ae:	5718      	ldrsb	r0, [r3, r4]
1a0024b0:	f001 fa29 	bl	1a003906 <gpioRead>
1a0024b4:	b108      	cbz	r0, 1a0024ba <_kbhit+0x16>
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0024b6:	3401      	adds	r4, #1
1a0024b8:	e7f6      	b.n	1a0024a8 <_kbhit+0x4>
         keyIdx = i;
1a0024ba:	4b04      	ldr	r3, [pc, #16]	; (1a0024cc <_kbhit+0x28>)
1a0024bc:	601c      	str	r4, [r3, #0]
         return 1;
1a0024be:	2001      	movs	r0, #1
1a0024c0:	e000      	b.n	1a0024c4 <_kbhit+0x20>
      }
   return 0;
1a0024c2:	2000      	movs	r0, #0
}
1a0024c4:	bd10      	pop	{r4, pc}
1a0024c6:	bf00      	nop
1a0024c8:	1a007268 	.word	0x1a007268
1a0024cc:	10002bfc 	.word	0x10002bfc

1a0024d0 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0024d0:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0024d2:	4b05      	ldr	r3, [pc, #20]	; (1a0024e8 <DAC_IRQHandler+0x18>)
1a0024d4:	2201      	movs	r2, #1
1a0024d6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0024da:	4b04      	ldr	r3, [pc, #16]	; (1a0024ec <DAC_IRQHandler+0x1c>)
1a0024dc:	681b      	ldr	r3, [r3, #0]
1a0024de:	b113      	cbz	r3, 1a0024e6 <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0024e0:	4b02      	ldr	r3, [pc, #8]	; (1a0024ec <DAC_IRQHandler+0x1c>)
1a0024e2:	681b      	ldr	r3, [r3, #0]
1a0024e4:	4798      	blx	r3
   }
}
1a0024e6:	bd08      	pop	{r3, pc}
1a0024e8:	e000e100 	.word	0xe000e100
1a0024ec:	10002c00 	.word	0x10002c00

1a0024f0 <vPrintString>:
BaseType_t xKeyPressesStopApplication = pdTRUE;

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
1a0024f0:	b510      	push	{r4, lr}
1a0024f2:	4604      	mov	r4, r0
   BaseType_t xKeyHit = pdFALSE;

   // Print the string, using a critical section as a crude method of mutual
   // exclusion.
   taskENTER_CRITICAL();
1a0024f4:	f7ff fe80 	bl	1a0021f8 <vPortEnterCritical>
   {
      printf( "%s", pcString );
1a0024f8:	4621      	mov	r1, r4
1a0024fa:	480c      	ldr	r0, [pc, #48]	; (1a00252c <vPrintString+0x3c>)
1a0024fc:	f004 f8ca 	bl	1a006694 <iprintf>
      fflush( stdout );
1a002500:	4b0b      	ldr	r3, [pc, #44]	; (1a002530 <vPrintString+0x40>)
1a002502:	681b      	ldr	r3, [r3, #0]
1a002504:	6898      	ldr	r0, [r3, #8]
1a002506:	f003 ff09 	bl	1a00631c <fflush>

      // Allow any key to stop the application.
      if( xKeyPressesStopApplication == pdTRUE ) {
1a00250a:	4b0a      	ldr	r3, [pc, #40]	; (1a002534 <vPrintString+0x44>)
1a00250c:	681b      	ldr	r3, [r3, #0]
1a00250e:	2b01      	cmp	r3, #1
1a002510:	d002      	beq.n	1a002518 <vPrintString+0x28>
         xKeyHit = _kbhit();
      }
   }
   taskEXIT_CRITICAL();
1a002512:	f7ff fe93 	bl	1a00223c <vPortExitCritical>
   // Allow any key to stop the application running. A real application that
   // actually used the key value should protect access to the keyboard too.
   if( xKeyHit != pdFALSE ) {
      vTaskEndScheduler();
   }
}
1a002516:	bd10      	pop	{r4, pc}
         xKeyHit = _kbhit();
1a002518:	f7ff ffc4 	bl	1a0024a4 <_kbhit>
1a00251c:	4604      	mov	r4, r0
   taskEXIT_CRITICAL();
1a00251e:	f7ff fe8d 	bl	1a00223c <vPortExitCritical>
   if( xKeyHit != pdFALSE ) {
1a002522:	2c00      	cmp	r4, #0
1a002524:	d0f7      	beq.n	1a002516 <vPrintString+0x26>
      vTaskEndScheduler();
1a002526:	f7ff f8eb 	bl	1a001700 <vTaskEndScheduler>
}
1a00252a:	e7f4      	b.n	1a002516 <vPrintString+0x26>
1a00252c:	1a00726c 	.word	0x1a00726c
1a002530:	10000084 	.word	0x10000084
1a002534:	10000034 	.word	0x10000034

1a002538 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002538:	2200      	movs	r2, #0
1a00253a:	2a05      	cmp	r2, #5
1a00253c:	d819      	bhi.n	1a002572 <Board_LED_Init+0x3a>
{
1a00253e:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002540:	490c      	ldr	r1, [pc, #48]	; (1a002574 <Board_LED_Init+0x3c>)
1a002542:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002546:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00254a:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a00254c:	4b0a      	ldr	r3, [pc, #40]	; (1a002578 <Board_LED_Init+0x40>)
1a00254e:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002552:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002556:	2001      	movs	r0, #1
1a002558:	40a0      	lsls	r0, r4
1a00255a:	4301      	orrs	r1, r0
1a00255c:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002560:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002564:	2100      	movs	r1, #0
1a002566:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002568:	3201      	adds	r2, #1
1a00256a:	2a05      	cmp	r2, #5
1a00256c:	d9e8      	bls.n	1a002540 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00256e:	bc70      	pop	{r4, r5, r6}
1a002570:	4770      	bx	lr
1a002572:	4770      	bx	lr
1a002574:	1a00727c 	.word	0x1a00727c
1a002578:	400f4000 	.word	0x400f4000

1a00257c <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00257c:	2300      	movs	r3, #0
1a00257e:	2b03      	cmp	r3, #3
1a002580:	d816      	bhi.n	1a0025b0 <Board_TEC_Init+0x34>
{
1a002582:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002584:	490b      	ldr	r1, [pc, #44]	; (1a0025b4 <Board_TEC_Init+0x38>)
1a002586:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00258a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00258e:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a002590:	4c09      	ldr	r4, [pc, #36]	; (1a0025b8 <Board_TEC_Init+0x3c>)
1a002592:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002596:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00259a:	2001      	movs	r0, #1
1a00259c:	40a8      	lsls	r0, r5
1a00259e:	ea21 0100 	bic.w	r1, r1, r0
1a0025a2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0025a6:	3301      	adds	r3, #1
1a0025a8:	2b03      	cmp	r3, #3
1a0025aa:	d9eb      	bls.n	1a002584 <Board_TEC_Init+0x8>
   }
}
1a0025ac:	bc30      	pop	{r4, r5}
1a0025ae:	4770      	bx	lr
1a0025b0:	4770      	bx	lr
1a0025b2:	bf00      	nop
1a0025b4:	1a007274 	.word	0x1a007274
1a0025b8:	400f4000 	.word	0x400f4000

1a0025bc <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0025bc:	2300      	movs	r3, #0
1a0025be:	2b08      	cmp	r3, #8
1a0025c0:	d816      	bhi.n	1a0025f0 <Board_GPIO_Init+0x34>
{
1a0025c2:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0025c4:	490b      	ldr	r1, [pc, #44]	; (1a0025f4 <Board_GPIO_Init+0x38>)
1a0025c6:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0025ca:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0025ce:	784d      	ldrb	r5, [r1, #1]
1a0025d0:	4c09      	ldr	r4, [pc, #36]	; (1a0025f8 <Board_GPIO_Init+0x3c>)
1a0025d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0025d6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0025da:	2001      	movs	r0, #1
1a0025dc:	40a8      	lsls	r0, r5
1a0025de:	ea21 0100 	bic.w	r1, r1, r0
1a0025e2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0025e6:	3301      	adds	r3, #1
1a0025e8:	2b08      	cmp	r3, #8
1a0025ea:	d9eb      	bls.n	1a0025c4 <Board_GPIO_Init+0x8>
   }
}
1a0025ec:	bc30      	pop	{r4, r5}
1a0025ee:	4770      	bx	lr
1a0025f0:	4770      	bx	lr
1a0025f2:	bf00      	nop
1a0025f4:	1a007288 	.word	0x1a007288
1a0025f8:	400f4000 	.word	0x400f4000

1a0025fc <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0025fc:	b510      	push	{r4, lr}
1a0025fe:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a002600:	4c08      	ldr	r4, [pc, #32]	; (1a002624 <Board_ADC_Init+0x28>)
1a002602:	4669      	mov	r1, sp
1a002604:	4620      	mov	r0, r4
1a002606:	f000 f9f1 	bl	1a0029ec <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00260a:	4a07      	ldr	r2, [pc, #28]	; (1a002628 <Board_ADC_Init+0x2c>)
1a00260c:	4669      	mov	r1, sp
1a00260e:	4620      	mov	r0, r4
1a002610:	f000 fa3b 	bl	1a002a8a <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002614:	2200      	movs	r2, #0
1a002616:	4669      	mov	r1, sp
1a002618:	4620      	mov	r0, r4
1a00261a:	f000 fa4f 	bl	1a002abc <Chip_ADC_SetResolution>
}
1a00261e:	b002      	add	sp, #8
1a002620:	bd10      	pop	{r4, pc}
1a002622:	bf00      	nop
1a002624:	400e3000 	.word	0x400e3000
1a002628:	00061a80 	.word	0x00061a80

1a00262c <Board_SPI_Init>:
{
1a00262c:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00262e:	4c0b      	ldr	r4, [pc, #44]	; (1a00265c <Board_SPI_Init+0x30>)
1a002630:	4620      	mov	r0, r4
1a002632:	f000 fe19 	bl	1a003268 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002636:	6863      	ldr	r3, [r4, #4]
1a002638:	f023 0304 	bic.w	r3, r3, #4
1a00263c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00263e:	6823      	ldr	r3, [r4, #0]
1a002640:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002644:	f043 0307 	orr.w	r3, r3, #7
1a002648:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00264a:	4905      	ldr	r1, [pc, #20]	; (1a002660 <Board_SPI_Init+0x34>)
1a00264c:	4620      	mov	r0, r4
1a00264e:	f000 fdec 	bl	1a00322a <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002652:	6863      	ldr	r3, [r4, #4]
1a002654:	f043 0302 	orr.w	r3, r3, #2
1a002658:	6063      	str	r3, [r4, #4]
}
1a00265a:	bd10      	pop	{r4, pc}
1a00265c:	400c5000 	.word	0x400c5000
1a002660:	000186a0 	.word	0x000186a0

1a002664 <Board_I2C_Init>:
{
1a002664:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002666:	2000      	movs	r0, #0
1a002668:	f000 feba 	bl	1a0033e0 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00266c:	4b04      	ldr	r3, [pc, #16]	; (1a002680 <Board_I2C_Init+0x1c>)
1a00266e:	f640 0208 	movw	r2, #2056	; 0x808
1a002672:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002676:	4903      	ldr	r1, [pc, #12]	; (1a002684 <Board_I2C_Init+0x20>)
1a002678:	2000      	movs	r0, #0
1a00267a:	f000 fec3 	bl	1a003404 <Chip_I2C_SetClockRate>
}
1a00267e:	bd08      	pop	{r3, pc}
1a002680:	40086000 	.word	0x40086000
1a002684:	000f4240 	.word	0x000f4240

1a002688 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002688:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00268a:	4c07      	ldr	r4, [pc, #28]	; (1a0026a8 <Board_Debug_Init+0x20>)
1a00268c:	4620      	mov	r0, r4
1a00268e:	f000 f8b9 	bl	1a002804 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a002692:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002696:	4620      	mov	r0, r4
1a002698:	f000 f8fe 	bl	1a002898 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a00269c:	2303      	movs	r3, #3
1a00269e:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0026a0:	2301      	movs	r3, #1
1a0026a2:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0026a4:	bd10      	pop	{r4, pc}
1a0026a6:	bf00      	nop
1a0026a8:	400c1000 	.word	0x400c1000

1a0026ac <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0026ac:	4b03      	ldr	r3, [pc, #12]	; (1a0026bc <Board_UARTPutChar+0x10>)
1a0026ae:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0026b0:	f013 0f20 	tst.w	r3, #32
1a0026b4:	d0fa      	beq.n	1a0026ac <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0026b6:	4b01      	ldr	r3, [pc, #4]	; (1a0026bc <Board_UARTPutChar+0x10>)
1a0026b8:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a0026ba:	4770      	bx	lr
1a0026bc:	400c1000 	.word	0x400c1000

1a0026c0 <Board_UARTGetChar>:
	return pUART->LSR;
1a0026c0:	4b05      	ldr	r3, [pc, #20]	; (1a0026d8 <Board_UARTGetChar+0x18>)
1a0026c2:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0026c4:	f013 0f01 	tst.w	r3, #1
1a0026c8:	d003      	beq.n	1a0026d2 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0026ca:	4b03      	ldr	r3, [pc, #12]	; (1a0026d8 <Board_UARTGetChar+0x18>)
1a0026cc:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0026ce:	b2c0      	uxtb	r0, r0
1a0026d0:	4770      	bx	lr
   }
   return EOF;
1a0026d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0026d6:	4770      	bx	lr
1a0026d8:	400c1000 	.word	0x400c1000

1a0026dc <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0026dc:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0026de:	f7ff ffd3 	bl	1a002688 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0026e2:	4809      	ldr	r0, [pc, #36]	; (1a002708 <Board_Init+0x2c>)
1a0026e4:	f000 fd80 	bl	1a0031e8 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0026e8:	f7ff ff68 	bl	1a0025bc <Board_GPIO_Init>
   Board_ADC_Init();
1a0026ec:	f7ff ff86 	bl	1a0025fc <Board_ADC_Init>
   Board_SPI_Init();
1a0026f0:	f7ff ff9c 	bl	1a00262c <Board_SPI_Init>
   Board_I2C_Init();
1a0026f4:	f7ff ffb6 	bl	1a002664 <Board_I2C_Init>

   Board_LED_Init();
1a0026f8:	f7ff ff1e 	bl	1a002538 <Board_LED_Init>
   Board_TEC_Init();
1a0026fc:	f7ff ff3e 	bl	1a00257c <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a002700:	f000 fcbe 	bl	1a003080 <SystemCoreClockUpdate>
}
1a002704:	bd08      	pop	{r3, pc}
1a002706:	bf00      	nop
1a002708:	400f4000 	.word	0x400f4000

1a00270c <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a00270c:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00270e:	b2c0      	uxtb	r0, r0
1a002710:	f7ff ffcc 	bl	1a0026ac <Board_UARTPutChar>
}
1a002714:	bd08      	pop	{r3, pc}

1a002716 <__stdio_getchar>:

int __stdio_getchar()
{
1a002716:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002718:	f7ff ffd2 	bl	1a0026c0 <Board_UARTGetChar>
}
1a00271c:	bd08      	pop	{r3, pc}

1a00271e <__stdio_init>:

void __stdio_init()
{
1a00271e:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002720:	f7ff ffb2 	bl	1a002688 <Board_Debug_Init>
1a002724:	bd08      	pop	{r3, pc}
1a002726:	Address 0x000000001a002726 is out of bounds.


1a002728 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002728:	2300      	movs	r3, #0
1a00272a:	2b1c      	cmp	r3, #28
1a00272c:	d812      	bhi.n	1a002754 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00272e:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a002730:	4a09      	ldr	r2, [pc, #36]	; (1a002758 <Board_SetupMuxing+0x30>)
1a002732:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002736:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00273a:	784a      	ldrb	r2, [r1, #1]
1a00273c:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00273e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a002742:	4906      	ldr	r1, [pc, #24]	; (1a00275c <Board_SetupMuxing+0x34>)
1a002744:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002748:	3301      	adds	r3, #1
1a00274a:	2b1c      	cmp	r3, #28
1a00274c:	d9f0      	bls.n	1a002730 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00274e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002752:	4770      	bx	lr
1a002754:	4770      	bx	lr
1a002756:	bf00      	nop
1a002758:	1a0072a4 	.word	0x1a0072a4
1a00275c:	40086000 	.word	0x40086000

1a002760 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002760:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a002762:	4a17      	ldr	r2, [pc, #92]	; (1a0027c0 <Board_SetupClocking+0x60>)
1a002764:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002768:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00276c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002770:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002774:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002778:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00277c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002780:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002784:	2201      	movs	r2, #1
1a002786:	490f      	ldr	r1, [pc, #60]	; (1a0027c4 <Board_SetupClocking+0x64>)
1a002788:	2006      	movs	r0, #6
1a00278a:	f000 fc83 	bl	1a003094 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00278e:	2400      	movs	r4, #0
1a002790:	b14c      	cbz	r4, 1a0027a6 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002792:	4b0b      	ldr	r3, [pc, #44]	; (1a0027c0 <Board_SetupClocking+0x60>)
1a002794:	685a      	ldr	r2, [r3, #4]
1a002796:	f022 020c 	bic.w	r2, r2, #12
1a00279a:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00279c:	685a      	ldr	r2, [r3, #4]
1a00279e:	f042 0203 	orr.w	r2, r2, #3
1a0027a2:	605a      	str	r2, [r3, #4]
}
1a0027a4:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0027a6:	4808      	ldr	r0, [pc, #32]	; (1a0027c8 <Board_SetupClocking+0x68>)
1a0027a8:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0027ac:	2301      	movs	r3, #1
1a0027ae:	788a      	ldrb	r2, [r1, #2]
1a0027b0:	7849      	ldrb	r1, [r1, #1]
1a0027b2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0027b6:	f000 fbbf 	bl	1a002f38 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0027ba:	3401      	adds	r4, #1
1a0027bc:	e7e8      	b.n	1a002790 <Board_SetupClocking+0x30>
1a0027be:	bf00      	nop
1a0027c0:	40043000 	.word	0x40043000
1a0027c4:	0c28cb00 	.word	0x0c28cb00
1a0027c8:	1a0072a0 	.word	0x1a0072a0

1a0027cc <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0027cc:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0027ce:	f7ff ffab 	bl	1a002728 <Board_SetupMuxing>
    Board_SetupClocking();
1a0027d2:	f7ff ffc5 	bl	1a002760 <Board_SetupClocking>
}
1a0027d6:	bd08      	pop	{r3, pc}

1a0027d8 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0027d8:	4b09      	ldr	r3, [pc, #36]	; (1a002800 <Chip_UART_GetIndex+0x28>)
1a0027da:	4298      	cmp	r0, r3
1a0027dc:	d009      	beq.n	1a0027f2 <Chip_UART_GetIndex+0x1a>
1a0027de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0027e2:	4298      	cmp	r0, r3
1a0027e4:	d007      	beq.n	1a0027f6 <Chip_UART_GetIndex+0x1e>
1a0027e6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0027ea:	4298      	cmp	r0, r3
1a0027ec:	d005      	beq.n	1a0027fa <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0027ee:	2000      	movs	r0, #0
1a0027f0:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0027f2:	2002      	movs	r0, #2
1a0027f4:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0027f6:	2003      	movs	r0, #3
1a0027f8:	4770      	bx	lr
			return 1;
1a0027fa:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0027fc:	4770      	bx	lr
1a0027fe:	bf00      	nop
1a002800:	400c1000 	.word	0x400c1000

1a002804 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002804:	b530      	push	{r4, r5, lr}
1a002806:	b083      	sub	sp, #12
1a002808:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00280a:	f7ff ffe5 	bl	1a0027d8 <Chip_UART_GetIndex>
1a00280e:	2301      	movs	r3, #1
1a002810:	461a      	mov	r2, r3
1a002812:	4619      	mov	r1, r3
1a002814:	4d0e      	ldr	r5, [pc, #56]	; (1a002850 <Chip_UART_Init+0x4c>)
1a002816:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00281a:	f000 fbd3 	bl	1a002fc4 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00281e:	2307      	movs	r3, #7
1a002820:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002822:	2300      	movs	r3, #0
1a002824:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002826:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002828:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a00282a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a00282c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00282e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002830:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002832:	4b08      	ldr	r3, [pc, #32]	; (1a002854 <Chip_UART_Init+0x50>)
1a002834:	429c      	cmp	r4, r3
1a002836:	d006      	beq.n	1a002846 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002838:	2303      	movs	r3, #3
1a00283a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a00283c:	2310      	movs	r3, #16
1a00283e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002840:	9b01      	ldr	r3, [sp, #4]
}
1a002842:	b003      	add	sp, #12
1a002844:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a002846:	2300      	movs	r3, #0
1a002848:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a00284a:	69a3      	ldr	r3, [r4, #24]
1a00284c:	9301      	str	r3, [sp, #4]
1a00284e:	e7f3      	b.n	1a002838 <Chip_UART_Init+0x34>
1a002850:	1a007320 	.word	0x1a007320
1a002854:	40082000 	.word	0x40082000

1a002858 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002858:	b538      	push	{r3, r4, r5, lr}
1a00285a:	4605      	mov	r5, r0
1a00285c:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00285e:	f7ff ffbb 	bl	1a0027d8 <Chip_UART_GetIndex>
1a002862:	4b0c      	ldr	r3, [pc, #48]	; (1a002894 <Chip_UART_SetBaud+0x3c>)
1a002864:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002868:	f000 fbe4 	bl	1a003034 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a00286c:	0123      	lsls	r3, r4, #4
1a00286e:	fbb0 f3f3 	udiv	r3, r0, r3
1a002872:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002874:	68ea      	ldr	r2, [r5, #12]
1a002876:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00287a:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a00287c:	6029      	str	r1, [r5, #0]
1a00287e:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002882:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002884:	68ea      	ldr	r2, [r5, #12]
1a002886:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00288a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00288c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002890:	0900      	lsrs	r0, r0, #4
1a002892:	bd38      	pop	{r3, r4, r5, pc}
1a002894:	1a007318 	.word	0x1a007318

1a002898 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00289c:	b083      	sub	sp, #12
1a00289e:	4683      	mov	fp, r0
1a0028a0:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0028a2:	f7ff ff99 	bl	1a0027d8 <Chip_UART_GetIndex>
1a0028a6:	4b35      	ldr	r3, [pc, #212]	; (1a00297c <Chip_UART_SetBaudFDR+0xe4>)
1a0028a8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0028ac:	f000 fbc2 	bl	1a003034 <Chip_Clock_GetRate>
1a0028b0:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0028b2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0028b6:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0028b8:	2300      	movs	r3, #0
1a0028ba:	9301      	str	r3, [sp, #4]
1a0028bc:	46a2      	mov	sl, r4
1a0028be:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0028c0:	e02a      	b.n	1a002918 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0028c2:	4242      	negs	r2, r0
				div ++;
1a0028c4:	1c4b      	adds	r3, r1, #1
1a0028c6:	e017      	b.n	1a0028f8 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0028c8:	b30a      	cbz	r2, 1a00290e <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0028ca:	4617      	mov	r7, r2
			sd = d;
1a0028cc:	9501      	str	r5, [sp, #4]
			sm = m;
1a0028ce:	46a2      	mov	sl, r4
			sdiv = div;
1a0028d0:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0028d2:	3501      	adds	r5, #1
1a0028d4:	42ac      	cmp	r4, r5
1a0028d6:	d91e      	bls.n	1a002916 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0028d8:	0933      	lsrs	r3, r6, #4
1a0028da:	0730      	lsls	r0, r6, #28
1a0028dc:	fba4 0100 	umull	r0, r1, r4, r0
1a0028e0:	fb04 1103 	mla	r1, r4, r3, r1
1a0028e4:	1962      	adds	r2, r4, r5
1a0028e6:	fb08 f202 	mul.w	r2, r8, r2
1a0028ea:	2300      	movs	r3, #0
1a0028ec:	f003 fae0 	bl	1a005eb0 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0028f0:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0028f2:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0028f4:	2800      	cmp	r0, #0
1a0028f6:	dbe4      	blt.n	1a0028c2 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0028f8:	4297      	cmp	r7, r2
1a0028fa:	d3ea      	bcc.n	1a0028d2 <Chip_UART_SetBaudFDR+0x3a>
1a0028fc:	2b00      	cmp	r3, #0
1a0028fe:	d0e8      	beq.n	1a0028d2 <Chip_UART_SetBaudFDR+0x3a>
1a002900:	0c19      	lsrs	r1, r3, #16
1a002902:	d1e6      	bne.n	1a0028d2 <Chip_UART_SetBaudFDR+0x3a>
1a002904:	2b02      	cmp	r3, #2
1a002906:	d8df      	bhi.n	1a0028c8 <Chip_UART_SetBaudFDR+0x30>
1a002908:	2d00      	cmp	r5, #0
1a00290a:	d0dd      	beq.n	1a0028c8 <Chip_UART_SetBaudFDR+0x30>
1a00290c:	e7e1      	b.n	1a0028d2 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00290e:	4617      	mov	r7, r2
			sd = d;
1a002910:	9501      	str	r5, [sp, #4]
			sm = m;
1a002912:	46a2      	mov	sl, r4
			sdiv = div;
1a002914:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002916:	3401      	adds	r4, #1
1a002918:	b11f      	cbz	r7, 1a002922 <Chip_UART_SetBaudFDR+0x8a>
1a00291a:	2c0f      	cmp	r4, #15
1a00291c:	d801      	bhi.n	1a002922 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00291e:	2500      	movs	r5, #0
1a002920:	e7d8      	b.n	1a0028d4 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002922:	f1b9 0f00 	cmp.w	r9, #0
1a002926:	d024      	beq.n	1a002972 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002928:	f8db 300c 	ldr.w	r3, [fp, #12]
1a00292c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002930:	f8cb 300c 	str.w	r3, [fp, #12]
1a002934:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002938:	f8cb 3000 	str.w	r3, [fp]
1a00293c:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002940:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002944:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00294c:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002950:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002954:	b2db      	uxtb	r3, r3
1a002956:	9901      	ldr	r1, [sp, #4]
1a002958:	f001 020f 	and.w	r2, r1, #15
1a00295c:	4313      	orrs	r3, r2
1a00295e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002962:	0933      	lsrs	r3, r6, #4
1a002964:	fb0a f303 	mul.w	r3, sl, r3
1a002968:	448a      	add	sl, r1
1a00296a:	fb09 f90a 	mul.w	r9, r9, sl
1a00296e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002972:	4648      	mov	r0, r9
1a002974:	b003      	add	sp, #12
1a002976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00297a:	bf00      	nop
1a00297c:	1a007318 	.word	0x1a007318

1a002980 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002980:	4b03      	ldr	r3, [pc, #12]	; (1a002990 <Chip_ADC_GetClockIndex+0x10>)
1a002982:	4298      	cmp	r0, r3
1a002984:	d001      	beq.n	1a00298a <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002986:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002988:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00298a:	2004      	movs	r0, #4
1a00298c:	4770      	bx	lr
1a00298e:	bf00      	nop
1a002990:	400e4000 	.word	0x400e4000

1a002994 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002994:	b570      	push	{r4, r5, r6, lr}
1a002996:	460d      	mov	r5, r1
1a002998:	4614      	mov	r4, r2
1a00299a:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a00299c:	f7ff fff0 	bl	1a002980 <Chip_ADC_GetClockIndex>
1a0029a0:	f000 fb48 	bl	1a003034 <Chip_Clock_GetRate>
	if (burstMode) {
1a0029a4:	b965      	cbnz	r5, 1a0029c0 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0029a6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0029aa:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0029ae:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0029b2:	0064      	lsls	r4, r4, #1
1a0029b4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0029b8:	b2c0      	uxtb	r0, r0
1a0029ba:	3801      	subs	r0, #1
	return div;
}
1a0029bc:	b2c0      	uxtb	r0, r0
1a0029be:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0029c0:	fb04 f406 	mul.w	r4, r4, r6
1a0029c4:	e7f3      	b.n	1a0029ae <getClkDiv+0x1a>

1a0029c6 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a0029c6:	6803      	ldr	r3, [r0, #0]
1a0029c8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a0029cc:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a0029d0:	6001      	str	r1, [r0, #0]
}
1a0029d2:	4770      	bx	lr

1a0029d4 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a0029d4:	3104      	adds	r1, #4
1a0029d6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a0029da:	2b00      	cmp	r3, #0
1a0029dc:	db01      	blt.n	1a0029e2 <readAdcVal+0xe>
		return ERROR;
1a0029de:	2000      	movs	r0, #0
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
	return SUCCESS;
}
1a0029e0:	4770      	bx	lr
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a0029e2:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a0029e6:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a0029e8:	2001      	movs	r0, #1
1a0029ea:	4770      	bx	lr

1a0029ec <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0029ec:	b538      	push	{r3, r4, r5, lr}
1a0029ee:	4605      	mov	r5, r0
1a0029f0:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0029f2:	f7ff ffc5 	bl	1a002980 <Chip_ADC_GetClockIndex>
1a0029f6:	2301      	movs	r3, #1
1a0029f8:	461a      	mov	r2, r3
1a0029fa:	4619      	mov	r1, r3
1a0029fc:	f000 fae2 	bl	1a002fc4 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002a00:	2100      	movs	r1, #0
1a002a02:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002a04:	4a08      	ldr	r2, [pc, #32]	; (1a002a28 <Chip_ADC_Init+0x3c>)
1a002a06:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002a08:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002a0a:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002a0c:	230b      	movs	r3, #11
1a002a0e:	4628      	mov	r0, r5
1a002a10:	f7ff ffc0 	bl	1a002994 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002a14:	0200      	lsls	r0, r0, #8
1a002a16:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002a1a:	7920      	ldrb	r0, [r4, #4]
1a002a1c:	0440      	lsls	r0, r0, #17
1a002a1e:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002a22:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002a24:	6028      	str	r0, [r5, #0]
}
1a002a26:	bd38      	pop	{r3, r4, r5, pc}
1a002a28:	00061a80 	.word	0x00061a80

1a002a2c <Chip_ADC_ReadValue>:
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
}

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a002a2c:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a002a2e:	f7ff ffd1 	bl	1a0029d4 <readAdcVal>
}
1a002a32:	bd08      	pop	{r3, pc}

1a002a34 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a002a34:	2a01      	cmp	r2, #1
1a002a36:	d00a      	beq.n	1a002a4e <Chip_ADC_ReadStatus+0x1a>
1a002a38:	b11a      	cbz	r2, 1a002a42 <Chip_ADC_ReadStatus+0xe>
1a002a3a:	2a02      	cmp	r2, #2
1a002a3c:	d00f      	beq.n	1a002a5e <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a002a3e:	2000      	movs	r0, #0
}
1a002a40:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a002a42:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a002a44:	40c8      	lsrs	r0, r1
1a002a46:	f000 0001 	and.w	r0, r0, #1
1a002a4a:	b2c0      	uxtb	r0, r0
1a002a4c:	4770      	bx	lr
		channel += 8;
1a002a4e:	3108      	adds	r1, #8
1a002a50:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a002a52:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a002a54:	40c8      	lsrs	r0, r1
1a002a56:	f000 0001 	and.w	r0, r0, #1
1a002a5a:	b2c0      	uxtb	r0, r0
1a002a5c:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a002a5e:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a002a60:	0c1b      	lsrs	r3, r3, #16
1a002a62:	bf14      	ite	ne
1a002a64:	2001      	movne	r0, #1
1a002a66:	2000      	moveq	r0, #0
1a002a68:	4770      	bx	lr

1a002a6a <Chip_ADC_SetStartMode>:
	}
}

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a002a6a:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a002a6c:	2901      	cmp	r1, #1
1a002a6e:	d904      	bls.n	1a002a7a <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a002a70:	b932      	cbnz	r2, 1a002a80 <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
1a002a72:	6803      	ldr	r3, [r0, #0]
1a002a74:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a002a78:	6003      	str	r3, [r0, #0]
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a002a7a:	f7ff ffa4 	bl	1a0029c6 <setStartMode>
}
1a002a7e:	bd08      	pop	{r3, pc}
			pADC->CR |= ADC_CR_EDGE;
1a002a80:	6803      	ldr	r3, [r0, #0]
1a002a82:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a002a86:	6003      	str	r3, [r0, #0]
1a002a88:	e7f7      	b.n	1a002a7a <Chip_ADC_SetStartMode+0x10>

1a002a8a <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002a8a:	b570      	push	{r4, r5, r6, lr}
1a002a8c:	4605      	mov	r5, r0
1a002a8e:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002a90:	6804      	ldr	r4, [r0, #0]
1a002a92:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002a96:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002a9a:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002a9c:	790b      	ldrb	r3, [r1, #4]
1a002a9e:	f1c3 030b 	rsb	r3, r3, #11
1a002aa2:	b2db      	uxtb	r3, r3
1a002aa4:	7949      	ldrb	r1, [r1, #5]
1a002aa6:	f7ff ff75 	bl	1a002994 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002aaa:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002aae:	7930      	ldrb	r0, [r6, #4]
1a002ab0:	0440      	lsls	r0, r0, #17
1a002ab2:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002ab6:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a002ab8:	6028      	str	r0, [r5, #0]
}
1a002aba:	bd70      	pop	{r4, r5, r6, pc}

1a002abc <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002abc:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002abe:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002ac0:	680a      	ldr	r2, [r1, #0]
1a002ac2:	f7ff ffe2 	bl	1a002a8a <Chip_ADC_SetSampleRate>
}
1a002ac6:	bd08      	pop	{r3, pc}

1a002ac8 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002ac8:	2a01      	cmp	r2, #1
1a002aca:	d00b      	beq.n	1a002ae4 <Chip_ADC_EnableChannel+0x1c>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a002acc:	6803      	ldr	r3, [r0, #0]
1a002ace:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a002ad2:	6003      	str	r3, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a002ad4:	6803      	ldr	r3, [r0, #0]
1a002ad6:	2201      	movs	r2, #1
1a002ad8:	fa02 f101 	lsl.w	r1, r2, r1
1a002adc:	ea23 0101 	bic.w	r1, r3, r1
1a002ae0:	6001      	str	r1, [r0, #0]
	}
}
1a002ae2:	4770      	bx	lr
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a002ae4:	6803      	ldr	r3, [r0, #0]
1a002ae6:	fa02 f101 	lsl.w	r1, r2, r1
1a002aea:	4319      	orrs	r1, r3
1a002aec:	6001      	str	r1, [r0, #0]
1a002aee:	4770      	bx	lr

1a002af0 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002af0:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002af2:	680b      	ldr	r3, [r1, #0]
1a002af4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002af8:	d002      	beq.n	1a002b00 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002afe:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002b00:	4607      	mov	r7, r0
1a002b02:	2501      	movs	r5, #1
1a002b04:	e03b      	b.n	1a002b7e <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002b06:	694b      	ldr	r3, [r1, #20]
1a002b08:	fb03 f302 	mul.w	r3, r3, r2
1a002b0c:	fbb3 f3f5 	udiv	r3, r3, r5
1a002b10:	e014      	b.n	1a002b3c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002b12:	461c      	mov	r4, r3
1a002b14:	e020      	b.n	1a002b58 <pll_calc_divs+0x68>
		return -val;
1a002b16:	f1cc 0c00 	rsb	ip, ip, #0
1a002b1a:	e020      	b.n	1a002b5e <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a002b1c:	3201      	adds	r2, #1
1a002b1e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002b22:	dc26      	bgt.n	1a002b72 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a002b24:	680c      	ldr	r4, [r1, #0]
1a002b26:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002b2a:	d0ec      	beq.n	1a002b06 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002b2c:	1c73      	adds	r3, r6, #1
1a002b2e:	fa02 fc03 	lsl.w	ip, r2, r3
1a002b32:	694b      	ldr	r3, [r1, #20]
1a002b34:	fb03 f30c 	mul.w	r3, r3, ip
1a002b38:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002b3c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a002b8c <pll_calc_divs+0x9c>
1a002b40:	4563      	cmp	r3, ip
1a002b42:	d9eb      	bls.n	1a002b1c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002b44:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a002b90 <pll_calc_divs+0xa0>
1a002b48:	4563      	cmp	r3, ip
1a002b4a:	d812      	bhi.n	1a002b72 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002b4c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002b50:	d1df      	bne.n	1a002b12 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002b52:	1c74      	adds	r4, r6, #1
1a002b54:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a002b58:	ebb0 0c04 	subs.w	ip, r0, r4
1a002b5c:	d4db      	bmi.n	1a002b16 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002b5e:	4567      	cmp	r7, ip
1a002b60:	d9dc      	bls.n	1a002b1c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002b62:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002b64:	1c77      	adds	r7, r6, #1
1a002b66:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002b68:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002b6a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002b6c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002b6e:	4667      	mov	r7, ip
1a002b70:	e7d4      	b.n	1a002b1c <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002b72:	3601      	adds	r6, #1
1a002b74:	2e03      	cmp	r6, #3
1a002b76:	dc01      	bgt.n	1a002b7c <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a002b78:	2201      	movs	r2, #1
1a002b7a:	e7d0      	b.n	1a002b1e <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002b7c:	3501      	adds	r5, #1
1a002b7e:	2d04      	cmp	r5, #4
1a002b80:	dc01      	bgt.n	1a002b86 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002b82:	2600      	movs	r6, #0
1a002b84:	e7f6      	b.n	1a002b74 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a002b86:	bcf0      	pop	{r4, r5, r6, r7}
1a002b88:	4770      	bx	lr
1a002b8a:	bf00      	nop
1a002b8c:	094c5eff 	.word	0x094c5eff
1a002b90:	1312d000 	.word	0x1312d000

1a002b94 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002b94:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002b96:	b099      	sub	sp, #100	; 0x64
1a002b98:	4605      	mov	r5, r0
1a002b9a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002b9c:	225c      	movs	r2, #92	; 0x5c
1a002b9e:	2100      	movs	r1, #0
1a002ba0:	a801      	add	r0, sp, #4
1a002ba2:	f003 fcc6 	bl	1a006532 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002ba6:	2380      	movs	r3, #128	; 0x80
1a002ba8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002baa:	6963      	ldr	r3, [r4, #20]
1a002bac:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002bae:	7923      	ldrb	r3, [r4, #4]
1a002bb0:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002bb4:	4669      	mov	r1, sp
1a002bb6:	4628      	mov	r0, r5
1a002bb8:	f7ff ff9a 	bl	1a002af0 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002bbc:	9b06      	ldr	r3, [sp, #24]
1a002bbe:	42ab      	cmp	r3, r5
1a002bc0:	d027      	beq.n	1a002c12 <pll_get_frac+0x7e>
	if (val < 0)
1a002bc2:	1aeb      	subs	r3, r5, r3
1a002bc4:	d42e      	bmi.n	1a002c24 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002bc6:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002bc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002bca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002bce:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002bd0:	6963      	ldr	r3, [r4, #20]
1a002bd2:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002bd4:	7923      	ldrb	r3, [r4, #4]
1a002bd6:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002bda:	a910      	add	r1, sp, #64	; 0x40
1a002bdc:	4628      	mov	r0, r5
1a002bde:	f7ff ff87 	bl	1a002af0 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002be2:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002be4:	42ab      	cmp	r3, r5
1a002be6:	d01f      	beq.n	1a002c28 <pll_get_frac+0x94>
	if (val < 0)
1a002be8:	1aeb      	subs	r3, r5, r3
1a002bea:	d425      	bmi.n	1a002c38 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002bec:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002bee:	4b2b      	ldr	r3, [pc, #172]	; (1a002c9c <pll_get_frac+0x108>)
1a002bf0:	429d      	cmp	r5, r3
1a002bf2:	d923      	bls.n	1a002c3c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002bf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002bf6:	1aed      	subs	r5, r5, r3
1a002bf8:	d433      	bmi.n	1a002c62 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002bfa:	42ae      	cmp	r6, r5
1a002bfc:	dc3b      	bgt.n	1a002c76 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002bfe:	42be      	cmp	r6, r7
1a002c00:	dc31      	bgt.n	1a002c66 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002c02:	466d      	mov	r5, sp
1a002c04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c08:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c10:	e006      	b.n	1a002c20 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002c12:	466d      	mov	r5, sp
1a002c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002c20:	b019      	add	sp, #100	; 0x64
1a002c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002c24:	425b      	negs	r3, r3
1a002c26:	e7ce      	b.n	1a002bc6 <pll_get_frac+0x32>
		*ppll = pll[2];
1a002c28:	ad10      	add	r5, sp, #64	; 0x40
1a002c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002c36:	e7f3      	b.n	1a002c20 <pll_get_frac+0x8c>
		return -val;
1a002c38:	425b      	negs	r3, r3
1a002c3a:	e7d7      	b.n	1a002bec <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002c3c:	2340      	movs	r3, #64	; 0x40
1a002c3e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002c40:	6963      	ldr	r3, [r4, #20]
1a002c42:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002c44:	a908      	add	r1, sp, #32
1a002c46:	4628      	mov	r0, r5
1a002c48:	f7ff ff52 	bl	1a002af0 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002c4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002c4e:	42ab      	cmp	r3, r5
1a002c50:	d1d0      	bne.n	1a002bf4 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002c52:	ad08      	add	r5, sp, #32
1a002c54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002c60:	e7de      	b.n	1a002c20 <pll_get_frac+0x8c>
		return -val;
1a002c62:	426d      	negs	r5, r5
1a002c64:	e7c9      	b.n	1a002bfa <pll_get_frac+0x66>
			*ppll = pll[2];
1a002c66:	ad10      	add	r5, sp, #64	; 0x40
1a002c68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c6c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c74:	e7d4      	b.n	1a002c20 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002c76:	42af      	cmp	r7, r5
1a002c78:	db07      	blt.n	1a002c8a <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002c7a:	ad08      	add	r5, sp, #32
1a002c7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c80:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c88:	e7ca      	b.n	1a002c20 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002c8a:	ad10      	add	r5, sp, #64	; 0x40
1a002c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c90:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c98:	e7c2      	b.n	1a002c20 <pll_get_frac+0x8c>
1a002c9a:	bf00      	nop
1a002c9c:	068e7780 	.word	0x068e7780

1a002ca0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002ca0:	b430      	push	{r4, r5}
1a002ca2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002ca4:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002ca6:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002ca8:	e000      	b.n	1a002cac <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002caa:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002cac:	281c      	cmp	r0, #28
1a002cae:	d118      	bne.n	1a002ce2 <Chip_Clock_FindBaseClock+0x42>
1a002cb0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002cb4:	0051      	lsls	r1, r2, #1
1a002cb6:	4a0c      	ldr	r2, [pc, #48]	; (1a002ce8 <Chip_Clock_FindBaseClock+0x48>)
1a002cb8:	440a      	add	r2, r1
1a002cba:	7914      	ldrb	r4, [r2, #4]
1a002cbc:	4284      	cmp	r4, r0
1a002cbe:	d010      	beq.n	1a002ce2 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002cc0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002cc4:	004a      	lsls	r2, r1, #1
1a002cc6:	4908      	ldr	r1, [pc, #32]	; (1a002ce8 <Chip_Clock_FindBaseClock+0x48>)
1a002cc8:	5a8a      	ldrh	r2, [r1, r2]
1a002cca:	42aa      	cmp	r2, r5
1a002ccc:	d8ed      	bhi.n	1a002caa <Chip_Clock_FindBaseClock+0xa>
1a002cce:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002cd2:	0051      	lsls	r1, r2, #1
1a002cd4:	4a04      	ldr	r2, [pc, #16]	; (1a002ce8 <Chip_Clock_FindBaseClock+0x48>)
1a002cd6:	440a      	add	r2, r1
1a002cd8:	8852      	ldrh	r2, [r2, #2]
1a002cda:	42aa      	cmp	r2, r5
1a002cdc:	d3e5      	bcc.n	1a002caa <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002cde:	4620      	mov	r0, r4
1a002ce0:	e7e4      	b.n	1a002cac <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002ce2:	bc30      	pop	{r4, r5}
1a002ce4:	4770      	bx	lr
1a002ce6:	bf00      	nop
1a002ce8:	1a007334 	.word	0x1a007334

1a002cec <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002cec:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002cf2:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002cf4:	4a0d      	ldr	r2, [pc, #52]	; (1a002d2c <Chip_Clock_EnableCrystal+0x40>)
1a002cf6:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002cf8:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002cfc:	6992      	ldr	r2, [r2, #24]
1a002cfe:	428a      	cmp	r2, r1
1a002d00:	d001      	beq.n	1a002d06 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002d02:	4a0a      	ldr	r2, [pc, #40]	; (1a002d2c <Chip_Clock_EnableCrystal+0x40>)
1a002d04:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002d06:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002d0a:	4a09      	ldr	r2, [pc, #36]	; (1a002d30 <Chip_Clock_EnableCrystal+0x44>)
1a002d0c:	6811      	ldr	r1, [r2, #0]
1a002d0e:	4a09      	ldr	r2, [pc, #36]	; (1a002d34 <Chip_Clock_EnableCrystal+0x48>)
1a002d10:	4291      	cmp	r1, r2
1a002d12:	d901      	bls.n	1a002d18 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002d14:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002d18:	4a04      	ldr	r2, [pc, #16]	; (1a002d2c <Chip_Clock_EnableCrystal+0x40>)
1a002d1a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002d1c:	9b01      	ldr	r3, [sp, #4]
1a002d1e:	1e5a      	subs	r2, r3, #1
1a002d20:	9201      	str	r2, [sp, #4]
1a002d22:	2b00      	cmp	r3, #0
1a002d24:	d1fa      	bne.n	1a002d1c <Chip_Clock_EnableCrystal+0x30>
}
1a002d26:	b002      	add	sp, #8
1a002d28:	4770      	bx	lr
1a002d2a:	bf00      	nop
1a002d2c:	40050000 	.word	0x40050000
1a002d30:	1a00729c 	.word	0x1a00729c
1a002d34:	01312cff 	.word	0x01312cff

1a002d38 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002d38:	3012      	adds	r0, #18
1a002d3a:	4b05      	ldr	r3, [pc, #20]	; (1a002d50 <Chip_Clock_GetDividerSource+0x18>)
1a002d3c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002d40:	f010 0f01 	tst.w	r0, #1
1a002d44:	d102      	bne.n	1a002d4c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002d46:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002d4a:	4770      	bx	lr
		return CLKINPUT_PD;
1a002d4c:	2011      	movs	r0, #17
}
1a002d4e:	4770      	bx	lr
1a002d50:	40050000 	.word	0x40050000

1a002d54 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002d54:	f100 0212 	add.w	r2, r0, #18
1a002d58:	4b03      	ldr	r3, [pc, #12]	; (1a002d68 <Chip_Clock_GetDividerDivisor+0x14>)
1a002d5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002d5e:	4b03      	ldr	r3, [pc, #12]	; (1a002d6c <Chip_Clock_GetDividerDivisor+0x18>)
1a002d60:	5c18      	ldrb	r0, [r3, r0]
}
1a002d62:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002d66:	4770      	bx	lr
1a002d68:	40050000 	.word	0x40050000
1a002d6c:	1a00732c 	.word	0x1a00732c

1a002d70 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002d70:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002d72:	2810      	cmp	r0, #16
1a002d74:	d80a      	bhi.n	1a002d8c <Chip_Clock_GetClockInputHz+0x1c>
1a002d76:	e8df f000 	tbb	[pc, r0]
1a002d7a:	0b42      	.short	0x0b42
1a002d7c:	091f160d 	.word	0x091f160d
1a002d80:	2b282522 	.word	0x2b282522
1a002d84:	322e0909 	.word	0x322e0909
1a002d88:	3a36      	.short	0x3a36
1a002d8a:	3e          	.byte	0x3e
1a002d8b:	00          	.byte	0x00
	uint32_t rate = 0;
1a002d8c:	2000      	movs	r0, #0
1a002d8e:	e038      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002d90:	481e      	ldr	r0, [pc, #120]	; (1a002e0c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002d92:	e036      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002d94:	4b1e      	ldr	r3, [pc, #120]	; (1a002e10 <Chip_Clock_GetClockInputHz+0xa0>)
1a002d96:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002d9a:	f003 0307 	and.w	r3, r3, #7
1a002d9e:	2b04      	cmp	r3, #4
1a002da0:	d130      	bne.n	1a002e04 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a002da2:	2000      	movs	r0, #0
1a002da4:	e02d      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002da6:	4b1a      	ldr	r3, [pc, #104]	; (1a002e10 <Chip_Clock_GetClockInputHz+0xa0>)
1a002da8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002dac:	f003 0307 	and.w	r3, r3, #7
1a002db0:	2b04      	cmp	r3, #4
1a002db2:	d029      	beq.n	1a002e08 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002db4:	4817      	ldr	r0, [pc, #92]	; (1a002e14 <Chip_Clock_GetClockInputHz+0xa4>)
1a002db6:	e024      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002db8:	4b17      	ldr	r3, [pc, #92]	; (1a002e18 <Chip_Clock_GetClockInputHz+0xa8>)
1a002dba:	6818      	ldr	r0, [r3, #0]
		break;
1a002dbc:	e021      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002dbe:	4b17      	ldr	r3, [pc, #92]	; (1a002e1c <Chip_Clock_GetClockInputHz+0xac>)
1a002dc0:	6818      	ldr	r0, [r3, #0]
		break;
1a002dc2:	e01e      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002dc4:	4b16      	ldr	r3, [pc, #88]	; (1a002e20 <Chip_Clock_GetClockInputHz+0xb0>)
1a002dc6:	6818      	ldr	r0, [r3, #0]
		break;
1a002dc8:	e01b      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002dca:	4b15      	ldr	r3, [pc, #84]	; (1a002e20 <Chip_Clock_GetClockInputHz+0xb0>)
1a002dcc:	6858      	ldr	r0, [r3, #4]
		break;
1a002dce:	e018      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002dd0:	f000 f86a 	bl	1a002ea8 <Chip_Clock_GetMainPLLHz>
		break;
1a002dd4:	e015      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002dd6:	2100      	movs	r1, #0
1a002dd8:	f000 f89c 	bl	1a002f14 <Chip_Clock_GetDivRate>
		break;
1a002ddc:	e011      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002dde:	2101      	movs	r1, #1
1a002de0:	f000 f898 	bl	1a002f14 <Chip_Clock_GetDivRate>
		break;
1a002de4:	e00d      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002de6:	2102      	movs	r1, #2
1a002de8:	f000 f894 	bl	1a002f14 <Chip_Clock_GetDivRate>
		break;
1a002dec:	e009      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002dee:	2103      	movs	r1, #3
1a002df0:	f000 f890 	bl	1a002f14 <Chip_Clock_GetDivRate>
		break;
1a002df4:	e005      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002df6:	2104      	movs	r1, #4
1a002df8:	f000 f88c 	bl	1a002f14 <Chip_Clock_GetDivRate>
		break;
1a002dfc:	e001      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a002dfe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002e02:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a002e04:	4803      	ldr	r0, [pc, #12]	; (1a002e14 <Chip_Clock_GetClockInputHz+0xa4>)
1a002e06:	e7fc      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a002e08:	4806      	ldr	r0, [pc, #24]	; (1a002e24 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002e0a:	e7fa      	b.n	1a002e02 <Chip_Clock_GetClockInputHz+0x92>
1a002e0c:	00b71b00 	.word	0x00b71b00
1a002e10:	40043000 	.word	0x40043000
1a002e14:	017d7840 	.word	0x017d7840
1a002e18:	1a007270 	.word	0x1a007270
1a002e1c:	1a00729c 	.word	0x1a00729c
1a002e20:	10002c04 	.word	0x10002c04
1a002e24:	02faf080 	.word	0x02faf080

1a002e28 <Chip_Clock_CalcMainPLLValue>:
{
1a002e28:	b538      	push	{r3, r4, r5, lr}
1a002e2a:	4605      	mov	r5, r0
1a002e2c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002e2e:	7908      	ldrb	r0, [r1, #4]
1a002e30:	f7ff ff9e 	bl	1a002d70 <Chip_Clock_GetClockInputHz>
1a002e34:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002e36:	4b19      	ldr	r3, [pc, #100]	; (1a002e9c <Chip_Clock_CalcMainPLLValue+0x74>)
1a002e38:	442b      	add	r3, r5
1a002e3a:	4a19      	ldr	r2, [pc, #100]	; (1a002ea0 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002e3c:	4293      	cmp	r3, r2
1a002e3e:	d821      	bhi.n	1a002e84 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002e40:	b318      	cbz	r0, 1a002e8a <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002e42:	2380      	movs	r3, #128	; 0x80
1a002e44:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002e46:	2300      	movs	r3, #0
1a002e48:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002e4a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002e4c:	fbb5 f3f0 	udiv	r3, r5, r0
1a002e50:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002e52:	4a14      	ldr	r2, [pc, #80]	; (1a002ea4 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002e54:	4295      	cmp	r5, r2
1a002e56:	d903      	bls.n	1a002e60 <Chip_Clock_CalcMainPLLValue+0x38>
1a002e58:	fb03 f000 	mul.w	r0, r3, r0
1a002e5c:	42a8      	cmp	r0, r5
1a002e5e:	d007      	beq.n	1a002e70 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002e60:	4621      	mov	r1, r4
1a002e62:	4628      	mov	r0, r5
1a002e64:	f7ff fe96 	bl	1a002b94 <pll_get_frac>
		if (!ppll->nsel) {
1a002e68:	68a3      	ldr	r3, [r4, #8]
1a002e6a:	b18b      	cbz	r3, 1a002e90 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002e6c:	3b01      	subs	r3, #1
1a002e6e:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002e70:	6923      	ldr	r3, [r4, #16]
1a002e72:	b183      	cbz	r3, 1a002e96 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002e74:	68e2      	ldr	r2, [r4, #12]
1a002e76:	b10a      	cbz	r2, 1a002e7c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002e78:	3a01      	subs	r2, #1
1a002e7a:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002e7c:	3b01      	subs	r3, #1
1a002e7e:	6123      	str	r3, [r4, #16]
	return 0;
1a002e80:	2000      	movs	r0, #0
}
1a002e82:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e88:	e7fb      	b.n	1a002e82 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002e8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e8e:	e7f8      	b.n	1a002e82 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002e90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e94:	e7f5      	b.n	1a002e82 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002e96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e9a:	e7f2      	b.n	1a002e82 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002e9c:	ff6b3a10 	.word	0xff6b3a10
1a002ea0:	0b940510 	.word	0x0b940510
1a002ea4:	094c5eff 	.word	0x094c5eff

1a002ea8 <Chip_Clock_GetMainPLLHz>:
{
1a002ea8:	b530      	push	{r4, r5, lr}
1a002eaa:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002eac:	4d17      	ldr	r5, [pc, #92]	; (1a002f0c <Chip_Clock_GetMainPLLHz+0x64>)
1a002eae:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002eb0:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002eb4:	f7ff ff5c 	bl	1a002d70 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002eb8:	4b15      	ldr	r3, [pc, #84]	; (1a002f10 <Chip_Clock_GetMainPLLHz+0x68>)
1a002eba:	681b      	ldr	r3, [r3, #0]
1a002ebc:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002ebe:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002ec0:	f013 0f01 	tst.w	r3, #1
1a002ec4:	d01f      	beq.n	1a002f06 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a002ec6:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002eca:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002ece:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002ed2:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002ed6:	3301      	adds	r3, #1
	n = nsel + 1;
1a002ed8:	3201      	adds	r2, #1
	p = ptab[psel];
1a002eda:	f10d 0c08 	add.w	ip, sp, #8
1a002ede:	4461      	add	r1, ip
1a002ee0:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002ee4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002ee8:	d108      	bne.n	1a002efc <Chip_Clock_GetMainPLLHz+0x54>
1a002eea:	b93d      	cbnz	r5, 1a002efc <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002eec:	0049      	lsls	r1, r1, #1
1a002eee:	fbb3 f3f1 	udiv	r3, r3, r1
1a002ef2:	fbb0 f0f2 	udiv	r0, r0, r2
1a002ef6:	fb00 f003 	mul.w	r0, r0, r3
1a002efa:	e005      	b.n	1a002f08 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a002efc:	fbb0 f0f2 	udiv	r0, r0, r2
1a002f00:	fb03 f000 	mul.w	r0, r3, r0
1a002f04:	e000      	b.n	1a002f08 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a002f06:	2000      	movs	r0, #0
}
1a002f08:	b003      	add	sp, #12
1a002f0a:	bd30      	pop	{r4, r5, pc}
1a002f0c:	40050000 	.word	0x40050000
1a002f10:	1a007328 	.word	0x1a007328

1a002f14 <Chip_Clock_GetDivRate>:
{
1a002f14:	b538      	push	{r3, r4, r5, lr}
1a002f16:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002f18:	4608      	mov	r0, r1
1a002f1a:	f7ff ff0d 	bl	1a002d38 <Chip_Clock_GetDividerSource>
1a002f1e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002f20:	4620      	mov	r0, r4
1a002f22:	f7ff ff17 	bl	1a002d54 <Chip_Clock_GetDividerDivisor>
1a002f26:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002f28:	4628      	mov	r0, r5
1a002f2a:	f7ff ff21 	bl	1a002d70 <Chip_Clock_GetClockInputHz>
1a002f2e:	3401      	adds	r4, #1
}
1a002f30:	fbb0 f0f4 	udiv	r0, r0, r4
1a002f34:	bd38      	pop	{r3, r4, r5, pc}
1a002f36:	Address 0x000000001a002f36 is out of bounds.


1a002f38 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002f38:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002f3a:	f100 0416 	add.w	r4, r0, #22
1a002f3e:	00a4      	lsls	r4, r4, #2
1a002f40:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002f44:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002f48:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002f4a:	281b      	cmp	r0, #27
1a002f4c:	d813      	bhi.n	1a002f76 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002f4e:	2911      	cmp	r1, #17
1a002f50:	d01a      	beq.n	1a002f88 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002f52:	4d0e      	ldr	r5, [pc, #56]	; (1a002f8c <Chip_Clock_SetBaseClock+0x54>)
1a002f54:	4025      	ands	r5, r4

			if (autoblocken) {
1a002f56:	b10a      	cbz	r2, 1a002f5c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002f58:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002f5c:	b10b      	cbz	r3, 1a002f62 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002f5e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002f62:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002f66:	3016      	adds	r0, #22
1a002f68:	0080      	lsls	r0, r0, #2
1a002f6a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f6e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002f72:	6045      	str	r5, [r0, #4]
1a002f74:	e008      	b.n	1a002f88 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002f76:	f044 0401 	orr.w	r4, r4, #1
1a002f7a:	3016      	adds	r0, #22
1a002f7c:	0080      	lsls	r0, r0, #2
1a002f7e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f82:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002f86:	6044      	str	r4, [r0, #4]
	}
}
1a002f88:	bc30      	pop	{r4, r5}
1a002f8a:	4770      	bx	lr
1a002f8c:	e0fff7fe 	.word	0xe0fff7fe

1a002f90 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002f90:	281b      	cmp	r0, #27
1a002f92:	d80c      	bhi.n	1a002fae <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002f94:	3016      	adds	r0, #22
1a002f96:	0080      	lsls	r0, r0, #2
1a002f98:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f9c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002fa0:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002fa2:	f010 0f01 	tst.w	r0, #1
1a002fa6:	d104      	bne.n	1a002fb2 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002fa8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002fac:	4770      	bx	lr
		return CLKINPUT_PD;
1a002fae:	2011      	movs	r0, #17
1a002fb0:	4770      	bx	lr
		return CLKINPUT_PD;
1a002fb2:	2011      	movs	r0, #17
}
1a002fb4:	4770      	bx	lr

1a002fb6 <Chip_Clock_GetBaseClocktHz>:
{
1a002fb6:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002fb8:	f7ff ffea 	bl	1a002f90 <Chip_Clock_GetBaseClock>
1a002fbc:	f7ff fed8 	bl	1a002d70 <Chip_Clock_GetClockInputHz>
}
1a002fc0:	bd08      	pop	{r3, pc}
1a002fc2:	Address 0x000000001a002fc2 is out of bounds.


1a002fc4 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002fc4:	b969      	cbnz	r1, 1a002fe2 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a002fc6:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002fc8:	b10a      	cbz	r2, 1a002fce <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002fca:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002fce:	2b02      	cmp	r3, #2
1a002fd0:	d009      	beq.n	1a002fe6 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002fd2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002fd6:	d209      	bcs.n	1a002fec <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002fd8:	3020      	adds	r0, #32
1a002fda:	4b07      	ldr	r3, [pc, #28]	; (1a002ff8 <Chip_Clock_EnableOpts+0x34>)
1a002fdc:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002fe0:	4770      	bx	lr
		reg |= (1 << 1);
1a002fe2:	2103      	movs	r1, #3
1a002fe4:	e7f0      	b.n	1a002fc8 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002fe6:	f041 0120 	orr.w	r1, r1, #32
1a002fea:	e7f2      	b.n	1a002fd2 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002fec:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002ff0:	4b02      	ldr	r3, [pc, #8]	; (1a002ffc <Chip_Clock_EnableOpts+0x38>)
1a002ff2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002ff6:	4770      	bx	lr
1a002ff8:	40051000 	.word	0x40051000
1a002ffc:	40052000 	.word	0x40052000

1a003000 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003000:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003004:	d208      	bcs.n	1a003018 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003006:	4a09      	ldr	r2, [pc, #36]	; (1a00302c <Chip_Clock_Enable+0x2c>)
1a003008:	3020      	adds	r0, #32
1a00300a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00300e:	f043 0301 	orr.w	r3, r3, #1
1a003012:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003016:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003018:	4a05      	ldr	r2, [pc, #20]	; (1a003030 <Chip_Clock_Enable+0x30>)
1a00301a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00301e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003022:	f043 0301 	orr.w	r3, r3, #1
1a003026:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00302a:	4770      	bx	lr
1a00302c:	40051000 	.word	0x40051000
1a003030:	40052000 	.word	0x40052000

1a003034 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003034:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003036:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00303a:	d309      	bcc.n	1a003050 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00303c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003040:	4a0d      	ldr	r2, [pc, #52]	; (1a003078 <Chip_Clock_GetRate+0x44>)
1a003042:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003046:	f014 0f01 	tst.w	r4, #1
1a00304a:	d107      	bne.n	1a00305c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00304c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00304e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003050:	f100 0320 	add.w	r3, r0, #32
1a003054:	4a09      	ldr	r2, [pc, #36]	; (1a00307c <Chip_Clock_GetRate+0x48>)
1a003056:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00305a:	e7f4      	b.n	1a003046 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a00305c:	f7ff fe20 	bl	1a002ca0 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003060:	f7ff ffa9 	bl	1a002fb6 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003064:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003068:	d103      	bne.n	1a003072 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00306a:	2301      	movs	r3, #1
		rate = rate / div;
1a00306c:	fbb0 f0f3 	udiv	r0, r0, r3
1a003070:	e7ed      	b.n	1a00304e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a003072:	2302      	movs	r3, #2
1a003074:	e7fa      	b.n	1a00306c <Chip_Clock_GetRate+0x38>
1a003076:	bf00      	nop
1a003078:	40052000 	.word	0x40052000
1a00307c:	40051000 	.word	0x40051000

1a003080 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a003080:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a003082:	2069      	movs	r0, #105	; 0x69
1a003084:	f7ff ffd6 	bl	1a003034 <Chip_Clock_GetRate>
1a003088:	4b01      	ldr	r3, [pc, #4]	; (1a003090 <SystemCoreClockUpdate+0x10>)
1a00308a:	6018      	str	r0, [r3, #0]
}
1a00308c:	bd08      	pop	{r3, pc}
1a00308e:	bf00      	nop
1a003090:	10002dbc 	.word	0x10002dbc

1a003094 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a003094:	b570      	push	{r4, r5, r6, lr}
1a003096:	b08a      	sub	sp, #40	; 0x28
1a003098:	4605      	mov	r5, r0
1a00309a:	460e      	mov	r6, r1
1a00309c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a00309e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0030a2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0030a4:	2806      	cmp	r0, #6
1a0030a6:	d018      	beq.n	1a0030da <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0030a8:	2300      	movs	r3, #0
1a0030aa:	2201      	movs	r2, #1
1a0030ac:	4629      	mov	r1, r5
1a0030ae:	2004      	movs	r0, #4
1a0030b0:	f7ff ff42 	bl	1a002f38 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0030b4:	4a49      	ldr	r2, [pc, #292]	; (1a0031dc <Chip_SetupCoreClock+0x148>)
1a0030b6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0030b8:	f043 0301 	orr.w	r3, r3, #1
1a0030bc:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0030be:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0030c2:	a901      	add	r1, sp, #4
1a0030c4:	4630      	mov	r0, r6
1a0030c6:	f7ff feaf 	bl	1a002e28 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0030ca:	4b45      	ldr	r3, [pc, #276]	; (1a0031e0 <Chip_SetupCoreClock+0x14c>)
1a0030cc:	429e      	cmp	r6, r3
1a0030ce:	d916      	bls.n	1a0030fe <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0030d0:	9b01      	ldr	r3, [sp, #4]
1a0030d2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0030d6:	d003      	beq.n	1a0030e0 <Chip_SetupCoreClock+0x4c>
1a0030d8:	e7fe      	b.n	1a0030d8 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0030da:	f7ff fe07 	bl	1a002cec <Chip_Clock_EnableCrystal>
1a0030de:	e7e3      	b.n	1a0030a8 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a0030e0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0030e4:	d005      	beq.n	1a0030f2 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0030e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0030ea:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0030ec:	2500      	movs	r5, #0
			direct = 1;
1a0030ee:	2601      	movs	r6, #1
1a0030f0:	e007      	b.n	1a003102 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0030f2:	9b04      	ldr	r3, [sp, #16]
1a0030f4:	3301      	adds	r3, #1
1a0030f6:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0030f8:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0030fa:	2600      	movs	r6, #0
1a0030fc:	e001      	b.n	1a003102 <Chip_SetupCoreClock+0x6e>
1a0030fe:	2500      	movs	r5, #0
1a003100:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003102:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003106:	9b01      	ldr	r3, [sp, #4]
1a003108:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00310c:	9a05      	ldr	r2, [sp, #20]
1a00310e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003112:	9a03      	ldr	r2, [sp, #12]
1a003114:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003118:	9a04      	ldr	r2, [sp, #16]
1a00311a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00311e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003122:	4a2e      	ldr	r2, [pc, #184]	; (1a0031dc <Chip_SetupCoreClock+0x148>)
1a003124:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003126:	4b2d      	ldr	r3, [pc, #180]	; (1a0031dc <Chip_SetupCoreClock+0x148>)
1a003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00312a:	f013 0f01 	tst.w	r3, #1
1a00312e:	d0fa      	beq.n	1a003126 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003130:	2300      	movs	r3, #0
1a003132:	2201      	movs	r2, #1
1a003134:	2109      	movs	r1, #9
1a003136:	2004      	movs	r0, #4
1a003138:	f7ff fefe 	bl	1a002f38 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00313c:	b1fe      	cbz	r6, 1a00317e <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00313e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a003142:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003144:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003146:	1e5a      	subs	r2, r3, #1
1a003148:	9209      	str	r2, [sp, #36]	; 0x24
1a00314a:	2b00      	cmp	r3, #0
1a00314c:	d1fa      	bne.n	1a003144 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00314e:	9b01      	ldr	r3, [sp, #4]
1a003150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003154:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003156:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00315a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00315e:	9a05      	ldr	r2, [sp, #20]
1a003160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003164:	9a03      	ldr	r2, [sp, #12]
1a003166:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00316a:	9a04      	ldr	r2, [sp, #16]
1a00316c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003170:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003174:	4a19      	ldr	r2, [pc, #100]	; (1a0031dc <Chip_SetupCoreClock+0x148>)
1a003176:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a003178:	b36c      	cbz	r4, 1a0031d6 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00317a:	2400      	movs	r4, #0
1a00317c:	e029      	b.n	1a0031d2 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00317e:	2d00      	cmp	r5, #0
1a003180:	d0fa      	beq.n	1a003178 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003182:	f24c 3350 	movw	r3, #50000	; 0xc350
1a003186:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a003188:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00318a:	1e5a      	subs	r2, r3, #1
1a00318c:	9209      	str	r2, [sp, #36]	; 0x24
1a00318e:	2b00      	cmp	r3, #0
1a003190:	d1fa      	bne.n	1a003188 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a003192:	9b04      	ldr	r3, [sp, #16]
1a003194:	1e5a      	subs	r2, r3, #1
1a003196:	9204      	str	r2, [sp, #16]
1a003198:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a00319c:	9b01      	ldr	r3, [sp, #4]
1a00319e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0031a2:	9905      	ldr	r1, [sp, #20]
1a0031a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0031a8:	9903      	ldr	r1, [sp, #12]
1a0031aa:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0031ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0031b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0031b6:	4a09      	ldr	r2, [pc, #36]	; (1a0031dc <Chip_SetupCoreClock+0x148>)
1a0031b8:	6453      	str	r3, [r2, #68]	; 0x44
1a0031ba:	e7dd      	b.n	1a003178 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0031bc:	4809      	ldr	r0, [pc, #36]	; (1a0031e4 <Chip_SetupCoreClock+0x150>)
1a0031be:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0031c2:	78cb      	ldrb	r3, [r1, #3]
1a0031c4:	788a      	ldrb	r2, [r1, #2]
1a0031c6:	7849      	ldrb	r1, [r1, #1]
1a0031c8:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0031cc:	f7ff feb4 	bl	1a002f38 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0031d0:	3401      	adds	r4, #1
1a0031d2:	2c11      	cmp	r4, #17
1a0031d4:	d9f2      	bls.n	1a0031bc <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0031d6:	b00a      	add	sp, #40	; 0x28
1a0031d8:	bd70      	pop	{r4, r5, r6, pc}
1a0031da:	bf00      	nop
1a0031dc:	40050000 	.word	0x40050000
1a0031e0:	068e7780 	.word	0x068e7780
1a0031e4:	1a0073a0 	.word	0x1a0073a0

1a0031e8 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0031e8:	4770      	bx	lr
1a0031ea:	Address 0x000000001a0031ea is out of bounds.


1a0031ec <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0031ec:	4b03      	ldr	r3, [pc, #12]	; (1a0031fc <Chip_SSP_GetClockIndex+0x10>)
1a0031ee:	4298      	cmp	r0, r3
1a0031f0:	d001      	beq.n	1a0031f6 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0031f2:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0031f4:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0031f6:	20a5      	movs	r0, #165	; 0xa5
1a0031f8:	4770      	bx	lr
1a0031fa:	bf00      	nop
1a0031fc:	400c5000 	.word	0x400c5000

1a003200 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003200:	4b04      	ldr	r3, [pc, #16]	; (1a003214 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003202:	4298      	cmp	r0, r3
1a003204:	d002      	beq.n	1a00320c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003206:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00320a:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a00320c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003210:	4770      	bx	lr
1a003212:	bf00      	nop
1a003214:	400c5000 	.word	0x400c5000

1a003218 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003218:	6803      	ldr	r3, [r0, #0]
1a00321a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00321e:	0209      	lsls	r1, r1, #8
1a003220:	b289      	uxth	r1, r1
1a003222:	4319      	orrs	r1, r3
1a003224:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003226:	6102      	str	r2, [r0, #16]
}
1a003228:	4770      	bx	lr

1a00322a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00322a:	b570      	push	{r4, r5, r6, lr}
1a00322c:	4606      	mov	r6, r0
1a00322e:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003230:	f7ff ffe6 	bl	1a003200 <Chip_SSP_GetPeriphClockIndex>
1a003234:	f7ff fefe 	bl	1a003034 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003238:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00323a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a00323e:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a003240:	e000      	b.n	1a003244 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003242:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a003244:	42ab      	cmp	r3, r5
1a003246:	d90b      	bls.n	1a003260 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003248:	1c4c      	adds	r4, r1, #1
1a00324a:	fb02 f304 	mul.w	r3, r2, r4
1a00324e:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003252:	429d      	cmp	r5, r3
1a003254:	d2f6      	bcs.n	1a003244 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a003256:	2cff      	cmp	r4, #255	; 0xff
1a003258:	d9f3      	bls.n	1a003242 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a00325a:	3202      	adds	r2, #2
				cr0_div = 0;
1a00325c:	2100      	movs	r1, #0
1a00325e:	e7f1      	b.n	1a003244 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003260:	4630      	mov	r0, r6
1a003262:	f7ff ffd9 	bl	1a003218 <Chip_SSP_SetClockRate>
}
1a003266:	bd70      	pop	{r4, r5, r6, pc}

1a003268 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003268:	b510      	push	{r4, lr}
1a00326a:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a00326c:	f7ff ffbe 	bl	1a0031ec <Chip_SSP_GetClockIndex>
1a003270:	f7ff fec6 	bl	1a003000 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003274:	4620      	mov	r0, r4
1a003276:	f7ff ffc3 	bl	1a003200 <Chip_SSP_GetPeriphClockIndex>
1a00327a:	f7ff fec1 	bl	1a003000 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00327e:	6863      	ldr	r3, [r4, #4]
1a003280:	f023 0304 	bic.w	r3, r3, #4
1a003284:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003286:	6823      	ldr	r3, [r4, #0]
1a003288:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a00328c:	f043 0307 	orr.w	r3, r3, #7
1a003290:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a003292:	4902      	ldr	r1, [pc, #8]	; (1a00329c <Chip_SSP_Init+0x34>)
1a003294:	4620      	mov	r0, r4
1a003296:	f7ff ffc8 	bl	1a00322a <Chip_SSP_SetBitRate>
}
1a00329a:	bd10      	pop	{r4, pc}
1a00329c:	000186a0 	.word	0x000186a0

1a0032a0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0032a0:	2901      	cmp	r1, #1
1a0032a2:	d000      	beq.n	1a0032a6 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a0032a4:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a0032a6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0032aa:	0082      	lsls	r2, r0, #2
1a0032ac:	4b03      	ldr	r3, [pc, #12]	; (1a0032bc <Chip_I2C_EventHandler+0x1c>)
1a0032ae:	4413      	add	r3, r2
1a0032b0:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a0032b2:	7d13      	ldrb	r3, [r2, #20]
1a0032b4:	b2db      	uxtb	r3, r3
1a0032b6:	2b04      	cmp	r3, #4
1a0032b8:	d0fb      	beq.n	1a0032b2 <Chip_I2C_EventHandler+0x12>
1a0032ba:	e7f3      	b.n	1a0032a4 <Chip_I2C_EventHandler+0x4>
1a0032bc:	10000038 	.word	0x10000038

1a0032c0 <handleMasterXferState>:
{
1a0032c0:	b430      	push	{r4, r5}
	return (int) (pI2C->STAT & I2C_STAT_CODE_BITMASK);
1a0032c2:	6843      	ldr	r3, [r0, #4]
1a0032c4:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
	switch (getCurState(pI2C)) {
1a0032c8:	2b58      	cmp	r3, #88	; 0x58
1a0032ca:	d87e      	bhi.n	1a0033ca <handleMasterXferState+0x10a>
1a0032cc:	e8df f003 	tbb	[pc, r3]
1a0032d0:	7d7d7d79 	.word	0x7d7d7d79
1a0032d4:	7d7d7d7d 	.word	0x7d7d7d7d
1a0032d8:	7d7d7d2f 	.word	0x7d7d7d2f
1a0032dc:	7d7d7d7d 	.word	0x7d7d7d7d
1a0032e0:	7d7d7d2f 	.word	0x7d7d7d2f
1a0032e4:	7d7d7d7d 	.word	0x7d7d7d7d
1a0032e8:	7d7d7d39 	.word	0x7d7d7d39
1a0032ec:	7d7d7d7d 	.word	0x7d7d7d7d
1a0032f0:	7d7d7d6d 	.word	0x7d7d7d6d
1a0032f4:	7d7d7d7d 	.word	0x7d7d7d7d
1a0032f8:	7d7d7d39 	.word	0x7d7d7d39
1a0032fc:	7d7d7d7d 	.word	0x7d7d7d7d
1a003300:	7d7d7d71 	.word	0x7d7d7d71
1a003304:	7d7d7d7d 	.word	0x7d7d7d7d
1a003308:	7d7d7d75 	.word	0x7d7d7d75
1a00330c:	7d7d7d7d 	.word	0x7d7d7d7d
1a003310:	7d7d7d6b 	.word	0x7d7d7d6b
1a003314:	7d7d7d7d 	.word	0x7d7d7d7d
1a003318:	7d7d7d6d 	.word	0x7d7d7d6d
1a00331c:	7d7d7d7d 	.word	0x7d7d7d7d
1a003320:	7d7d7d2d 	.word	0x7d7d7d2d
1a003324:	7d7d7d7d 	.word	0x7d7d7d7d
1a003328:	4f          	.byte	0x4f
1a003329:	00          	.byte	0x00
	uint32_t cclr = I2C_CON_FLAGS;
1a00332a:	233c      	movs	r3, #60	; 0x3c
1a00332c:	e020      	b.n	1a003370 <handleMasterXferState+0xb0>
		pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a00332e:	780a      	ldrb	r2, [r1, #0]
1a003330:	688b      	ldr	r3, [r1, #8]
1a003332:	fab3 f383 	clz	r3, r3
1a003336:	095b      	lsrs	r3, r3, #5
1a003338:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a00333c:	6083      	str	r3, [r0, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a00333e:	233c      	movs	r3, #60	; 0x3c
		break;
1a003340:	e023      	b.n	1a00338a <handleMasterXferState+0xca>
		if (!xfer->txSz) {
1a003342:	688b      	ldr	r3, [r1, #8]
1a003344:	b94b      	cbnz	r3, 1a00335a <handleMasterXferState+0x9a>
			cclr &= ~(xfer->rxSz ? I2C_CON_STA : I2C_CON_STO);
1a003346:	690b      	ldr	r3, [r1, #16]
1a003348:	b123      	cbz	r3, 1a003354 <handleMasterXferState+0x94>
1a00334a:	f06f 0320 	mvn.w	r3, #32
1a00334e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
1a003352:	e01a      	b.n	1a00338a <handleMasterXferState+0xca>
1a003354:	f06f 0310 	mvn.w	r3, #16
1a003358:	e7f9      	b.n	1a00334e <handleMasterXferState+0x8e>
			pI2C->DAT = *xfer->txBuff++;
1a00335a:	684b      	ldr	r3, [r1, #4]
1a00335c:	1c5a      	adds	r2, r3, #1
1a00335e:	604a      	str	r2, [r1, #4]
1a003360:	781b      	ldrb	r3, [r3, #0]
1a003362:	6083      	str	r3, [r0, #8]
			xfer->txSz--;
1a003364:	688b      	ldr	r3, [r1, #8]
1a003366:	3b01      	subs	r3, #1
1a003368:	608b      	str	r3, [r1, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a00336a:	233c      	movs	r3, #60	; 0x3c
1a00336c:	e00d      	b.n	1a00338a <handleMasterXferState+0xca>
		cclr &= ~I2C_CON_STO;
1a00336e:	232c      	movs	r3, #44	; 0x2c
		*xfer->rxBuff++ = pI2C->DAT;
1a003370:	6884      	ldr	r4, [r0, #8]
1a003372:	68ca      	ldr	r2, [r1, #12]
1a003374:	1c55      	adds	r5, r2, #1
1a003376:	60cd      	str	r5, [r1, #12]
1a003378:	7014      	strb	r4, [r2, #0]
		xfer->rxSz--;
1a00337a:	690a      	ldr	r2, [r1, #16]
1a00337c:	3a01      	subs	r2, #1
1a00337e:	610a      	str	r2, [r1, #16]
		if (xfer->rxSz > 1) {
1a003380:	690a      	ldr	r2, [r1, #16]
1a003382:	2a01      	cmp	r2, #1
1a003384:	dd01      	ble.n	1a00338a <handleMasterXferState+0xca>
			cclr &= ~I2C_CON_AA;
1a003386:	f023 0304 	bic.w	r3, r3, #4
	pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a00338a:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a00338e:	6002      	str	r2, [r0, #0]
	pI2C->CONCLR = cclr & ~I2C_CON_STO;
1a003390:	f023 0210 	bic.w	r2, r3, #16
1a003394:	6182      	str	r2, [r0, #24]
	if (!(cclr & I2C_CON_STO) || (xfer->status == I2C_STATUS_ARBLOST)) {
1a003396:	f013 0f10 	tst.w	r3, #16
1a00339a:	d018      	beq.n	1a0033ce <handleMasterXferState+0x10e>
1a00339c:	7d0b      	ldrb	r3, [r1, #20]
1a00339e:	2b02      	cmp	r3, #2
1a0033a0:	d015      	beq.n	1a0033ce <handleMasterXferState+0x10e>
	return 1;
1a0033a2:	2001      	movs	r0, #1
1a0033a4:	e017      	b.n	1a0033d6 <handleMasterXferState+0x116>
	uint32_t cclr = I2C_CON_FLAGS;
1a0033a6:	233c      	movs	r3, #60	; 0x3c
1a0033a8:	e7ea      	b.n	1a003380 <handleMasterXferState+0xc0>
		xfer->status = I2C_STATUS_SLAVENAK;
1a0033aa:	2305      	movs	r3, #5
1a0033ac:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a0033ae:	232c      	movs	r3, #44	; 0x2c
		break;
1a0033b0:	e7eb      	b.n	1a00338a <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_NAK;
1a0033b2:	2301      	movs	r3, #1
1a0033b4:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a0033b6:	232c      	movs	r3, #44	; 0x2c
		break;
1a0033b8:	e7e7      	b.n	1a00338a <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_ARBLOST;
1a0033ba:	2302      	movs	r3, #2
1a0033bc:	750b      	strb	r3, [r1, #20]
	uint32_t cclr = I2C_CON_FLAGS;
1a0033be:	233c      	movs	r3, #60	; 0x3c
		break;
1a0033c0:	e7e3      	b.n	1a00338a <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_BUSERR;
1a0033c2:	2303      	movs	r3, #3
1a0033c4:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a0033c6:	232c      	movs	r3, #44	; 0x2c
1a0033c8:	e7df      	b.n	1a00338a <handleMasterXferState+0xca>
	uint32_t cclr = I2C_CON_FLAGS;
1a0033ca:	233c      	movs	r3, #60	; 0x3c
1a0033cc:	e7dd      	b.n	1a00338a <handleMasterXferState+0xca>
		if (xfer->status == I2C_STATUS_BUSY) {
1a0033ce:	7d0b      	ldrb	r3, [r1, #20]
1a0033d0:	2b04      	cmp	r3, #4
1a0033d2:	d002      	beq.n	1a0033da <handleMasterXferState+0x11a>
		return 0;
1a0033d4:	2000      	movs	r0, #0
}
1a0033d6:	bc30      	pop	{r4, r5}
1a0033d8:	4770      	bx	lr
			xfer->status = I2C_STATUS_DONE;
1a0033da:	2000      	movs	r0, #0
1a0033dc:	7508      	strb	r0, [r1, #20]
1a0033de:	e7fa      	b.n	1a0033d6 <handleMasterXferState+0x116>

1a0033e0 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0033e0:	b570      	push	{r4, r5, r6, lr}
1a0033e2:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0033e4:	4e06      	ldr	r6, [pc, #24]	; (1a003400 <Chip_I2C_Init+0x20>)
1a0033e6:	00c4      	lsls	r4, r0, #3
1a0033e8:	1a22      	subs	r2, r4, r0
1a0033ea:	0093      	lsls	r3, r2, #2
1a0033ec:	4433      	add	r3, r6
1a0033ee:	8898      	ldrh	r0, [r3, #4]
1a0033f0:	f7ff fe06 	bl	1a003000 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0033f4:	1b64      	subs	r4, r4, r5
1a0033f6:	00a3      	lsls	r3, r4, #2
1a0033f8:	58f3      	ldr	r3, [r6, r3]
1a0033fa:	226c      	movs	r2, #108	; 0x6c
1a0033fc:	619a      	str	r2, [r3, #24]
}
1a0033fe:	bd70      	pop	{r4, r5, r6, pc}
1a003400:	10000038 	.word	0x10000038

1a003404 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003408:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00340a:	4e0b      	ldr	r6, [pc, #44]	; (1a003438 <Chip_I2C_SetClockRate+0x34>)
1a00340c:	00c5      	lsls	r5, r0, #3
1a00340e:	1a2b      	subs	r3, r5, r0
1a003410:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003414:	eb06 0308 	add.w	r3, r6, r8
1a003418:	8898      	ldrh	r0, [r3, #4]
1a00341a:	f7ff fe0b 	bl	1a003034 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00341e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003422:	f856 3008 	ldr.w	r3, [r6, r8]
1a003426:	0842      	lsrs	r2, r0, #1
1a003428:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00342a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00342e:	691a      	ldr	r2, [r3, #16]
1a003430:	1a80      	subs	r0, r0, r2
1a003432:	6158      	str	r0, [r3, #20]
}
1a003434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003438:	10000038 	.word	0x10000038

1a00343c <Chip_I2C_SetMasterEventHandler>:

/* Set the master event handler */
int Chip_I2C_SetMasterEventHandler(I2C_ID_T id, I2C_EVENTHANDLER_T event)
{
	struct i2c_interface *iic = &i2c[id];
	if (!iic->mXfer) {
1a00343c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a003440:	009a      	lsls	r2, r3, #2
1a003442:	4b09      	ldr	r3, [pc, #36]	; (1a003468 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003444:	4413      	add	r3, r2
1a003446:	691b      	ldr	r3, [r3, #16]
1a003448:	b153      	cbz	r3, 1a003460 <Chip_I2C_SetMasterEventHandler+0x24>
		iic->mEvent = event;
	}
	return iic->mEvent == event;
1a00344a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00344e:	0082      	lsls	r2, r0, #2
1a003450:	4b05      	ldr	r3, [pc, #20]	; (1a003468 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003452:	4413      	add	r3, r2
1a003454:	6898      	ldr	r0, [r3, #8]
}
1a003456:	4288      	cmp	r0, r1
1a003458:	bf14      	ite	ne
1a00345a:	2000      	movne	r0, #0
1a00345c:	2001      	moveq	r0, #1
1a00345e:	4770      	bx	lr
		iic->mEvent = event;
1a003460:	4b01      	ldr	r3, [pc, #4]	; (1a003468 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003462:	4413      	add	r3, r2
1a003464:	6099      	str	r1, [r3, #8]
1a003466:	e7f0      	b.n	1a00344a <Chip_I2C_SetMasterEventHandler+0xe>
1a003468:	10000038 	.word	0x10000038

1a00346c <Chip_I2C_MasterStateHandler>:
	return isMasterState(i2c[id].ip);
}

/* State change handler for master transfer */
void Chip_I2C_MasterStateHandler(I2C_ID_T id)
{
1a00346c:	b510      	push	{r4, lr}
1a00346e:	4604      	mov	r4, r0
	if (!handleMasterXferState(i2c[id].ip, i2c[id].mXfer)) {
1a003470:	4809      	ldr	r0, [pc, #36]	; (1a003498 <Chip_I2C_MasterStateHandler+0x2c>)
1a003472:	00e3      	lsls	r3, r4, #3
1a003474:	1b1b      	subs	r3, r3, r4
1a003476:	009a      	lsls	r2, r3, #2
1a003478:	1883      	adds	r3, r0, r2
1a00347a:	6919      	ldr	r1, [r3, #16]
1a00347c:	5880      	ldr	r0, [r0, r2]
1a00347e:	f7ff ff1f 	bl	1a0032c0 <handleMasterXferState>
1a003482:	b940      	cbnz	r0, 1a003496 <Chip_I2C_MasterStateHandler+0x2a>
		i2c[id].mEvent(id, I2C_EVENT_DONE);
1a003484:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
1a003488:	009a      	lsls	r2, r3, #2
1a00348a:	4b03      	ldr	r3, [pc, #12]	; (1a003498 <Chip_I2C_MasterStateHandler+0x2c>)
1a00348c:	4413      	add	r3, r2
1a00348e:	689b      	ldr	r3, [r3, #8]
1a003490:	2102      	movs	r1, #2
1a003492:	4620      	mov	r0, r4
1a003494:	4798      	blx	r3
	}
}
1a003496:	bd10      	pop	{r4, pc}
1a003498:	10000038 	.word	0x10000038

1a00349c <Chip_I2C_IsStateChanged>:
}

/* State change checking */
int Chip_I2C_IsStateChanged(I2C_ID_T id)
{
	return (LPC_I2Cx(id)->CONSET & I2C_CON_SI) != 0;
1a00349c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0034a0:	0083      	lsls	r3, r0, #2
1a0034a2:	4a03      	ldr	r2, [pc, #12]	; (1a0034b0 <Chip_I2C_IsStateChanged+0x14>)
1a0034a4:	58d3      	ldr	r3, [r2, r3]
1a0034a6:	6818      	ldr	r0, [r3, #0]
}
1a0034a8:	f3c0 00c0 	ubfx	r0, r0, #3, #1
1a0034ac:	4770      	bx	lr
1a0034ae:	bf00      	nop
1a0034b0:	10000038 	.word	0x10000038

1a0034b4 <Chip_I2C_EventHandlerPolling>:
	if (event != I2C_EVENT_WAIT) {
1a0034b4:	2901      	cmp	r1, #1
1a0034b6:	d000      	beq.n	1a0034ba <Chip_I2C_EventHandlerPolling+0x6>
1a0034b8:	4770      	bx	lr
{
1a0034ba:	b538      	push	{r3, r4, r5, lr}
1a0034bc:	4604      	mov	r4, r0
	stat = &iic->mXfer->status;
1a0034be:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a0034c2:	009a      	lsls	r2, r3, #2
1a0034c4:	4b08      	ldr	r3, [pc, #32]	; (1a0034e8 <Chip_I2C_EventHandlerPolling+0x34>)
1a0034c6:	4413      	add	r3, r2
1a0034c8:	691d      	ldr	r5, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {
1a0034ca:	7d2b      	ldrb	r3, [r5, #20]
1a0034cc:	b2db      	uxtb	r3, r3
1a0034ce:	2b04      	cmp	r3, #4
1a0034d0:	d108      	bne.n	1a0034e4 <Chip_I2C_EventHandlerPolling+0x30>
		if (Chip_I2C_IsStateChanged(id)) {
1a0034d2:	4620      	mov	r0, r4
1a0034d4:	f7ff ffe2 	bl	1a00349c <Chip_I2C_IsStateChanged>
1a0034d8:	2800      	cmp	r0, #0
1a0034da:	d0f6      	beq.n	1a0034ca <Chip_I2C_EventHandlerPolling+0x16>
			Chip_I2C_MasterStateHandler(id);
1a0034dc:	4620      	mov	r0, r4
1a0034de:	f7ff ffc5 	bl	1a00346c <Chip_I2C_MasterStateHandler>
1a0034e2:	e7f2      	b.n	1a0034ca <Chip_I2C_EventHandlerPolling+0x16>
}
1a0034e4:	bd38      	pop	{r3, r4, r5, pc}
1a0034e6:	bf00      	nop
1a0034e8:	10000038 	.word	0x10000038

1a0034ec <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0034ec:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0034ee:	4a0b      	ldr	r2, [pc, #44]	; (1a00351c <SystemInit+0x30>)
1a0034f0:	4b0b      	ldr	r3, [pc, #44]	; (1a003520 <SystemInit+0x34>)
1a0034f2:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0034f4:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0034f8:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0034fa:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0034fe:	2b20      	cmp	r3, #32
1a003500:	d004      	beq.n	1a00350c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a003502:	f7ff f963 	bl	1a0027cc <Board_SystemInit>
   Board_Init();
1a003506:	f7ff f8e9 	bl	1a0026dc <Board_Init>
}
1a00350a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00350c:	4a04      	ldr	r2, [pc, #16]	; (1a003520 <SystemInit+0x34>)
1a00350e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003512:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003516:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00351a:	e7f2      	b.n	1a003502 <SystemInit+0x16>
1a00351c:	1a000000 	.word	0x1a000000
1a003520:	e000ed00 	.word	0xe000ed00

1a003524 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003524:	4b04      	ldr	r3, [pc, #16]	; (1a003538 <cyclesCounterInit+0x14>)
1a003526:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003528:	4a04      	ldr	r2, [pc, #16]	; (1a00353c <cyclesCounterInit+0x18>)
1a00352a:	6813      	ldr	r3, [r2, #0]
1a00352c:	f043 0301 	orr.w	r3, r3, #1
1a003530:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003532:	2001      	movs	r0, #1
1a003534:	4770      	bx	lr
1a003536:	bf00      	nop
1a003538:	10000070 	.word	0x10000070
1a00353c:	e0001000 	.word	0xe0001000

1a003540 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a003540:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003544:	0083      	lsls	r3, r0, #2
1a003546:	4a03      	ldr	r2, [pc, #12]	; (1a003554 <uartTxReady+0x14>)
1a003548:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a00354a:	6958      	ldr	r0, [r3, #20]
}
1a00354c:	f000 0020 	and.w	r0, r0, #32
1a003550:	4770      	bx	lr
1a003552:	bf00      	nop
1a003554:	1a0073e8 	.word	0x1a0073e8

1a003558 <uartTxWrite>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
}
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a003558:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00355c:	0083      	lsls	r3, r0, #2
1a00355e:	4a02      	ldr	r2, [pc, #8]	; (1a003568 <uartTxWrite+0x10>)
1a003560:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a003562:	6019      	str	r1, [r3, #0]
}
1a003564:	4770      	bx	lr
1a003566:	bf00      	nop
1a003568:	1a0073e8 	.word	0x1a0073e8

1a00356c <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a00356c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003570:	4680      	mov	r8, r0
1a003572:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003574:	4c19      	ldr	r4, [pc, #100]	; (1a0035dc <uartInit+0x70>)
1a003576:	0045      	lsls	r5, r0, #1
1a003578:	182a      	adds	r2, r5, r0
1a00357a:	0093      	lsls	r3, r2, #2
1a00357c:	18e6      	adds	r6, r4, r3
1a00357e:	58e7      	ldr	r7, [r4, r3]
1a003580:	4638      	mov	r0, r7
1a003582:	f7ff f93f 	bl	1a002804 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a003586:	4649      	mov	r1, r9
1a003588:	4638      	mov	r0, r7
1a00358a:	f7ff f965 	bl	1a002858 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a00358e:	2307      	movs	r3, #7
1a003590:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003592:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003594:	2301      	movs	r3, #1
1a003596:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a003598:	7930      	ldrb	r0, [r6, #4]
1a00359a:	7973      	ldrb	r3, [r6, #5]
1a00359c:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00359e:	f042 0218 	orr.w	r2, r2, #24
1a0035a2:	490f      	ldr	r1, [pc, #60]	; (1a0035e0 <uartInit+0x74>)
1a0035a4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0035a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0035ac:	79f0      	ldrb	r0, [r6, #7]
1a0035ae:	7a33      	ldrb	r3, [r6, #8]
1a0035b0:	7a72      	ldrb	r2, [r6, #9]
1a0035b2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0035b6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0035ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a0035be:	f1b8 0f01 	cmp.w	r8, #1
1a0035c2:	d001      	beq.n	1a0035c8 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a0035c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0035c8:	4a06      	ldr	r2, [pc, #24]	; (1a0035e4 <uartInit+0x78>)
1a0035ca:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0035cc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0035d0:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0035d2:	221a      	movs	r2, #26
1a0035d4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0035d8:	e7f4      	b.n	1a0035c4 <uartInit+0x58>
1a0035da:	bf00      	nop
1a0035dc:	1a0073e8 	.word	0x1a0073e8
1a0035e0:	40086000 	.word	0x40086000
1a0035e4:	40081000 	.word	0x40081000

1a0035e8 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a0035e8:	b538      	push	{r3, r4, r5, lr}
1a0035ea:	4604      	mov	r4, r0
1a0035ec:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a0035ee:	4620      	mov	r0, r4
1a0035f0:	f7ff ffa6 	bl	1a003540 <uartTxReady>
1a0035f4:	2800      	cmp	r0, #0
1a0035f6:	d0fa      	beq.n	1a0035ee <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a0035f8:	4629      	mov	r1, r5
1a0035fa:	4620      	mov	r0, r4
1a0035fc:	f7ff ffac 	bl	1a003558 <uartTxWrite>
}
1a003600:	bd38      	pop	{r3, r4, r5, pc}

1a003602 <uartWriteString>:

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a003602:	b538      	push	{r3, r4, r5, lr}
1a003604:	4605      	mov	r5, r0
1a003606:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a003608:	e003      	b.n	1a003612 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a00360a:	4628      	mov	r0, r5
1a00360c:	f7ff ffec 	bl	1a0035e8 <uartWriteByte>
      str++;
1a003610:	3401      	adds	r4, #1
   while( *str != 0 ) {
1a003612:	7821      	ldrb	r1, [r4, #0]
1a003614:	2900      	cmp	r1, #0
1a003616:	d1f8      	bne.n	1a00360a <uartWriteString+0x8>
   }
}
1a003618:	bd38      	pop	{r3, r4, r5, pc}

1a00361a <tickRead>:
}
*/

// Read Tick Counter
tick_t tickRead( void )
{
1a00361a:	b508      	push	{r3, lr}
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
1a00361c:	f7fe f88a 	bl	1a001734 <xTaskGetTickCount>
   #else
      return tickCounter;
   #endif
}
1a003620:	2100      	movs	r1, #0
1a003622:	bd08      	pop	{r3, pc}

1a003624 <i2cHardwareInit>:
   return retVal;
}
#else

static bool_t i2cHardwareInit( i2cMap_t i2cNumber, uint32_t clockRateHz )
{
1a003624:	b538      	push	{r3, r4, r5, lr}
1a003626:	4604      	mov	r4, r0
1a003628:	460d      	mov	r5, r1
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00362a:	4b08      	ldr	r3, [pc, #32]	; (1a00364c <i2cHardwareInit+0x28>)
1a00362c:	f640 0208 	movw	r2, #2056	; 0x808
1a003630:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84

   // Configuracion de las lineas de SDA y SCL de la placa
   Chip_SCU_I2C0PinConfig( I2C0_STANDARD_FAST_MODE ); // Equal for CIAA-NXP and EDU-CIAA-NXP on I2C0

   // Inicializacion del periferico
   Chip_I2C_Init( i2cNumber );
1a003634:	f7ff fed4 	bl	1a0033e0 <Chip_I2C_Init>
   // Seleccion de velocidad del bus
   Chip_I2C_SetClockRate( i2cNumber, clockRateHz );
1a003638:	4629      	mov	r1, r5
1a00363a:	4620      	mov	r0, r4
1a00363c:	f7ff fee2 	bl	1a003404 <Chip_I2C_SetClockRate>
   // Configuracion para que los eventos se resuelvan por polliong
   // (la otra opcion es por interrupcion)
   Chip_I2C_SetMasterEventHandler( i2cNumber, Chip_I2C_EventHandlerPolling );
1a003640:	4903      	ldr	r1, [pc, #12]	; (1a003650 <i2cHardwareInit+0x2c>)
1a003642:	4620      	mov	r0, r4
1a003644:	f7ff fefa 	bl	1a00343c <Chip_I2C_SetMasterEventHandler>

   return TRUE;
}
1a003648:	2001      	movs	r0, #1
1a00364a:	bd38      	pop	{r3, r4, r5, pc}
1a00364c:	40086000 	.word	0x40086000
1a003650:	1a0034b5 	.word	0x1a0034b5

1a003654 <i2cInit>:
bool_t i2cInit( i2cMap_t i2cNumber, uint32_t clockRateHz )
{

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ) {
1a003654:	b108      	cbz	r0, 1a00365a <i2cInit+0x6>
      return FALSE;
1a003656:	2000      	movs	r0, #0
#else
   retVal = i2cHardwareInit( i2cNumber, clockRateHz );
#endif

   return retVal;
}
1a003658:	4770      	bx	lr
{
1a00365a:	b508      	push	{r3, lr}
   retVal = i2cHardwareInit( i2cNumber, clockRateHz );
1a00365c:	f7ff ffe2 	bl	1a003624 <i2cHardwareInit>
}
1a003660:	bd08      	pop	{r3, pc}
1a003662:	Address 0x000000001a003662 is out of bounds.


1a003664 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a003664:	b570      	push	{r4, r5, r6, lr}
1a003666:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = (uint8_t)(analogInput + 1);
1a003668:	3001      	adds	r0, #1
1a00366a:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a00366c:	2600      	movs	r6, #0
1a00366e:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a003672:	4d11      	ldr	r5, [pc, #68]	; (1a0036b8 <adcRead+0x54>)
1a003674:	2201      	movs	r2, #1
1a003676:	4621      	mov	r1, r4
1a003678:	4628      	mov	r0, r5
1a00367a:	f7ff fa25 	bl	1a002ac8 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a00367e:	4632      	mov	r2, r6
1a003680:	2101      	movs	r1, #1
1a003682:	4628      	mov	r0, r5
1a003684:	f7ff f9f1 	bl	1a002a6a <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a003688:	2200      	movs	r2, #0
1a00368a:	4621      	mov	r1, r4
1a00368c:	480a      	ldr	r0, [pc, #40]	; (1a0036b8 <adcRead+0x54>)
1a00368e:	f7ff f9d1 	bl	1a002a34 <Chip_ADC_ReadStatus>
   while(
1a003692:	2801      	cmp	r0, #1
1a003694:	d1f8      	bne.n	1a003688 <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a003696:	4d08      	ldr	r5, [pc, #32]	; (1a0036b8 <adcRead+0x54>)
1a003698:	f10d 0206 	add.w	r2, sp, #6
1a00369c:	4621      	mov	r1, r4
1a00369e:	4628      	mov	r0, r5
1a0036a0:	f7ff f9c4 	bl	1a002a2c <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a0036a4:	2200      	movs	r2, #0
1a0036a6:	4621      	mov	r1, r4
1a0036a8:	4628      	mov	r0, r5
1a0036aa:	f7ff fa0d 	bl	1a002ac8 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a0036ae:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a0036b2:	b002      	add	sp, #8
1a0036b4:	bd70      	pop	{r4, r5, r6, pc}
1a0036b6:	bf00      	nop
1a0036b8:	400e3000 	.word	0x400e3000

1a0036bc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0036bc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0036be:	4d0b      	ldr	r5, [pc, #44]	; (1a0036ec <gpioObtainPinInit+0x30>)
1a0036c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0036c4:	182c      	adds	r4, r5, r0
1a0036c6:	5628      	ldrsb	r0, [r5, r0]
1a0036c8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0036ca:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0036ce:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0036d0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0036d4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0036d6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0036da:	9b02      	ldr	r3, [sp, #8]
1a0036dc:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0036de:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0036e2:	9b03      	ldr	r3, [sp, #12]
1a0036e4:	701a      	strb	r2, [r3, #0]
}
1a0036e6:	bc30      	pop	{r4, r5}
1a0036e8:	4770      	bx	lr
1a0036ea:	bf00      	nop
1a0036ec:	1a007430 	.word	0x1a007430

1a0036f0 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a0036f0:	f110 0f02 	cmn.w	r0, #2
1a0036f4:	f000 80c7 	beq.w	1a003886 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a0036f8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0036fc:	f000 80c5 	beq.w	1a00388a <gpioInit+0x19a>
{
1a003700:	b570      	push	{r4, r5, r6, lr}
1a003702:	b084      	sub	sp, #16
1a003704:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003706:	2300      	movs	r3, #0
1a003708:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00370c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003710:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003714:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003718:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00371c:	f10d 030b 	add.w	r3, sp, #11
1a003720:	9301      	str	r3, [sp, #4]
1a003722:	ab03      	add	r3, sp, #12
1a003724:	9300      	str	r3, [sp, #0]
1a003726:	f10d 030d 	add.w	r3, sp, #13
1a00372a:	f10d 020e 	add.w	r2, sp, #14
1a00372e:	f10d 010f 	add.w	r1, sp, #15
1a003732:	f7ff ffc3 	bl	1a0036bc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a003736:	2c05      	cmp	r4, #5
1a003738:	f200 80a9 	bhi.w	1a00388e <gpioInit+0x19e>
1a00373c:	e8df f004 	tbb	[pc, r4]
1a003740:	45278109 	.word	0x45278109
1a003744:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a003746:	4853      	ldr	r0, [pc, #332]	; (1a003894 <gpioInit+0x1a4>)
1a003748:	f7ff fd4e 	bl	1a0031e8 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a00374c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00374e:	b004      	add	sp, #16
1a003750:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a003752:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003756:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00375a:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00375e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003762:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003766:	494c      	ldr	r1, [pc, #304]	; (1a003898 <gpioInit+0x1a8>)
1a003768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00376c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003770:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003774:	2001      	movs	r0, #1
1a003776:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00377a:	4c46      	ldr	r4, [pc, #280]	; (1a003894 <gpioInit+0x1a4>)
1a00377c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003780:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003784:	ea22 0201 	bic.w	r2, r2, r1
1a003788:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00378c:	e7df      	b.n	1a00374e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00378e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003792:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003796:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00379a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00379e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0037a2:	493d      	ldr	r1, [pc, #244]	; (1a003898 <gpioInit+0x1a8>)
1a0037a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0037a8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0037ac:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0037b0:	2001      	movs	r0, #1
1a0037b2:	fa00 f102 	lsl.w	r1, r0, r2
1a0037b6:	4c37      	ldr	r4, [pc, #220]	; (1a003894 <gpioInit+0x1a4>)
1a0037b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0037bc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0037c0:	ea22 0201 	bic.w	r2, r2, r1
1a0037c4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0037c8:	e7c1      	b.n	1a00374e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0037ca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0037ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0037d2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0037d6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0037da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0037de:	492e      	ldr	r1, [pc, #184]	; (1a003898 <gpioInit+0x1a8>)
1a0037e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0037e4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0037e8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0037ec:	2001      	movs	r0, #1
1a0037ee:	fa00 f102 	lsl.w	r1, r0, r2
1a0037f2:	4c28      	ldr	r4, [pc, #160]	; (1a003894 <gpioInit+0x1a4>)
1a0037f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0037f8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0037fc:	ea22 0201 	bic.w	r2, r2, r1
1a003800:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003804:	e7a3      	b.n	1a00374e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003806:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00380a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00380e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003812:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a003816:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00381a:	491f      	ldr	r1, [pc, #124]	; (1a003898 <gpioInit+0x1a8>)
1a00381c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003820:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003824:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003828:	2001      	movs	r0, #1
1a00382a:	fa00 f102 	lsl.w	r1, r0, r2
1a00382e:	4c19      	ldr	r4, [pc, #100]	; (1a003894 <gpioInit+0x1a4>)
1a003830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003834:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003838:	ea22 0201 	bic.w	r2, r2, r1
1a00383c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003840:	e785      	b.n	1a00374e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003842:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003846:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00384a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00384e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003852:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003856:	4910      	ldr	r1, [pc, #64]	; (1a003898 <gpioInit+0x1a8>)
1a003858:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00385c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003860:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003864:	2001      	movs	r0, #1
1a003866:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00386a:	4b0a      	ldr	r3, [pc, #40]	; (1a003894 <gpioInit+0x1a4>)
1a00386c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003870:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003874:	4331      	orrs	r1, r6
1a003876:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00387a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00387c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003880:	2100      	movs	r1, #0
1a003882:	5499      	strb	r1, [r3, r2]
1a003884:	e763      	b.n	1a00374e <gpioInit+0x5e>
	  return FALSE;
1a003886:	2000      	movs	r0, #0
1a003888:	4770      	bx	lr
	  return FALSE;
1a00388a:	2000      	movs	r0, #0
}
1a00388c:	4770      	bx	lr
      ret_val = 0;
1a00388e:	2000      	movs	r0, #0
1a003890:	e75d      	b.n	1a00374e <gpioInit+0x5e>
1a003892:	bf00      	nop
1a003894:	400f4000 	.word	0x400f4000
1a003898:	40086000 	.word	0x40086000

1a00389c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a00389c:	f110 0f02 	cmn.w	r0, #2
1a0038a0:	d02d      	beq.n	1a0038fe <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a0038a2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0038a6:	d02c      	beq.n	1a003902 <gpioWrite+0x66>
{
1a0038a8:	b510      	push	{r4, lr}
1a0038aa:	b084      	sub	sp, #16
1a0038ac:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0038ae:	2300      	movs	r3, #0
1a0038b0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0038b4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0038b8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0038bc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0038c0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0038c4:	f10d 030b 	add.w	r3, sp, #11
1a0038c8:	9301      	str	r3, [sp, #4]
1a0038ca:	ab03      	add	r3, sp, #12
1a0038cc:	9300      	str	r3, [sp, #0]
1a0038ce:	f10d 030d 	add.w	r3, sp, #13
1a0038d2:	f10d 020e 	add.w	r2, sp, #14
1a0038d6:	f10d 010f 	add.w	r1, sp, #15
1a0038da:	f7ff feef 	bl	1a0036bc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0038de:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0038e2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0038e6:	1c21      	adds	r1, r4, #0
1a0038e8:	bf18      	it	ne
1a0038ea:	2101      	movne	r1, #1
1a0038ec:	015b      	lsls	r3, r3, #5
1a0038ee:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0038f2:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0038f6:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a0038f8:	2001      	movs	r0, #1
}
1a0038fa:	b004      	add	sp, #16
1a0038fc:	bd10      	pop	{r4, pc}
	  return FALSE;
1a0038fe:	2000      	movs	r0, #0
1a003900:	4770      	bx	lr
	  return FALSE;
1a003902:	2000      	movs	r0, #0
}
1a003904:	4770      	bx	lr

1a003906 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003906:	f110 0f02 	cmn.w	r0, #2
1a00390a:	d02c      	beq.n	1a003966 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a00390c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a003910:	d02b      	beq.n	1a00396a <gpioRead+0x64>
{
1a003912:	b500      	push	{lr}
1a003914:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003916:	2300      	movs	r3, #0
1a003918:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00391c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003920:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003924:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003928:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00392c:	f10d 030b 	add.w	r3, sp, #11
1a003930:	9301      	str	r3, [sp, #4]
1a003932:	ab03      	add	r3, sp, #12
1a003934:	9300      	str	r3, [sp, #0]
1a003936:	f10d 030d 	add.w	r3, sp, #13
1a00393a:	f10d 020e 	add.w	r2, sp, #14
1a00393e:	f10d 010f 	add.w	r1, sp, #15
1a003942:	f7ff febb 	bl	1a0036bc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003946:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a00394a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00394e:	015b      	lsls	r3, r3, #5
1a003950:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003954:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003958:	5c98      	ldrb	r0, [r3, r2]
1a00395a:	3000      	adds	r0, #0
1a00395c:	bf18      	it	ne
1a00395e:	2001      	movne	r0, #1

   return ret_val;
}
1a003960:	b005      	add	sp, #20
1a003962:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a003966:	2001      	movs	r0, #1
1a003968:	4770      	bx	lr
      return FALSE;
1a00396a:	2000      	movs	r0, #0
}
1a00396c:	4770      	bx	lr
1a00396e:	Address 0x000000001a00396e is out of bounds.


1a003970 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003970:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003972:	4b04      	ldr	r3, [pc, #16]	; (1a003984 <USB0_IRQHandler+0x14>)
1a003974:	681b      	ldr	r3, [r3, #0]
1a003976:	681b      	ldr	r3, [r3, #0]
1a003978:	68db      	ldr	r3, [r3, #12]
1a00397a:	4a03      	ldr	r2, [pc, #12]	; (1a003988 <USB0_IRQHandler+0x18>)
1a00397c:	6810      	ldr	r0, [r2, #0]
1a00397e:	4798      	blx	r3
}
1a003980:	bd08      	pop	{r3, pc}
1a003982:	bf00      	nop
1a003984:	10002dc0 	.word	0x10002dc0
1a003988:	10002c0c 	.word	0x10002c0c

1a00398c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00398c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00398e:	f7ff fb77 	bl	1a003080 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003992:	4b18      	ldr	r3, [pc, #96]	; (1a0039f4 <boardInit+0x68>)
1a003994:	6818      	ldr	r0, [r3, #0]
1a003996:	f7ff fdc5 	bl	1a003524 <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a00399a:	2105      	movs	r1, #5
1a00399c:	2000      	movs	r0, #0
1a00399e:	f7ff fea7 	bl	1a0036f0 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0039a2:	2100      	movs	r1, #0
1a0039a4:	2024      	movs	r0, #36	; 0x24
1a0039a6:	f7ff fea3 	bl	1a0036f0 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0039aa:	2100      	movs	r1, #0
1a0039ac:	2025      	movs	r0, #37	; 0x25
1a0039ae:	f7ff fe9f 	bl	1a0036f0 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0039b2:	2100      	movs	r1, #0
1a0039b4:	2026      	movs	r0, #38	; 0x26
1a0039b6:	f7ff fe9b 	bl	1a0036f0 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0039ba:	2100      	movs	r1, #0
1a0039bc:	2027      	movs	r0, #39	; 0x27
1a0039be:	f7ff fe97 	bl	1a0036f0 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0039c2:	2101      	movs	r1, #1
1a0039c4:	2028      	movs	r0, #40	; 0x28
1a0039c6:	f7ff fe93 	bl	1a0036f0 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0039ca:	2101      	movs	r1, #1
1a0039cc:	2029      	movs	r0, #41	; 0x29
1a0039ce:	f7ff fe8f 	bl	1a0036f0 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0039d2:	2101      	movs	r1, #1
1a0039d4:	202a      	movs	r0, #42	; 0x2a
1a0039d6:	f7ff fe8b 	bl	1a0036f0 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0039da:	2101      	movs	r1, #1
1a0039dc:	202b      	movs	r0, #43	; 0x2b
1a0039de:	f7ff fe87 	bl	1a0036f0 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a0039e2:	2101      	movs	r1, #1
1a0039e4:	202c      	movs	r0, #44	; 0x2c
1a0039e6:	f7ff fe83 	bl	1a0036f0 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a0039ea:	2101      	movs	r1, #1
1a0039ec:	202d      	movs	r0, #45	; 0x2d
1a0039ee:	f7ff fe7f 	bl	1a0036f0 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a0039f2:	bd08      	pop	{r3, pc}
1a0039f4:	10002dbc 	.word	0x10002dbc

1a0039f8 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a0039f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0039fc:	4680      	mov	r8, r0
1a0039fe:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a003a00:	f7ff fe0b 	bl	1a00361a <tickRead>
1a003a04:	4606      	mov	r6, r0
1a003a06:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a003a08:	f7ff fe07 	bl	1a00361a <tickRead>
1a003a0c:	1b84      	subs	r4, r0, r6
1a003a0e:	eb61 0507 	sbc.w	r5, r1, r7
1a003a12:	4b06      	ldr	r3, [pc, #24]	; (1a003a2c <delay+0x34>)
1a003a14:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003a18:	4640      	mov	r0, r8
1a003a1a:	4649      	mov	r1, r9
1a003a1c:	f002 fa48 	bl	1a005eb0 <__aeabi_uldivmod>
1a003a20:	428d      	cmp	r5, r1
1a003a22:	bf08      	it	eq
1a003a24:	4284      	cmpeq	r4, r0
1a003a26:	d3ef      	bcc.n	1a003a08 <delay+0x10>
}
1a003a28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003a2c:	10000078 	.word	0x10000078

1a003a30 <floatToString>:
};

// Ftoa implementation from:
// https://github.com/antongus/stm32tpl/blob/master/ftoa.c
char* floatToString( float value, char* result, int32_t precision )
{
1a003a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003a34:	b083      	sub	sp, #12
1a003a36:	4605      	mov	r5, r0
1a003a38:	460c      	mov	r4, r1
   char * p1;
   char c;
   long intPart;

   // check precision bounds
   if (precision > MAX_PRECISION)
1a003a3a:	290a      	cmp	r1, #10
1a003a3c:	dd00      	ble.n	1a003a40 <floatToString+0x10>
      precision = MAX_PRECISION;
1a003a3e:	240a      	movs	r4, #10

   // sign stuff
   if (value < 0) {
1a003a40:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
1a003a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003a48:	d427      	bmi.n	1a003a9a <floatToString+0x6a>
   char * ptr = result;
1a003a4a:	462e      	mov	r6, r5
      value = -value;
      *ptr++ = '-';
   }

   if (precision < 0) { // negative precision == automatic precision guess
1a003a4c:	2c00      	cmp	r4, #0
1a003a4e:	db2a      	blt.n	1a003aa6 <floatToString+0x76>
      else if (value < 100000.0) precision = 1;
      else precision = 0;
   }

   // round value according the precision
   if (precision)
1a003a50:	b184      	cbz	r4, 1a003a74 <floatToString+0x44>
      value += rounders[precision];
1a003a52:	4b50      	ldr	r3, [pc, #320]	; (1a003b94 <floatToString+0x164>)
1a003a54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
1a003a58:	e9d3 8900 	ldrd	r8, r9, [r3]
1a003a5c:	ee10 0a10 	vmov	r0, s0
1a003a60:	f001 fea6 	bl	1a0057b0 <__aeabi_f2d>
1a003a64:	4642      	mov	r2, r8
1a003a66:	464b      	mov	r3, r9
1a003a68:	f001 fd44 	bl	1a0054f4 <__adddf3>
1a003a6c:	f002 f9d0 	bl	1a005e10 <__aeabi_d2f>
1a003a70:	ee00 0a10 	vmov	s0, r0

   // integer part...
   intPart = value;
1a003a74:	eefd 7ac0 	vcvt.s32.f32	s15, s0
1a003a78:	ee17 1a90 	vmov	r1, s15
   value -= intPart;
1a003a7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1a003a80:	ee30 0a67 	vsub.f32	s0, s0, s15

   if (!intPart)
1a003a84:	2900      	cmp	r1, #0
1a003a86:	d159      	bne.n	1a003b3c <floatToString+0x10c>
      *ptr++ = '0';
1a003a88:	1c72      	adds	r2, r6, #1
1a003a8a:	2330      	movs	r3, #48	; 0x30
1a003a8c:	7033      	strb	r3, [r6, #0]
      // restore end pos
      ptr = p1;
   }

   // decimal part
   if (precision) {
1a003a8e:	2c00      	cmp	r4, #0
1a003a90:	d079      	beq.n	1a003b86 <floatToString+0x156>
      // place decimal point
      *ptr++ = '.';
1a003a92:	232e      	movs	r3, #46	; 0x2e
1a003a94:	7013      	strb	r3, [r2, #0]
1a003a96:	3201      	adds	r2, #1

      // convert
      while (precision--) {
1a003a98:	e072      	b.n	1a003b80 <floatToString+0x150>
      value = -value;
1a003a9a:	eeb1 0a40 	vneg.f32	s0, s0
      *ptr++ = '-';
1a003a9e:	1c6e      	adds	r6, r5, #1
1a003aa0:	232d      	movs	r3, #45	; 0x2d
1a003aa2:	702b      	strb	r3, [r5, #0]
1a003aa4:	e7d2      	b.n	1a003a4c <floatToString+0x1c>
      if (value < 1.0) precision = 6;
1a003aa6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
1a003aaa:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003ab2:	d424      	bmi.n	1a003afe <floatToString+0xce>
      else if (value < 10.0) precision = 5;
1a003ab4:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
1a003ab8:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003ac0:	d41f      	bmi.n	1a003b02 <floatToString+0xd2>
      else if (value < 100.0) precision = 4;
1a003ac2:	eddf 7a35 	vldr	s15, [pc, #212]	; 1a003b98 <floatToString+0x168>
1a003ac6:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003ace:	d41a      	bmi.n	1a003b06 <floatToString+0xd6>
      else if (value < 1000.0) precision = 3;
1a003ad0:	eddf 7a32 	vldr	s15, [pc, #200]	; 1a003b9c <floatToString+0x16c>
1a003ad4:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003adc:	d415      	bmi.n	1a003b0a <floatToString+0xda>
      else if (value < 10000.0) precision = 2;
1a003ade:	eddf 7a30 	vldr	s15, [pc, #192]	; 1a003ba0 <floatToString+0x170>
1a003ae2:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003aea:	d410      	bmi.n	1a003b0e <floatToString+0xde>
      else if (value < 100000.0) precision = 1;
1a003aec:	eddf 7a2d 	vldr	s15, [pc, #180]	; 1a003ba4 <floatToString+0x174>
1a003af0:	eeb4 0ae7 	vcmpe.f32	s0, s15
1a003af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a003af8:	d40b      	bmi.n	1a003b12 <floatToString+0xe2>
      else precision = 0;
1a003afa:	2400      	movs	r4, #0
1a003afc:	e7ba      	b.n	1a003a74 <floatToString+0x44>
      if (value < 1.0) precision = 6;
1a003afe:	2406      	movs	r4, #6
1a003b00:	e7a7      	b.n	1a003a52 <floatToString+0x22>
      else if (value < 10.0) precision = 5;
1a003b02:	2405      	movs	r4, #5
1a003b04:	e7a5      	b.n	1a003a52 <floatToString+0x22>
      else if (value < 100.0) precision = 4;
1a003b06:	2404      	movs	r4, #4
1a003b08:	e7a3      	b.n	1a003a52 <floatToString+0x22>
      else if (value < 1000.0) precision = 3;
1a003b0a:	2403      	movs	r4, #3
1a003b0c:	e7a1      	b.n	1a003a52 <floatToString+0x22>
      else if (value < 10000.0) precision = 2;
1a003b0e:	2402      	movs	r4, #2
1a003b10:	e79f      	b.n	1a003a52 <floatToString+0x22>
      else if (value < 100000.0) precision = 1;
1a003b12:	2401      	movs	r4, #1
1a003b14:	e79d      	b.n	1a003a52 <floatToString+0x22>
         *p++ = '0' + intPart % 10;
1a003b16:	4824      	ldr	r0, [pc, #144]	; (1a003ba8 <floatToString+0x178>)
1a003b18:	fb80 3001 	smull	r3, r0, r0, r1
1a003b1c:	17cb      	asrs	r3, r1, #31
1a003b1e:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
1a003b22:	461f      	mov	r7, r3
1a003b24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003b28:	0058      	lsls	r0, r3, #1
1a003b2a:	1a0b      	subs	r3, r1, r0
1a003b2c:	3330      	adds	r3, #48	; 0x30
1a003b2e:	7013      	strb	r3, [r2, #0]
         intPart /= 10;
1a003b30:	4639      	mov	r1, r7
         *p++ = '0' + intPart % 10;
1a003b32:	3201      	adds	r2, #1
      while (intPart) {
1a003b34:	2900      	cmp	r1, #0
1a003b36:	d1ee      	bne.n	1a003b16 <floatToString+0xe6>
1a003b38:	4613      	mov	r3, r2
1a003b3a:	e009      	b.n	1a003b50 <floatToString+0x120>
      p = ptr;
1a003b3c:	4632      	mov	r2, r6
1a003b3e:	e7f9      	b.n	1a003b34 <floatToString+0x104>
         c = *--p;
1a003b40:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
         *p = *ptr;
1a003b44:	4631      	mov	r1, r6
1a003b46:	f811 7b01 	ldrb.w	r7, [r1], #1
1a003b4a:	701f      	strb	r7, [r3, #0]
         *ptr++ = c;
1a003b4c:	7030      	strb	r0, [r6, #0]
1a003b4e:	460e      	mov	r6, r1
      while (p > ptr) {
1a003b50:	429e      	cmp	r6, r3
1a003b52:	d3f5      	bcc.n	1a003b40 <floatToString+0x110>
1a003b54:	e79b      	b.n	1a003a8e <floatToString+0x5e>
         value *= 10.0;
1a003b56:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
1a003b5a:	ee20 0a27 	vmul.f32	s0, s0, s15
         c = value;
1a003b5e:	eefc 7ac0 	vcvt.u32.f32	s15, s0
1a003b62:	edcd 7a01 	vstr	s15, [sp, #4]
1a003b66:	f89d 3004 	ldrb.w	r3, [sp, #4]
         *ptr++ = '0' + c;
1a003b6a:	f103 0030 	add.w	r0, r3, #48	; 0x30
1a003b6e:	7010      	strb	r0, [r2, #0]
         value -= c;
1a003b70:	ee07 3a90 	vmov	s15, r3
1a003b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1a003b78:	ee30 0a67 	vsub.f32	s0, s0, s15
         *ptr++ = '0' + c;
1a003b7c:	3201      	adds	r2, #1
      while (precision--) {
1a003b7e:	460c      	mov	r4, r1
1a003b80:	1e61      	subs	r1, r4, #1
1a003b82:	2c00      	cmp	r4, #0
1a003b84:	d1e7      	bne.n	1a003b56 <floatToString+0x126>
      }
   }

   // terminating zero
   *ptr = 0;
1a003b86:	2300      	movs	r3, #0
1a003b88:	7013      	strb	r3, [r2, #0]

   return result;
}
1a003b8a:	4628      	mov	r0, r5
1a003b8c:	b003      	add	sp, #12
1a003b8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a003b92:	bf00      	nop
1a003b94:	1a007518 	.word	0x1a007518
1a003b98:	42c80000 	.word	0x42c80000
1a003b9c:	447a0000 	.word	0x447a0000
1a003ba0:	461c4000 	.word	0x461c4000
1a003ba4:	47c35000 	.word	0x47c35000
1a003ba8:	66666667 	.word	0x66666667

1a003bac <dht11_TimeOutReset>:

uint32_t dht11_timeout;
uint32_t dht11_timeout_max;
static void dht11_TimeOutReset(uint32_t max)
{
   if(0 < max) {
1a003bac:	b940      	cbnz	r0, 1a003bc0 <dht11_TimeOutReset+0x14>
      dht11_timeout_max = max;
   } else {
      dht11_timeout_max = DHT11_TIMEOUT_MAX;
1a003bae:	4b06      	ldr	r3, [pc, #24]	; (1a003bc8 <dht11_TimeOutReset+0x1c>)
1a003bb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a003bb4:	601a      	str	r2, [r3, #0]
   }
   dht11_timeout = dht11_timeout_max;
1a003bb6:	4b04      	ldr	r3, [pc, #16]	; (1a003bc8 <dht11_TimeOutReset+0x1c>)
1a003bb8:	681a      	ldr	r2, [r3, #0]
1a003bba:	4b04      	ldr	r3, [pc, #16]	; (1a003bcc <dht11_TimeOutReset+0x20>)
1a003bbc:	601a      	str	r2, [r3, #0]
}
1a003bbe:	4770      	bx	lr
      dht11_timeout_max = max;
1a003bc0:	4a01      	ldr	r2, [pc, #4]	; (1a003bc8 <dht11_TimeOutReset+0x1c>)
1a003bc2:	6010      	str	r0, [r2, #0]
1a003bc4:	e7f7      	b.n	1a003bb6 <dht11_TimeOutReset+0xa>
1a003bc6:	bf00      	nop
1a003bc8:	10002dc8 	.word	0x10002dc8
1a003bcc:	10002dc4 	.word	0x10002dc4

1a003bd0 <dht11_TimeOutCheck>:

static bool_t dht11_TimeOutCheck(void)
{
1a003bd0:	b508      	push	{r3, lr}
   if(0 < dht11_timeout) {
1a003bd2:	4b06      	ldr	r3, [pc, #24]	; (1a003bec <dht11_TimeOutCheck+0x1c>)
1a003bd4:	681b      	ldr	r3, [r3, #0]
1a003bd6:	b123      	cbz	r3, 1a003be2 <dht11_TimeOutCheck+0x12>
      dht11_timeout--;
1a003bd8:	3b01      	subs	r3, #1
1a003bda:	4a04      	ldr	r2, [pc, #16]	; (1a003bec <dht11_TimeOutCheck+0x1c>)
1a003bdc:	6013      	str	r3, [r2, #0]
      return TRUE;
1a003bde:	2001      	movs	r0, #1
   }
   dht11_TimeOutReset(0);
   return FALSE;
}
1a003be0:	bd08      	pop	{r3, pc}
   dht11_TimeOutReset(0);
1a003be2:	2000      	movs	r0, #0
1a003be4:	f7ff ffe2 	bl	1a003bac <dht11_TimeOutReset>
   return FALSE;
1a003be8:	2000      	movs	r0, #0
1a003bea:	e7f9      	b.n	1a003be0 <dht11_TimeOutCheck+0x10>
1a003bec:	10002dc4 	.word	0x10002dc4

1a003bf0 <dht11_ProcessData>:
static bool_t dht11_ProcessData(void)
{
   int i, i_i, i_f, j;
   uint32_t valf, valt;

   valf = dht11_ticks_array[0];
1a003bf0:	4b25      	ldr	r3, [pc, #148]	; (1a003c88 <dht11_ProcessData+0x98>)
1a003bf2:	6819      	ldr	r1, [r3, #0]
   valt = dht11_ticks_array[1];
1a003bf4:	6858      	ldr	r0, [r3, #4]
   for(i = 2; i < 81; i++) {
1a003bf6:	2302      	movs	r3, #2
1a003bf8:	2b50      	cmp	r3, #80	; 0x50
1a003bfa:	dc08      	bgt.n	1a003c0e <dht11_ProcessData+0x1e>
      if((valf <= dht11_ticks_array[i]) || (valt <= dht11_ticks_array[i])) {
1a003bfc:	4a22      	ldr	r2, [pc, #136]	; (1a003c88 <dht11_ProcessData+0x98>)
1a003bfe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
1a003c02:	428a      	cmp	r2, r1
1a003c04:	d239      	bcs.n	1a003c7a <dht11_ProcessData+0x8a>
1a003c06:	4282      	cmp	r2, r0
1a003c08:	d239      	bcs.n	1a003c7e <dht11_ProcessData+0x8e>
   for(i = 2; i < 81; i++) {
1a003c0a:	3301      	adds	r3, #1
1a003c0c:	e7f4      	b.n	1a003bf8 <dht11_ProcessData+0x8>
{
1a003c0e:	b470      	push	{r4, r5, r6}
         return FALSE;
      }
   }

   i_i = 2;
   for(j = 0; j < DHT11_LEN_dht11_byte; j++) {
1a003c10:	2100      	movs	r1, #0
   i_i = 2;
1a003c12:	2602      	movs	r6, #2
1a003c14:	e017      	b.n	1a003c46 <dht11_ProcessData+0x56>
         valt = dht11_ticks_array[i+1];

         if(valt < valf) {
            dht11_byte[j] = (dht11_byte[j] << 1);
         } else {
            dht11_byte[j] = (dht11_byte[j] << 1) | 0x01;
1a003c16:	481d      	ldr	r0, [pc, #116]	; (1a003c8c <dht11_ProcessData+0x9c>)
1a003c18:	5c42      	ldrb	r2, [r0, r1]
1a003c1a:	0052      	lsls	r2, r2, #1
1a003c1c:	f042 0201 	orr.w	r2, r2, #1
1a003c20:	5442      	strb	r2, [r0, r1]
      for(i = i_i; i < i_f; i = i + 2) {
1a003c22:	3302      	adds	r3, #2
1a003c24:	42ab      	cmp	r3, r5
1a003c26:	da0c      	bge.n	1a003c42 <dht11_ProcessData+0x52>
         valf = dht11_ticks_array[i];
1a003c28:	4a17      	ldr	r2, [pc, #92]	; (1a003c88 <dht11_ProcessData+0x98>)
1a003c2a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
         valt = dht11_ticks_array[i+1];
1a003c2e:	1c5c      	adds	r4, r3, #1
1a003c30:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
         if(valt < valf) {
1a003c34:	4290      	cmp	r0, r2
1a003c36:	d9ee      	bls.n	1a003c16 <dht11_ProcessData+0x26>
            dht11_byte[j] = (dht11_byte[j] << 1);
1a003c38:	4814      	ldr	r0, [pc, #80]	; (1a003c8c <dht11_ProcessData+0x9c>)
1a003c3a:	5c42      	ldrb	r2, [r0, r1]
1a003c3c:	0052      	lsls	r2, r2, #1
1a003c3e:	5442      	strb	r2, [r0, r1]
1a003c40:	e7ef      	b.n	1a003c22 <dht11_ProcessData+0x32>
         }
      }
      i_i = i_f + 1;
1a003c42:	3610      	adds	r6, #16
   for(j = 0; j < DHT11_LEN_dht11_byte; j++) {
1a003c44:	3101      	adds	r1, #1
1a003c46:	2904      	cmp	r1, #4
1a003c48:	dc06      	bgt.n	1a003c58 <dht11_ProcessData+0x68>
      dht11_byte[j] = 0x00;
1a003c4a:	4b10      	ldr	r3, [pc, #64]	; (1a003c8c <dht11_ProcessData+0x9c>)
1a003c4c:	2200      	movs	r2, #0
1a003c4e:	545a      	strb	r2, [r3, r1]
      i_f = i_i + 8 * 2 - 1;
1a003c50:	f106 050f 	add.w	r5, r6, #15
      for(i = i_i; i < i_f; i = i + 2) {
1a003c54:	4633      	mov	r3, r6
1a003c56:	e7e5      	b.n	1a003c24 <dht11_ProcessData+0x34>
   }

   uint8_t crc;
   crc = dht11_byte[0] + dht11_byte[1] + dht11_byte[2] + dht11_byte[3];
1a003c58:	4a0c      	ldr	r2, [pc, #48]	; (1a003c8c <dht11_ProcessData+0x9c>)
1a003c5a:	7813      	ldrb	r3, [r2, #0]
1a003c5c:	7851      	ldrb	r1, [r2, #1]
1a003c5e:	440b      	add	r3, r1
1a003c60:	7891      	ldrb	r1, [r2, #2]
1a003c62:	fa51 f383 	uxtab	r3, r1, r3
1a003c66:	78d1      	ldrb	r1, [r2, #3]
1a003c68:	fa51 f383 	uxtab	r3, r1, r3
1a003c6c:	b2db      	uxtb	r3, r3
   if(crc != dht11_byte[4]) {
1a003c6e:	7912      	ldrb	r2, [r2, #4]
1a003c70:	429a      	cmp	r2, r3
1a003c72:	d006      	beq.n	1a003c82 <dht11_ProcessData+0x92>
      return FALSE;
1a003c74:	2000      	movs	r0, #0
   }

   return TRUE;
}
1a003c76:	bc70      	pop	{r4, r5, r6}
1a003c78:	4770      	bx	lr
         return FALSE;
1a003c7a:	2000      	movs	r0, #0
1a003c7c:	4770      	bx	lr
1a003c7e:	2000      	movs	r0, #0
}
1a003c80:	4770      	bx	lr
   return TRUE;
1a003c82:	2001      	movs	r0, #1
1a003c84:	e7f7      	b.n	1a003c76 <dht11_ProcessData+0x86>
1a003c86:	bf00      	nop
1a003c88:	10002c1c 	.word	0x10002c1c
1a003c8c:	10002c14 	.word	0x10002c14

1a003c90 <dht11_GPIO_High>:
{
1a003c90:	b508      	push	{r3, lr}
   gpioInit( dht11Pin, GPIO_INPUT_PULLUP );
1a003c92:	2102      	movs	r1, #2
1a003c94:	4b02      	ldr	r3, [pc, #8]	; (1a003ca0 <dht11_GPIO_High+0x10>)
1a003c96:	f993 0000 	ldrsb.w	r0, [r3]
1a003c9a:	f7ff fd29 	bl	1a0036f0 <gpioInit>
}
1a003c9e:	bd08      	pop	{r3, pc}
1a003ca0:	10002c10 	.word	0x10002c10

1a003ca4 <dht11_GPIO_Low>:
{
1a003ca4:	b510      	push	{r4, lr}
   gpioInit( dht11Pin, GPIO_OUTPUT );
1a003ca6:	4c06      	ldr	r4, [pc, #24]	; (1a003cc0 <dht11_GPIO_Low+0x1c>)
1a003ca8:	2101      	movs	r1, #1
1a003caa:	f994 0000 	ldrsb.w	r0, [r4]
1a003cae:	f7ff fd1f 	bl	1a0036f0 <gpioInit>
   gpioWrite( dht11Pin, FALSE);
1a003cb2:	2100      	movs	r1, #0
1a003cb4:	f994 0000 	ldrsb.w	r0, [r4]
1a003cb8:	f7ff fdf0 	bl	1a00389c <gpioWrite>
}
1a003cbc:	bd10      	pop	{r4, pc}
1a003cbe:	bf00      	nop
1a003cc0:	10002c10 	.word	0x10002c10

1a003cc4 <dht11_GPIO_Read>:
{
1a003cc4:	b508      	push	{r3, lr}
   return gpioRead( dht11Pin );
1a003cc6:	4b03      	ldr	r3, [pc, #12]	; (1a003cd4 <dht11_GPIO_Read+0x10>)
1a003cc8:	f993 0000 	ldrsb.w	r0, [r3]
1a003ccc:	f7ff fe1b 	bl	1a003906 <gpioRead>
}
1a003cd0:	bd08      	pop	{r3, pc}
1a003cd2:	bf00      	nop
1a003cd4:	10002c10 	.word	0x10002c10

1a003cd8 <dht11_StartRead>:
{
1a003cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   dht11_GPIO_Low();
1a003cda:	f7ff ffe3 	bl	1a003ca4 <dht11_GPIO_Low>
   delay(20);
1a003cde:	2014      	movs	r0, #20
1a003ce0:	2100      	movs	r1, #0
1a003ce2:	f7ff fe89 	bl	1a0039f8 <delay>
   dht11_GPIO_High();
1a003ce6:	f7ff ffd3 	bl	1a003c90 <dht11_GPIO_High>
   uint32_t n_bit          = 0;
1a003cea:	2600      	movs	r6, #0
   uint32_t n_tick         = 0;
1a003cec:	4635      	mov	r5, r6
   bool_t   flag_loop_end	= FALSE;
1a003cee:	4637      	mov	r7, r6
   uint8_t  state          = dht11_state_start;
1a003cf0:	4634      	mov	r4, r6
   while(FALSE == flag_loop_end) {
1a003cf2:	e003      	b.n	1a003cfc <dht11_StartRead+0x24>
         state = dht11_state_end;
1a003cf4:	2405      	movs	r4, #5
      if(DHT11_LEN_dht11_ticks_array <= n_bit) {
1a003cf6:	2e51      	cmp	r6, #81	; 0x51
1a003cf8:	d900      	bls.n	1a003cfc <dht11_StartRead+0x24>
         state = dht11_state_end;
1a003cfa:	2405      	movs	r4, #5
   while(FALSE == flag_loop_end) {
1a003cfc:	2f00      	cmp	r7, #0
1a003cfe:	d151      	bne.n	1a003da4 <dht11_StartRead+0xcc>
      switch(state) {
1a003d00:	2c05      	cmp	r4, #5
1a003d02:	d8f7      	bhi.n	1a003cf4 <dht11_StartRead+0x1c>
1a003d04:	a301      	add	r3, pc, #4	; (adr r3, 1a003d0c <dht11_StartRead+0x34>)
1a003d06:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
1a003d0a:	bf00      	nop
1a003d0c:	1a003d25 	.word	0x1a003d25
1a003d10:	1a003d45 	.word	0x1a003d45
1a003d14:	1a003d73 	.word	0x1a003d73
1a003d18:	1a003cf5 	.word	0x1a003cf5
1a003d1c:	1a003cf5 	.word	0x1a003cf5
1a003d20:	1a003d9d 	.word	0x1a003d9d
         dht11_TimeOutReset(DHT11_TIMEOUT_MAX);
1a003d24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a003d28:	f7ff ff40 	bl	1a003bac <dht11_TimeOutReset>
         while(dht11_state_start == state) {
1a003d2c:	e002      	b.n	1a003d34 <dht11_StartRead+0x5c>
            if(!dht11_TimeOutCheck()) {
1a003d2e:	f7ff ff4f 	bl	1a003bd0 <dht11_TimeOutCheck>
1a003d32:	b3a8      	cbz	r0, 1a003da0 <dht11_StartRead+0xc8>
         while(dht11_state_start == state) {
1a003d34:	2c00      	cmp	r4, #0
1a003d36:	d1de      	bne.n	1a003cf6 <dht11_StartRead+0x1e>
            if(dht11_GPIO_Read() == FALSE) {
1a003d38:	f7ff ffc4 	bl	1a003cc4 <dht11_GPIO_Read>
1a003d3c:	2800      	cmp	r0, #0
1a003d3e:	d1f6      	bne.n	1a003d2e <dht11_StartRead+0x56>
               state = dht11_state_low;
1a003d40:	2401      	movs	r4, #1
1a003d42:	e7f4      	b.n	1a003d2e <dht11_StartRead+0x56>
         dht11_TimeOutReset(0);
1a003d44:	2000      	movs	r0, #0
1a003d46:	f7ff ff31 	bl	1a003bac <dht11_TimeOutReset>
         while(dht11_state_low == state) {
1a003d4a:	2c01      	cmp	r4, #1
1a003d4c:	d1d3      	bne.n	1a003cf6 <dht11_StartRead+0x1e>
            n_tick++;
1a003d4e:	3501      	adds	r5, #1
            if(dht11_GPIO_Read() == TRUE) {
1a003d50:	f7ff ffb8 	bl	1a003cc4 <dht11_GPIO_Read>
1a003d54:	2801      	cmp	r0, #1
1a003d56:	d005      	beq.n	1a003d64 <dht11_StartRead+0x8c>
            if(!dht11_TimeOutCheck()) {
1a003d58:	f7ff ff3a 	bl	1a003bd0 <dht11_TimeOutCheck>
1a003d5c:	2800      	cmp	r0, #0
1a003d5e:	d1f4      	bne.n	1a003d4a <dht11_StartRead+0x72>
               state = dht11_state_timeout;
1a003d60:	2403      	movs	r4, #3
1a003d62:	e7f2      	b.n	1a003d4a <dht11_StartRead+0x72>
               dht11_ticks_array[n_bit] = n_tick;
1a003d64:	4b12      	ldr	r3, [pc, #72]	; (1a003db0 <dht11_StartRead+0xd8>)
1a003d66:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
               n_bit++;
1a003d6a:	3601      	adds	r6, #1
               n_tick = 0;
1a003d6c:	2500      	movs	r5, #0
               state = dht11_state_high;
1a003d6e:	2402      	movs	r4, #2
1a003d70:	e7f2      	b.n	1a003d58 <dht11_StartRead+0x80>
         dht11_TimeOutReset(0);
1a003d72:	2000      	movs	r0, #0
1a003d74:	f7ff ff1a 	bl	1a003bac <dht11_TimeOutReset>
         while(dht11_state_high == state) {
1a003d78:	2c02      	cmp	r4, #2
1a003d7a:	d1bc      	bne.n	1a003cf6 <dht11_StartRead+0x1e>
            n_tick++;
1a003d7c:	3501      	adds	r5, #1
            if(dht11_GPIO_Read() == FALSE) {
1a003d7e:	f7ff ffa1 	bl	1a003cc4 <dht11_GPIO_Read>
1a003d82:	b928      	cbnz	r0, 1a003d90 <dht11_StartRead+0xb8>
               dht11_ticks_array[n_bit] = n_tick;
1a003d84:	4b0a      	ldr	r3, [pc, #40]	; (1a003db0 <dht11_StartRead+0xd8>)
1a003d86:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
               n_bit++;
1a003d8a:	3601      	adds	r6, #1
               n_tick = 0;
1a003d8c:	2500      	movs	r5, #0
               state = dht11_state_low;
1a003d8e:	2401      	movs	r4, #1
            if(!dht11_TimeOutCheck()) {
1a003d90:	f7ff ff1e 	bl	1a003bd0 <dht11_TimeOutCheck>
1a003d94:	2800      	cmp	r0, #0
1a003d96:	d1ef      	bne.n	1a003d78 <dht11_StartRead+0xa0>
               state = dht11_state_timeout;
1a003d98:	2403      	movs	r4, #3
1a003d9a:	e7ed      	b.n	1a003d78 <dht11_StartRead+0xa0>
         flag_loop_end = TRUE;
1a003d9c:	2701      	movs	r7, #1
1a003d9e:	e7aa      	b.n	1a003cf6 <dht11_StartRead+0x1e>
               state = dht11_state_timeout;
1a003da0:	2403      	movs	r4, #3
1a003da2:	e7a8      	b.n	1a003cf6 <dht11_StartRead+0x1e>
   if(82 == n_bit) {
1a003da4:	2e52      	cmp	r6, #82	; 0x52
1a003da6:	d000      	beq.n	1a003daa <dht11_StartRead+0xd2>
   return FALSE;
1a003da8:	2700      	movs	r7, #0
}
1a003daa:	4638      	mov	r0, r7
1a003dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003dae:	bf00      	nop
1a003db0:	10002c1c 	.word	0x10002c1c

1a003db4 <dht11Init>:
	pos++;
	dst[pos] = '\0';
}

void dht11Init( int32_t gpio )
{
1a003db4:	b508      	push	{r3, lr}
   dht11Pin = (int32_t)gpio;
1a003db6:	4b02      	ldr	r3, [pc, #8]	; (1a003dc0 <dht11Init+0xc>)
1a003db8:	6018      	str	r0, [r3, #0]
   dht11_GPIO_High();
1a003dba:	f7ff ff69 	bl	1a003c90 <dht11_GPIO_High>
}
1a003dbe:	bd08      	pop	{r3, pc}
1a003dc0:	10002c10 	.word	0x10002c10

1a003dc4 <dht11Read>:

bool_t dht11Read( float *phum, float *ptemp )
{
1a003dc4:	b538      	push	{r3, r4, r5, lr}
1a003dc6:	4605      	mov	r5, r0
1a003dc8:	460c      	mov	r4, r1
   if(TRUE == dht11_StartRead()) {
1a003dca:	f7ff ff85 	bl	1a003cd8 <dht11_StartRead>
1a003dce:	2801      	cmp	r0, #1
1a003dd0:	d001      	beq.n	1a003dd6 <dht11Read+0x12>
         *phum 	= ((float)dht11_byte[0]) + ((float)dht11_byte[1])/10;
         *ptemp 	= ((float)dht11_byte[2]) + ((float)dht11_byte[3])/10;
         return TRUE;
      }
   }
   return FALSE;
1a003dd2:	2000      	movs	r0, #0
}
1a003dd4:	bd38      	pop	{r3, r4, r5, pc}
      if(TRUE == dht11_ProcessData()) {
1a003dd6:	f7ff ff0b 	bl	1a003bf0 <dht11_ProcessData>
1a003dda:	2801      	cmp	r0, #1
1a003ddc:	d001      	beq.n	1a003de2 <dht11Read+0x1e>
   return FALSE;
1a003dde:	2000      	movs	r0, #0
1a003de0:	e7f8      	b.n	1a003dd4 <dht11Read+0x10>
         *phum 	= ((float)dht11_byte[0]) + ((float)dht11_byte[1])/10;
1a003de2:	4b12      	ldr	r3, [pc, #72]	; (1a003e2c <dht11Read+0x68>)
1a003de4:	781a      	ldrb	r2, [r3, #0]
1a003de6:	ee07 2a90 	vmov	s15, r2
1a003dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
1a003dee:	785a      	ldrb	r2, [r3, #1]
1a003df0:	ee07 2a10 	vmov	s14, r2
1a003df4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
1a003df8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
1a003dfc:	ee87 6a26 	vdiv.f32	s12, s14, s13
1a003e00:	ee77 7a86 	vadd.f32	s15, s15, s12
1a003e04:	edc5 7a00 	vstr	s15, [r5]
         *ptemp 	= ((float)dht11_byte[2]) + ((float)dht11_byte[3])/10;
1a003e08:	789a      	ldrb	r2, [r3, #2]
1a003e0a:	ee07 2a90 	vmov	s15, r2
1a003e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
1a003e12:	78db      	ldrb	r3, [r3, #3]
1a003e14:	ee07 3a10 	vmov	s14, r3
1a003e18:	eeb8 7a47 	vcvt.f32.u32	s14, s14
1a003e1c:	ee87 6a26 	vdiv.f32	s12, s14, s13
1a003e20:	ee77 7a86 	vadd.f32	s15, s15, s12
1a003e24:	edc4 7a00 	vstr	s15, [r4]
         return TRUE;
1a003e28:	e7d4      	b.n	1a003dd4 <dht11Read+0x10>
1a003e2a:	bf00      	nop
1a003e2c:	10002c14 	.word	0x10002c14

1a003e30 <log>:
1a003e30:	b5f0      	push	{r4, r5, r6, r7, lr}
1a003e32:	ed2d 8b02 	vpush	{d8}
1a003e36:	b08b      	sub	sp, #44	; 0x2c
1a003e38:	ec55 4b10 	vmov	r4, r5, d0
1a003e3c:	f000 fa14 	bl	1a004268 <__ieee754_log>
1a003e40:	4b36      	ldr	r3, [pc, #216]	; (1a003f1c <log+0xec>)
1a003e42:	eeb0 8a40 	vmov.f32	s16, s0
1a003e46:	eef0 8a60 	vmov.f32	s17, s1
1a003e4a:	f993 6000 	ldrsb.w	r6, [r3]
1a003e4e:	1c73      	adds	r3, r6, #1
1a003e50:	d00d      	beq.n	1a003e6e <log+0x3e>
1a003e52:	4622      	mov	r2, r4
1a003e54:	462b      	mov	r3, r5
1a003e56:	4620      	mov	r0, r4
1a003e58:	4629      	mov	r1, r5
1a003e5a:	f001 ff9b 	bl	1a005d94 <__aeabi_dcmpun>
1a003e5e:	b930      	cbnz	r0, 1a003e6e <log+0x3e>
1a003e60:	2200      	movs	r2, #0
1a003e62:	2300      	movs	r3, #0
1a003e64:	4620      	mov	r0, r4
1a003e66:	4629      	mov	r1, r5
1a003e68:	f001 ff8a 	bl	1a005d80 <__aeabi_dcmpgt>
1a003e6c:	b138      	cbz	r0, 1a003e7e <log+0x4e>
1a003e6e:	eeb0 0a48 	vmov.f32	s0, s16
1a003e72:	eef0 0a68 	vmov.f32	s1, s17
1a003e76:	b00b      	add	sp, #44	; 0x2c
1a003e78:	ecbd 8b02 	vpop	{d8}
1a003e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003e7e:	4b28      	ldr	r3, [pc, #160]	; (1a003f20 <log+0xf0>)
1a003e80:	9008      	str	r0, [sp, #32]
1a003e82:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a003e86:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a003e8a:	9301      	str	r3, [sp, #4]
1a003e8c:	b9b6      	cbnz	r6, 1a003ebc <log+0x8c>
1a003e8e:	4f25      	ldr	r7, [pc, #148]	; (1a003f24 <log+0xf4>)
1a003e90:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
1a003e94:	4620      	mov	r0, r4
1a003e96:	4629      	mov	r1, r5
1a003e98:	2200      	movs	r2, #0
1a003e9a:	2300      	movs	r3, #0
1a003e9c:	e9cd 6706 	strd	r6, r7, [sp, #24]
1a003ea0:	f001 ff46 	bl	1a005d30 <__aeabi_dcmpeq>
1a003ea4:	b388      	cbz	r0, 1a003f0a <log+0xda>
1a003ea6:	2302      	movs	r3, #2
1a003ea8:	9300      	str	r3, [sp, #0]
1a003eaa:	4668      	mov	r0, sp
1a003eac:	f001 f9f0 	bl	1a005290 <matherr>
1a003eb0:	b198      	cbz	r0, 1a003eda <log+0xaa>
1a003eb2:	9b08      	ldr	r3, [sp, #32]
1a003eb4:	b9b3      	cbnz	r3, 1a003ee4 <log+0xb4>
1a003eb6:	ed9d 8b06 	vldr	d8, [sp, #24]
1a003eba:	e7d8      	b.n	1a003e6e <log+0x3e>
1a003ebc:	4b1a      	ldr	r3, [pc, #104]	; (1a003f28 <log+0xf8>)
1a003ebe:	2200      	movs	r2, #0
1a003ec0:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a003ec4:	4620      	mov	r0, r4
1a003ec6:	4629      	mov	r1, r5
1a003ec8:	2200      	movs	r2, #0
1a003eca:	2300      	movs	r3, #0
1a003ecc:	f001 ff30 	bl	1a005d30 <__aeabi_dcmpeq>
1a003ed0:	b168      	cbz	r0, 1a003eee <log+0xbe>
1a003ed2:	2302      	movs	r3, #2
1a003ed4:	429e      	cmp	r6, r3
1a003ed6:	9300      	str	r3, [sp, #0]
1a003ed8:	d1e7      	bne.n	1a003eaa <log+0x7a>
1a003eda:	f002 f969 	bl	1a0061b0 <__errno>
1a003ede:	2322      	movs	r3, #34	; 0x22
1a003ee0:	6003      	str	r3, [r0, #0]
1a003ee2:	e7e6      	b.n	1a003eb2 <log+0x82>
1a003ee4:	f002 f964 	bl	1a0061b0 <__errno>
1a003ee8:	9b08      	ldr	r3, [sp, #32]
1a003eea:	6003      	str	r3, [r0, #0]
1a003eec:	e7e3      	b.n	1a003eb6 <log+0x86>
1a003eee:	2301      	movs	r3, #1
1a003ef0:	2e02      	cmp	r6, #2
1a003ef2:	9300      	str	r3, [sp, #0]
1a003ef4:	d10b      	bne.n	1a003f0e <log+0xde>
1a003ef6:	f002 f95b 	bl	1a0061b0 <__errno>
1a003efa:	2321      	movs	r3, #33	; 0x21
1a003efc:	6003      	str	r3, [r0, #0]
1a003efe:	480b      	ldr	r0, [pc, #44]	; (1a003f2c <log+0xfc>)
1a003f00:	f001 f9ca 	bl	1a005298 <nan>
1a003f04:	ed8d 0b06 	vstr	d0, [sp, #24]
1a003f08:	e7d3      	b.n	1a003eb2 <log+0x82>
1a003f0a:	2301      	movs	r3, #1
1a003f0c:	9300      	str	r3, [sp, #0]
1a003f0e:	4668      	mov	r0, sp
1a003f10:	f001 f9be 	bl	1a005290 <matherr>
1a003f14:	2800      	cmp	r0, #0
1a003f16:	d1f2      	bne.n	1a003efe <log+0xce>
1a003f18:	e7ed      	b.n	1a003ef6 <log+0xc6>
1a003f1a:	bf00      	nop
1a003f1c:	10000080 	.word	0x10000080
1a003f20:	1a007570 	.word	0x1a007570
1a003f24:	c7efffff 	.word	0xc7efffff
1a003f28:	fff00000 	.word	0xfff00000
1a003f2c:	1a007118 	.word	0x1a007118

1a003f30 <pow>:
1a003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003f34:	ed2d 8b02 	vpush	{d8}
1a003f38:	f8df a324 	ldr.w	sl, [pc, #804]	; 1a004260 <pow+0x330>
1a003f3c:	b08b      	sub	sp, #44	; 0x2c
1a003f3e:	ec57 6b10 	vmov	r6, r7, d0
1a003f42:	ec55 4b11 	vmov	r4, r5, d1
1a003f46:	f000 fb6b 	bl	1a004620 <__ieee754_pow>
1a003f4a:	f99a 8000 	ldrsb.w	r8, [sl]
1a003f4e:	eeb0 8a40 	vmov.f32	s16, s0
1a003f52:	eef0 8a60 	vmov.f32	s17, s1
1a003f56:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
1a003f5a:	d033      	beq.n	1a003fc4 <pow+0x94>
1a003f5c:	4622      	mov	r2, r4
1a003f5e:	462b      	mov	r3, r5
1a003f60:	4620      	mov	r0, r4
1a003f62:	4629      	mov	r1, r5
1a003f64:	f001 ff16 	bl	1a005d94 <__aeabi_dcmpun>
1a003f68:	4683      	mov	fp, r0
1a003f6a:	bb58      	cbnz	r0, 1a003fc4 <pow+0x94>
1a003f6c:	4632      	mov	r2, r6
1a003f6e:	463b      	mov	r3, r7
1a003f70:	4630      	mov	r0, r6
1a003f72:	4639      	mov	r1, r7
1a003f74:	f001 ff0e 	bl	1a005d94 <__aeabi_dcmpun>
1a003f78:	4681      	mov	r9, r0
1a003f7a:	2800      	cmp	r0, #0
1a003f7c:	d166      	bne.n	1a00404c <pow+0x11c>
1a003f7e:	4630      	mov	r0, r6
1a003f80:	4639      	mov	r1, r7
1a003f82:	2200      	movs	r2, #0
1a003f84:	2300      	movs	r3, #0
1a003f86:	f001 fed3 	bl	1a005d30 <__aeabi_dcmpeq>
1a003f8a:	b320      	cbz	r0, 1a003fd6 <pow+0xa6>
1a003f8c:	2200      	movs	r2, #0
1a003f8e:	2300      	movs	r3, #0
1a003f90:	4620      	mov	r0, r4
1a003f92:	4629      	mov	r1, r5
1a003f94:	f001 fecc 	bl	1a005d30 <__aeabi_dcmpeq>
1a003f98:	4683      	mov	fp, r0
1a003f9a:	2800      	cmp	r0, #0
1a003f9c:	d07d      	beq.n	1a00409a <pow+0x16a>
1a003f9e:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 1a004238 <pow+0x308>
1a003fa2:	2201      	movs	r2, #1
1a003fa4:	4baa      	ldr	r3, [pc, #680]	; (1a004250 <pow+0x320>)
1a003fa6:	f8cd 9020 	str.w	r9, [sp, #32]
1a003faa:	9200      	str	r2, [sp, #0]
1a003fac:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a003fb0:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a003fb4:	ed8d 7b06 	vstr	d7, [sp, #24]
1a003fb8:	9301      	str	r3, [sp, #4]
1a003fba:	f1b8 0f00 	cmp.w	r8, #0
1a003fbe:	d05e      	beq.n	1a00407e <pow+0x14e>
1a003fc0:	ed9f 8b9f 	vldr	d8, [pc, #636]	; 1a004240 <pow+0x310>
1a003fc4:	eeb0 0a48 	vmov.f32	s0, s16
1a003fc8:	eef0 0a68 	vmov.f32	s1, s17
1a003fcc:	b00b      	add	sp, #44	; 0x2c
1a003fce:	ecbd 8b02 	vpop	{d8}
1a003fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003fd6:	eeb0 0a48 	vmov.f32	s0, s16
1a003fda:	eef0 0a68 	vmov.f32	s1, s17
1a003fde:	f001 f94f 	bl	1a005280 <finite>
1a003fe2:	4680      	mov	r8, r0
1a003fe4:	2800      	cmp	r0, #0
1a003fe6:	f000 8082 	beq.w	1a0040ee <pow+0x1be>
1a003fea:	f04f 0800 	mov.w	r8, #0
1a003fee:	f04f 0900 	mov.w	r9, #0
1a003ff2:	ec51 0b18 	vmov	r0, r1, d8
1a003ff6:	4642      	mov	r2, r8
1a003ff8:	464b      	mov	r3, r9
1a003ffa:	f001 fe99 	bl	1a005d30 <__aeabi_dcmpeq>
1a003ffe:	2800      	cmp	r0, #0
1a004000:	d0e0      	beq.n	1a003fc4 <pow+0x94>
1a004002:	ec47 6b10 	vmov	d0, r6, r7
1a004006:	f001 f93b 	bl	1a005280 <finite>
1a00400a:	2800      	cmp	r0, #0
1a00400c:	d0da      	beq.n	1a003fc4 <pow+0x94>
1a00400e:	ec45 4b10 	vmov	d0, r4, r5
1a004012:	f001 f935 	bl	1a005280 <finite>
1a004016:	2800      	cmp	r0, #0
1a004018:	d0d4      	beq.n	1a003fc4 <pow+0x94>
1a00401a:	f99a 3000 	ldrsb.w	r3, [sl]
1a00401e:	4a8c      	ldr	r2, [pc, #560]	; (1a004250 <pow+0x320>)
1a004020:	9201      	str	r2, [sp, #4]
1a004022:	2104      	movs	r1, #4
1a004024:	2200      	movs	r2, #0
1a004026:	2b02      	cmp	r3, #2
1a004028:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a00402c:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a004030:	e9cd 8906 	strd	r8, r9, [sp, #24]
1a004034:	9100      	str	r1, [sp, #0]
1a004036:	9208      	str	r2, [sp, #32]
1a004038:	d003      	beq.n	1a004042 <pow+0x112>
1a00403a:	4668      	mov	r0, sp
1a00403c:	f001 f928 	bl	1a005290 <matherr>
1a004040:	bb10      	cbnz	r0, 1a004088 <pow+0x158>
1a004042:	f002 f8b5 	bl	1a0061b0 <__errno>
1a004046:	2322      	movs	r3, #34	; 0x22
1a004048:	6003      	str	r3, [r0, #0]
1a00404a:	e01d      	b.n	1a004088 <pow+0x158>
1a00404c:	2200      	movs	r2, #0
1a00404e:	2300      	movs	r3, #0
1a004050:	4620      	mov	r0, r4
1a004052:	4629      	mov	r1, r5
1a004054:	f001 fe6c 	bl	1a005d30 <__aeabi_dcmpeq>
1a004058:	2800      	cmp	r0, #0
1a00405a:	d0b3      	beq.n	1a003fc4 <pow+0x94>
1a00405c:	ed9f 8b78 	vldr	d8, [pc, #480]	; 1a004240 <pow+0x310>
1a004060:	2201      	movs	r2, #1
1a004062:	4b7b      	ldr	r3, [pc, #492]	; (1a004250 <pow+0x320>)
1a004064:	f8cd b020 	str.w	fp, [sp, #32]
1a004068:	f1b8 0f02 	cmp.w	r8, #2
1a00406c:	9200      	str	r2, [sp, #0]
1a00406e:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a004072:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a004076:	ed8d 8b06 	vstr	d8, [sp, #24]
1a00407a:	9301      	str	r3, [sp, #4]
1a00407c:	d0a2      	beq.n	1a003fc4 <pow+0x94>
1a00407e:	4668      	mov	r0, sp
1a004080:	f001 f906 	bl	1a005290 <matherr>
1a004084:	2800      	cmp	r0, #0
1a004086:	d078      	beq.n	1a00417a <pow+0x24a>
1a004088:	9b08      	ldr	r3, [sp, #32]
1a00408a:	b11b      	cbz	r3, 1a004094 <pow+0x164>
1a00408c:	f002 f890 	bl	1a0061b0 <__errno>
1a004090:	9b08      	ldr	r3, [sp, #32]
1a004092:	6003      	str	r3, [r0, #0]
1a004094:	ed9d 8b06 	vldr	d8, [sp, #24]
1a004098:	e794      	b.n	1a003fc4 <pow+0x94>
1a00409a:	ec45 4b10 	vmov	d0, r4, r5
1a00409e:	f001 f8ef 	bl	1a005280 <finite>
1a0040a2:	2800      	cmp	r0, #0
1a0040a4:	d08e      	beq.n	1a003fc4 <pow+0x94>
1a0040a6:	2200      	movs	r2, #0
1a0040a8:	2300      	movs	r3, #0
1a0040aa:	4620      	mov	r0, r4
1a0040ac:	4629      	mov	r1, r5
1a0040ae:	f001 fe49 	bl	1a005d44 <__aeabi_dcmplt>
1a0040b2:	2800      	cmp	r0, #0
1a0040b4:	d086      	beq.n	1a003fc4 <pow+0x94>
1a0040b6:	4a66      	ldr	r2, [pc, #408]	; (1a004250 <pow+0x320>)
1a0040b8:	f99a 3000 	ldrsb.w	r3, [sl]
1a0040bc:	f8cd b020 	str.w	fp, [sp, #32]
1a0040c0:	2101      	movs	r1, #1
1a0040c2:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a0040c6:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a0040ca:	e9cd 1200 	strd	r1, r2, [sp]
1a0040ce:	2b00      	cmp	r3, #0
1a0040d0:	d058      	beq.n	1a004184 <pow+0x254>
1a0040d2:	4960      	ldr	r1, [pc, #384]	; (1a004254 <pow+0x324>)
1a0040d4:	2000      	movs	r0, #0
1a0040d6:	2b02      	cmp	r3, #2
1a0040d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a0040dc:	d156      	bne.n	1a00418c <pow+0x25c>
1a0040de:	f002 f867 	bl	1a0061b0 <__errno>
1a0040e2:	2321      	movs	r3, #33	; 0x21
1a0040e4:	6003      	str	r3, [r0, #0]
1a0040e6:	9b08      	ldr	r3, [sp, #32]
1a0040e8:	2b00      	cmp	r3, #0
1a0040ea:	d0d3      	beq.n	1a004094 <pow+0x164>
1a0040ec:	e7ce      	b.n	1a00408c <pow+0x15c>
1a0040ee:	ec47 6b10 	vmov	d0, r6, r7
1a0040f2:	f001 f8c5 	bl	1a005280 <finite>
1a0040f6:	2800      	cmp	r0, #0
1a0040f8:	f43f af77 	beq.w	1a003fea <pow+0xba>
1a0040fc:	ec45 4b10 	vmov	d0, r4, r5
1a004100:	f001 f8be 	bl	1a005280 <finite>
1a004104:	2800      	cmp	r0, #0
1a004106:	f43f af70 	beq.w	1a003fea <pow+0xba>
1a00410a:	ec53 2b18 	vmov	r2, r3, d8
1a00410e:	ee18 0a10 	vmov	r0, s16
1a004112:	4619      	mov	r1, r3
1a004114:	f001 fe3e 	bl	1a005d94 <__aeabi_dcmpun>
1a004118:	f99a 9000 	ldrsb.w	r9, [sl]
1a00411c:	2800      	cmp	r0, #0
1a00411e:	d16f      	bne.n	1a004200 <pow+0x2d0>
1a004120:	2303      	movs	r3, #3
1a004122:	f8df c12c 	ldr.w	ip, [pc, #300]	; 1a004250 <pow+0x320>
1a004126:	9008      	str	r0, [sp, #32]
1a004128:	4629      	mov	r1, r5
1a00412a:	4620      	mov	r0, r4
1a00412c:	9300      	str	r3, [sp, #0]
1a00412e:	2200      	movs	r2, #0
1a004130:	4b49      	ldr	r3, [pc, #292]	; (1a004258 <pow+0x328>)
1a004132:	f8cd c004 	str.w	ip, [sp, #4]
1a004136:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a00413a:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a00413e:	f001 fb8f 	bl	1a005860 <__aeabi_dmul>
1a004142:	4604      	mov	r4, r0
1a004144:	460d      	mov	r5, r1
1a004146:	f1b9 0f00 	cmp.w	r9, #0
1a00414a:	d125      	bne.n	1a004198 <pow+0x268>
1a00414c:	f8df 9114 	ldr.w	r9, [pc, #276]	; 1a004264 <pow+0x334>
1a004150:	f04f 4860 	mov.w	r8, #3758096384	; 0xe0000000
1a004154:	2200      	movs	r2, #0
1a004156:	2300      	movs	r3, #0
1a004158:	4630      	mov	r0, r6
1a00415a:	4639      	mov	r1, r7
1a00415c:	e9cd 8906 	strd	r8, r9, [sp, #24]
1a004160:	f001 fdf0 	bl	1a005d44 <__aeabi_dcmplt>
1a004164:	bb38      	cbnz	r0, 1a0041b6 <pow+0x286>
1a004166:	4668      	mov	r0, sp
1a004168:	f001 f892 	bl	1a005290 <matherr>
1a00416c:	2800      	cmp	r0, #0
1a00416e:	d1ba      	bne.n	1a0040e6 <pow+0x1b6>
1a004170:	f002 f81e 	bl	1a0061b0 <__errno>
1a004174:	2322      	movs	r3, #34	; 0x22
1a004176:	6003      	str	r3, [r0, #0]
1a004178:	e7b5      	b.n	1a0040e6 <pow+0x1b6>
1a00417a:	f002 f819 	bl	1a0061b0 <__errno>
1a00417e:	2321      	movs	r3, #33	; 0x21
1a004180:	6003      	str	r3, [r0, #0]
1a004182:	e781      	b.n	1a004088 <pow+0x158>
1a004184:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 1a004238 <pow+0x308>
1a004188:	ed8d 7b06 	vstr	d7, [sp, #24]
1a00418c:	4668      	mov	r0, sp
1a00418e:	f001 f87f 	bl	1a005290 <matherr>
1a004192:	2800      	cmp	r0, #0
1a004194:	d1a7      	bne.n	1a0040e6 <pow+0x1b6>
1a004196:	e7a2      	b.n	1a0040de <pow+0x1ae>
1a004198:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 1a004248 <pow+0x318>
1a00419c:	2200      	movs	r2, #0
1a00419e:	2300      	movs	r3, #0
1a0041a0:	4630      	mov	r0, r6
1a0041a2:	4639      	mov	r1, r7
1a0041a4:	ed8d 7b06 	vstr	d7, [sp, #24]
1a0041a8:	f001 fdcc 	bl	1a005d44 <__aeabi_dcmplt>
1a0041ac:	b9b0      	cbnz	r0, 1a0041dc <pow+0x2ac>
1a0041ae:	f1b9 0f02 	cmp.w	r9, #2
1a0041b2:	d0dd      	beq.n	1a004170 <pow+0x240>
1a0041b4:	e7d7      	b.n	1a004166 <pow+0x236>
1a0041b6:	ec45 4b10 	vmov	d0, r4, r5
1a0041ba:	f001 f875 	bl	1a0052a8 <rint>
1a0041be:	4622      	mov	r2, r4
1a0041c0:	462b      	mov	r3, r5
1a0041c2:	ec51 0b10 	vmov	r0, r1, d0
1a0041c6:	f001 fdb3 	bl	1a005d30 <__aeabi_dcmpeq>
1a0041ca:	b9b0      	cbnz	r0, 1a0041fa <pow+0x2ca>
1a0041cc:	4b23      	ldr	r3, [pc, #140]	; (1a00425c <pow+0x32c>)
1a0041ce:	f99a 9000 	ldrsb.w	r9, [sl]
1a0041d2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
1a0041d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a0041da:	e7e8      	b.n	1a0041ae <pow+0x27e>
1a0041dc:	ec45 4b10 	vmov	d0, r4, r5
1a0041e0:	f001 f862 	bl	1a0052a8 <rint>
1a0041e4:	4622      	mov	r2, r4
1a0041e6:	462b      	mov	r3, r5
1a0041e8:	ec51 0b10 	vmov	r0, r1, d0
1a0041ec:	f001 fda0 	bl	1a005d30 <__aeabi_dcmpeq>
1a0041f0:	b918      	cbnz	r0, 1a0041fa <pow+0x2ca>
1a0041f2:	4b18      	ldr	r3, [pc, #96]	; (1a004254 <pow+0x324>)
1a0041f4:	2200      	movs	r2, #0
1a0041f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a0041fa:	f99a 9000 	ldrsb.w	r9, [sl]
1a0041fe:	e7d6      	b.n	1a0041ae <pow+0x27e>
1a004200:	2201      	movs	r2, #1
1a004202:	4b13      	ldr	r3, [pc, #76]	; (1a004250 <pow+0x320>)
1a004204:	f8cd 8020 	str.w	r8, [sp, #32]
1a004208:	9200      	str	r2, [sp, #0]
1a00420a:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a00420e:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a004212:	9301      	str	r3, [sp, #4]
1a004214:	f1b9 0f00 	cmp.w	r9, #0
1a004218:	d0b4      	beq.n	1a004184 <pow+0x254>
1a00421a:	2200      	movs	r2, #0
1a00421c:	2300      	movs	r3, #0
1a00421e:	4610      	mov	r0, r2
1a004220:	4619      	mov	r1, r3
1a004222:	f001 fc47 	bl	1a005ab4 <__aeabi_ddiv>
1a004226:	f1b9 0f02 	cmp.w	r9, #2
1a00422a:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a00422e:	f43f af56 	beq.w	1a0040de <pow+0x1ae>
1a004232:	e7ab      	b.n	1a00418c <pow+0x25c>
1a004234:	f3af 8000 	nop.w
	...
1a004244:	3ff00000 	.word	0x3ff00000
1a004248:	00000000 	.word	0x00000000
1a00424c:	7ff00000 	.word	0x7ff00000
1a004250:	1a007574 	.word	0x1a007574
1a004254:	fff00000 	.word	0xfff00000
1a004258:	3fe00000 	.word	0x3fe00000
1a00425c:	c7efffff 	.word	0xc7efffff
1a004260:	10000080 	.word	0x10000080
1a004264:	47efffff 	.word	0x47efffff

1a004268 <__ieee754_log>:
1a004268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00426c:	ec51 0b10 	vmov	r0, r1, d0
1a004270:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a004274:	b085      	sub	sp, #20
1a004276:	460b      	mov	r3, r1
1a004278:	f280 80ce 	bge.w	1a004418 <__ieee754_log+0x1b0>
1a00427c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
1a004280:	4302      	orrs	r2, r0
1a004282:	f000 80d8 	beq.w	1a004436 <__ieee754_log+0x1ce>
1a004286:	2900      	cmp	r1, #0
1a004288:	f2c0 80ea 	blt.w	1a004460 <__ieee754_log+0x1f8>
1a00428c:	2200      	movs	r2, #0
1a00428e:	4bde      	ldr	r3, [pc, #888]	; (1a004608 <__ieee754_log+0x3a0>)
1a004290:	f001 fae6 	bl	1a005860 <__aeabi_dmul>
1a004294:	4add      	ldr	r2, [pc, #884]	; (1a00460c <__ieee754_log+0x3a4>)
1a004296:	460b      	mov	r3, r1
1a004298:	4293      	cmp	r3, r2
1a00429a:	f06f 0735 	mvn.w	r7, #53	; 0x35
1a00429e:	f300 80c1 	bgt.w	1a004424 <__ieee754_log+0x1bc>
1a0042a2:	f3c3 0513 	ubfx	r5, r3, #0, #20
1a0042a6:	f505 2615 	add.w	r6, r5, #610304	; 0x95000
1a0042aa:	f606 7664 	addw	r6, r6, #3940	; 0xf64
1a0042ae:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
1a0042b2:	f086 527f 	eor.w	r2, r6, #1069547520	; 0x3fc00000
1a0042b6:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
1a0042ba:	ea42 0105 	orr.w	r1, r2, r5
1a0042be:	151c      	asrs	r4, r3, #20
1a0042c0:	2200      	movs	r2, #0
1a0042c2:	4bd3      	ldr	r3, [pc, #844]	; (1a004610 <__ieee754_log+0x3a8>)
1a0042c4:	f001 f914 	bl	1a0054f0 <__aeabi_dsub>
1a0042c8:	1cab      	adds	r3, r5, #2
1a0042ca:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
1a0042ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
1a0042d2:	443c      	add	r4, r7
1a0042d4:	2b02      	cmp	r3, #2
1a0042d6:	eb04 5416 	add.w	r4, r4, r6, lsr #20
1a0042da:	4682      	mov	sl, r0
1a0042dc:	468b      	mov	fp, r1
1a0042de:	f04f 0200 	mov.w	r2, #0
1a0042e2:	f340 80b3 	ble.w	1a00444c <__ieee754_log+0x1e4>
1a0042e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a0042ea:	f001 f903 	bl	1a0054f4 <__adddf3>
1a0042ee:	4602      	mov	r2, r0
1a0042f0:	460b      	mov	r3, r1
1a0042f2:	4650      	mov	r0, sl
1a0042f4:	4659      	mov	r1, fp
1a0042f6:	f001 fbdd 	bl	1a005ab4 <__aeabi_ddiv>
1a0042fa:	4606      	mov	r6, r0
1a0042fc:	4620      	mov	r0, r4
1a0042fe:	460f      	mov	r7, r1
1a004300:	f001 fa44 	bl	1a00578c <__aeabi_i2d>
1a004304:	4632      	mov	r2, r6
1a004306:	e9cd 0102 	strd	r0, r1, [sp, #8]
1a00430a:	463b      	mov	r3, r7
1a00430c:	4630      	mov	r0, r6
1a00430e:	4639      	mov	r1, r7
1a004310:	e9cd 6700 	strd	r6, r7, [sp]
1a004314:	f001 faa4 	bl	1a005860 <__aeabi_dmul>
1a004318:	4602      	mov	r2, r0
1a00431a:	460b      	mov	r3, r1
1a00431c:	4680      	mov	r8, r0
1a00431e:	4689      	mov	r9, r1
1a004320:	f001 fa9e 	bl	1a005860 <__aeabi_dmul>
1a004324:	a3a2      	add	r3, pc, #648	; (adr r3, 1a0045b0 <__ieee754_log+0x348>)
1a004326:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00432a:	4606      	mov	r6, r0
1a00432c:	460f      	mov	r7, r1
1a00432e:	f001 fa97 	bl	1a005860 <__aeabi_dmul>
1a004332:	a3a1      	add	r3, pc, #644	; (adr r3, 1a0045b8 <__ieee754_log+0x350>)
1a004334:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004338:	f001 f8dc 	bl	1a0054f4 <__adddf3>
1a00433c:	4632      	mov	r2, r6
1a00433e:	463b      	mov	r3, r7
1a004340:	f001 fa8e 	bl	1a005860 <__aeabi_dmul>
1a004344:	a39e      	add	r3, pc, #632	; (adr r3, 1a0045c0 <__ieee754_log+0x358>)
1a004346:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00434a:	f001 f8d3 	bl	1a0054f4 <__adddf3>
1a00434e:	4632      	mov	r2, r6
1a004350:	463b      	mov	r3, r7
1a004352:	f001 fa85 	bl	1a005860 <__aeabi_dmul>
1a004356:	a39c      	add	r3, pc, #624	; (adr r3, 1a0045c8 <__ieee754_log+0x360>)
1a004358:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00435c:	f001 f8ca 	bl	1a0054f4 <__adddf3>
1a004360:	4642      	mov	r2, r8
1a004362:	464b      	mov	r3, r9
1a004364:	f001 fa7c 	bl	1a005860 <__aeabi_dmul>
1a004368:	a399      	add	r3, pc, #612	; (adr r3, 1a0045d0 <__ieee754_log+0x368>)
1a00436a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00436e:	4680      	mov	r8, r0
1a004370:	4689      	mov	r9, r1
1a004372:	4630      	mov	r0, r6
1a004374:	4639      	mov	r1, r7
1a004376:	f001 fa73 	bl	1a005860 <__aeabi_dmul>
1a00437a:	a397      	add	r3, pc, #604	; (adr r3, 1a0045d8 <__ieee754_log+0x370>)
1a00437c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004380:	f001 f8b8 	bl	1a0054f4 <__adddf3>
1a004384:	4632      	mov	r2, r6
1a004386:	463b      	mov	r3, r7
1a004388:	f001 fa6a 	bl	1a005860 <__aeabi_dmul>
1a00438c:	a394      	add	r3, pc, #592	; (adr r3, 1a0045e0 <__ieee754_log+0x378>)
1a00438e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004392:	f001 f8af 	bl	1a0054f4 <__adddf3>
1a004396:	4632      	mov	r2, r6
1a004398:	463b      	mov	r3, r7
1a00439a:	f001 fa61 	bl	1a005860 <__aeabi_dmul>
1a00439e:	460b      	mov	r3, r1
1a0043a0:	4602      	mov	r2, r0
1a0043a2:	4649      	mov	r1, r9
1a0043a4:	4640      	mov	r0, r8
1a0043a6:	f001 f8a5 	bl	1a0054f4 <__adddf3>
1a0043aa:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
1a0043ae:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
1a0043b2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
1a0043b6:	3551      	adds	r5, #81	; 0x51
1a0043b8:	431d      	orrs	r5, r3
1a0043ba:	2d00      	cmp	r5, #0
1a0043bc:	4606      	mov	r6, r0
1a0043be:	460f      	mov	r7, r1
1a0043c0:	f340 808f 	ble.w	1a0044e2 <__ieee754_log+0x27a>
1a0043c4:	2200      	movs	r2, #0
1a0043c6:	4b93      	ldr	r3, [pc, #588]	; (1a004614 <__ieee754_log+0x3ac>)
1a0043c8:	4650      	mov	r0, sl
1a0043ca:	4659      	mov	r1, fp
1a0043cc:	f001 fa48 	bl	1a005860 <__aeabi_dmul>
1a0043d0:	4652      	mov	r2, sl
1a0043d2:	465b      	mov	r3, fp
1a0043d4:	f001 fa44 	bl	1a005860 <__aeabi_dmul>
1a0043d8:	4602      	mov	r2, r0
1a0043da:	460b      	mov	r3, r1
1a0043dc:	4680      	mov	r8, r0
1a0043de:	4689      	mov	r9, r1
1a0043e0:	4630      	mov	r0, r6
1a0043e2:	4639      	mov	r1, r7
1a0043e4:	f001 f886 	bl	1a0054f4 <__adddf3>
1a0043e8:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0043ec:	f001 fa38 	bl	1a005860 <__aeabi_dmul>
1a0043f0:	4606      	mov	r6, r0
1a0043f2:	460f      	mov	r7, r1
1a0043f4:	2c00      	cmp	r4, #0
1a0043f6:	f040 808b 	bne.w	1a004510 <__ieee754_log+0x2a8>
1a0043fa:	4602      	mov	r2, r0
1a0043fc:	460b      	mov	r3, r1
1a0043fe:	4640      	mov	r0, r8
1a004400:	4649      	mov	r1, r9
1a004402:	f001 f875 	bl	1a0054f0 <__aeabi_dsub>
1a004406:	4602      	mov	r2, r0
1a004408:	460b      	mov	r3, r1
1a00440a:	4650      	mov	r0, sl
1a00440c:	4659      	mov	r1, fp
1a00440e:	f001 f86f 	bl	1a0054f0 <__aeabi_dsub>
1a004412:	ec41 0b10 	vmov	d0, r0, r1
1a004416:	e00b      	b.n	1a004430 <__ieee754_log+0x1c8>
1a004418:	4a7c      	ldr	r2, [pc, #496]	; (1a00460c <__ieee754_log+0x3a4>)
1a00441a:	4293      	cmp	r3, r2
1a00441c:	f04f 0700 	mov.w	r7, #0
1a004420:	f77f af3f 	ble.w	1a0042a2 <__ieee754_log+0x3a>
1a004424:	4602      	mov	r2, r0
1a004426:	460b      	mov	r3, r1
1a004428:	f001 f864 	bl	1a0054f4 <__adddf3>
1a00442c:	ec41 0b10 	vmov	d0, r0, r1
1a004430:	b005      	add	sp, #20
1a004432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004436:	2200      	movs	r2, #0
1a004438:	2300      	movs	r3, #0
1a00443a:	2000      	movs	r0, #0
1a00443c:	4976      	ldr	r1, [pc, #472]	; (1a004618 <__ieee754_log+0x3b0>)
1a00443e:	f001 fb39 	bl	1a005ab4 <__aeabi_ddiv>
1a004442:	ec41 0b10 	vmov	d0, r0, r1
1a004446:	b005      	add	sp, #20
1a004448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00444c:	2300      	movs	r3, #0
1a00444e:	f001 fc6f 	bl	1a005d30 <__aeabi_dcmpeq>
1a004452:	b180      	cbz	r0, 1a004476 <__ieee754_log+0x20e>
1a004454:	2c00      	cmp	r4, #0
1a004456:	f040 8084 	bne.w	1a004562 <__ieee754_log+0x2fa>
1a00445a:	ed9f 0b63 	vldr	d0, [pc, #396]	; 1a0045e8 <__ieee754_log+0x380>
1a00445e:	e7e7      	b.n	1a004430 <__ieee754_log+0x1c8>
1a004460:	ee10 2a10 	vmov	r2, s0
1a004464:	f001 f844 	bl	1a0054f0 <__aeabi_dsub>
1a004468:	2200      	movs	r2, #0
1a00446a:	2300      	movs	r3, #0
1a00446c:	f001 fb22 	bl	1a005ab4 <__aeabi_ddiv>
1a004470:	ec41 0b10 	vmov	d0, r0, r1
1a004474:	e7dc      	b.n	1a004430 <__ieee754_log+0x1c8>
1a004476:	a35e      	add	r3, pc, #376	; (adr r3, 1a0045f0 <__ieee754_log+0x388>)
1a004478:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00447c:	4650      	mov	r0, sl
1a00447e:	4659      	mov	r1, fp
1a004480:	f001 f9ee 	bl	1a005860 <__aeabi_dmul>
1a004484:	4602      	mov	r2, r0
1a004486:	460b      	mov	r3, r1
1a004488:	2000      	movs	r0, #0
1a00448a:	4962      	ldr	r1, [pc, #392]	; (1a004614 <__ieee754_log+0x3ac>)
1a00448c:	f001 f830 	bl	1a0054f0 <__aeabi_dsub>
1a004490:	4652      	mov	r2, sl
1a004492:	4606      	mov	r6, r0
1a004494:	460f      	mov	r7, r1
1a004496:	465b      	mov	r3, fp
1a004498:	4650      	mov	r0, sl
1a00449a:	4659      	mov	r1, fp
1a00449c:	f001 f9e0 	bl	1a005860 <__aeabi_dmul>
1a0044a0:	4602      	mov	r2, r0
1a0044a2:	460b      	mov	r3, r1
1a0044a4:	4630      	mov	r0, r6
1a0044a6:	4639      	mov	r1, r7
1a0044a8:	f001 f9da 	bl	1a005860 <__aeabi_dmul>
1a0044ac:	4606      	mov	r6, r0
1a0044ae:	460f      	mov	r7, r1
1a0044b0:	b32c      	cbz	r4, 1a0044fe <__ieee754_log+0x296>
1a0044b2:	4620      	mov	r0, r4
1a0044b4:	f001 f96a 	bl	1a00578c <__aeabi_i2d>
1a0044b8:	a34f      	add	r3, pc, #316	; (adr r3, 1a0045f8 <__ieee754_log+0x390>)
1a0044ba:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0044be:	4680      	mov	r8, r0
1a0044c0:	4689      	mov	r9, r1
1a0044c2:	f001 f9cd 	bl	1a005860 <__aeabi_dmul>
1a0044c6:	a34e      	add	r3, pc, #312	; (adr r3, 1a004600 <__ieee754_log+0x398>)
1a0044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0044cc:	4604      	mov	r4, r0
1a0044ce:	460d      	mov	r5, r1
1a0044d0:	4640      	mov	r0, r8
1a0044d2:	4649      	mov	r1, r9
1a0044d4:	f001 f9c4 	bl	1a005860 <__aeabi_dmul>
1a0044d8:	4602      	mov	r2, r0
1a0044da:	460b      	mov	r3, r1
1a0044dc:	4630      	mov	r0, r6
1a0044de:	4639      	mov	r1, r7
1a0044e0:	e02e      	b.n	1a004540 <__ieee754_log+0x2d8>
1a0044e2:	4602      	mov	r2, r0
1a0044e4:	460b      	mov	r3, r1
1a0044e6:	4650      	mov	r0, sl
1a0044e8:	4659      	mov	r1, fp
1a0044ea:	f001 f801 	bl	1a0054f0 <__aeabi_dsub>
1a0044ee:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0044f2:	f001 f9b5 	bl	1a005860 <__aeabi_dmul>
1a0044f6:	4606      	mov	r6, r0
1a0044f8:	460f      	mov	r7, r1
1a0044fa:	2c00      	cmp	r4, #0
1a0044fc:	d14d      	bne.n	1a00459a <__ieee754_log+0x332>
1a0044fe:	4632      	mov	r2, r6
1a004500:	463b      	mov	r3, r7
1a004502:	4650      	mov	r0, sl
1a004504:	4659      	mov	r1, fp
1a004506:	f000 fff3 	bl	1a0054f0 <__aeabi_dsub>
1a00450a:	ec41 0b10 	vmov	d0, r0, r1
1a00450e:	e78f      	b.n	1a004430 <__ieee754_log+0x1c8>
1a004510:	a339      	add	r3, pc, #228	; (adr r3, 1a0045f8 <__ieee754_log+0x390>)
1a004512:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a00451a:	f001 f9a1 	bl	1a005860 <__aeabi_dmul>
1a00451e:	a338      	add	r3, pc, #224	; (adr r3, 1a004600 <__ieee754_log+0x398>)
1a004520:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004524:	4604      	mov	r4, r0
1a004526:	460d      	mov	r5, r1
1a004528:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a00452c:	f001 f998 	bl	1a005860 <__aeabi_dmul>
1a004530:	4632      	mov	r2, r6
1a004532:	463b      	mov	r3, r7
1a004534:	f000 ffde 	bl	1a0054f4 <__adddf3>
1a004538:	4602      	mov	r2, r0
1a00453a:	460b      	mov	r3, r1
1a00453c:	4640      	mov	r0, r8
1a00453e:	4649      	mov	r1, r9
1a004540:	f000 ffd6 	bl	1a0054f0 <__aeabi_dsub>
1a004544:	4652      	mov	r2, sl
1a004546:	465b      	mov	r3, fp
1a004548:	f000 ffd2 	bl	1a0054f0 <__aeabi_dsub>
1a00454c:	4602      	mov	r2, r0
1a00454e:	460b      	mov	r3, r1
1a004550:	4620      	mov	r0, r4
1a004552:	4629      	mov	r1, r5
1a004554:	f000 ffcc 	bl	1a0054f0 <__aeabi_dsub>
1a004558:	ec41 0b10 	vmov	d0, r0, r1
1a00455c:	b005      	add	sp, #20
1a00455e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004562:	4620      	mov	r0, r4
1a004564:	f001 f912 	bl	1a00578c <__aeabi_i2d>
1a004568:	a323      	add	r3, pc, #140	; (adr r3, 1a0045f8 <__ieee754_log+0x390>)
1a00456a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00456e:	4606      	mov	r6, r0
1a004570:	460f      	mov	r7, r1
1a004572:	f001 f975 	bl	1a005860 <__aeabi_dmul>
1a004576:	a322      	add	r3, pc, #136	; (adr r3, 1a004600 <__ieee754_log+0x398>)
1a004578:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00457c:	4604      	mov	r4, r0
1a00457e:	460d      	mov	r5, r1
1a004580:	4630      	mov	r0, r6
1a004582:	4639      	mov	r1, r7
1a004584:	f001 f96c 	bl	1a005860 <__aeabi_dmul>
1a004588:	4602      	mov	r2, r0
1a00458a:	460b      	mov	r3, r1
1a00458c:	4620      	mov	r0, r4
1a00458e:	4629      	mov	r1, r5
1a004590:	f000 ffb0 	bl	1a0054f4 <__adddf3>
1a004594:	ec41 0b10 	vmov	d0, r0, r1
1a004598:	e74a      	b.n	1a004430 <__ieee754_log+0x1c8>
1a00459a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
1a00459e:	a316      	add	r3, pc, #88	; (adr r3, 1a0045f8 <__ieee754_log+0x390>)
1a0045a0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0045a4:	4640      	mov	r0, r8
1a0045a6:	4649      	mov	r1, r9
1a0045a8:	e78b      	b.n	1a0044c2 <__ieee754_log+0x25a>
1a0045aa:	bf00      	nop
1a0045ac:	f3af 8000 	nop.w
1a0045b0:	df3e5244 	.word	0xdf3e5244
1a0045b4:	3fc2f112 	.word	0x3fc2f112
1a0045b8:	96cb03de 	.word	0x96cb03de
1a0045bc:	3fc74664 	.word	0x3fc74664
1a0045c0:	94229359 	.word	0x94229359
1a0045c4:	3fd24924 	.word	0x3fd24924
1a0045c8:	55555593 	.word	0x55555593
1a0045cc:	3fe55555 	.word	0x3fe55555
1a0045d0:	d078c69f 	.word	0xd078c69f
1a0045d4:	3fc39a09 	.word	0x3fc39a09
1a0045d8:	1d8e78af 	.word	0x1d8e78af
1a0045dc:	3fcc71c5 	.word	0x3fcc71c5
1a0045e0:	9997fa04 	.word	0x9997fa04
1a0045e4:	3fd99999 	.word	0x3fd99999
	...
1a0045f0:	55555555 	.word	0x55555555
1a0045f4:	3fd55555 	.word	0x3fd55555
1a0045f8:	fee00000 	.word	0xfee00000
1a0045fc:	3fe62e42 	.word	0x3fe62e42
1a004600:	35793c76 	.word	0x35793c76
1a004604:	3dea39ef 	.word	0x3dea39ef
1a004608:	43500000 	.word	0x43500000
1a00460c:	7fefffff 	.word	0x7fefffff
1a004610:	3ff00000 	.word	0x3ff00000
1a004614:	3fe00000 	.word	0x3fe00000
1a004618:	c3500000 	.word	0xc3500000
1a00461c:	ffffffff 	.word	0xffffffff

1a004620 <__ieee754_pow>:
1a004620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004624:	ec51 0b11 	vmov	r0, r1, d1
1a004628:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
1a00462c:	ea55 0300 	orrs.w	r3, r5, r0
1a004630:	b093      	sub	sp, #76	; 0x4c
1a004632:	d010      	beq.n	1a004656 <__ieee754_pow+0x36>
1a004634:	ec59 8b10 	vmov	r8, r9, d0
1a004638:	4b6d      	ldr	r3, [pc, #436]	; (1a0047f0 <__ieee754_pow+0x1d0>)
1a00463a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
1a00463e:	429c      	cmp	r4, r3
1a004640:	464e      	mov	r6, r9
1a004642:	ee10 aa10 	vmov	sl, s0
1a004646:	dd0d      	ble.n	1a004664 <__ieee754_pow+0x44>
1a004648:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
1a00464c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
1a004650:	ea54 030a 	orrs.w	r3, r4, sl
1a004654:	d156      	bne.n	1a004704 <__ieee754_pow+0xe4>
1a004656:	4967      	ldr	r1, [pc, #412]	; (1a0047f4 <__ieee754_pow+0x1d4>)
1a004658:	2000      	movs	r0, #0
1a00465a:	ec41 0b10 	vmov	d0, r0, r1
1a00465e:	b013      	add	sp, #76	; 0x4c
1a004660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004664:	460f      	mov	r7, r1
1a004666:	ee11 ca10 	vmov	ip, s2
1a00466a:	d048      	beq.n	1a0046fe <__ieee754_pow+0xde>
1a00466c:	429d      	cmp	r5, r3
1a00466e:	dceb      	bgt.n	1a004648 <__ieee754_pow+0x28>
1a004670:	4b5f      	ldr	r3, [pc, #380]	; (1a0047f0 <__ieee754_pow+0x1d0>)
1a004672:	429d      	cmp	r5, r3
1a004674:	d05f      	beq.n	1a004736 <__ieee754_pow+0x116>
1a004676:	2e00      	cmp	r6, #0
1a004678:	e9cd 0100 	strd	r0, r1, [sp]
1a00467c:	db5f      	blt.n	1a00473e <__ieee754_pow+0x11e>
1a00467e:	f04f 0b00 	mov.w	fp, #0
1a004682:	f1bc 0f00 	cmp.w	ip, #0
1a004686:	d10e      	bne.n	1a0046a6 <__ieee754_pow+0x86>
1a004688:	4b59      	ldr	r3, [pc, #356]	; (1a0047f0 <__ieee754_pow+0x1d0>)
1a00468a:	429d      	cmp	r5, r3
1a00468c:	d043      	beq.n	1a004716 <__ieee754_pow+0xf6>
1a00468e:	4b59      	ldr	r3, [pc, #356]	; (1a0047f4 <__ieee754_pow+0x1d4>)
1a004690:	429d      	cmp	r5, r3
1a004692:	f000 808c 	beq.w	1a0047ae <__ieee754_pow+0x18e>
1a004696:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
1a00469a:	f000 809e 	beq.w	1a0047da <__ieee754_pow+0x1ba>
1a00469e:	4b56      	ldr	r3, [pc, #344]	; (1a0047f8 <__ieee754_pow+0x1d8>)
1a0046a0:	429f      	cmp	r7, r3
1a0046a2:	f000 83b8 	beq.w	1a004e16 <__ieee754_pow+0x7f6>
1a0046a6:	ec49 8b10 	vmov	d0, r8, r9
1a0046aa:	f000 fddf 	bl	1a00526c <fabs>
1a0046ae:	ec51 0b10 	vmov	r0, r1, d0
1a0046b2:	f1ba 0f00 	cmp.w	sl, #0
1a0046b6:	d106      	bne.n	1a0046c6 <__ieee754_pow+0xa6>
1a0046b8:	2c00      	cmp	r4, #0
1a0046ba:	d05a      	beq.n	1a004772 <__ieee754_pow+0x152>
1a0046bc:	4b4d      	ldr	r3, [pc, #308]	; (1a0047f4 <__ieee754_pow+0x1d4>)
1a0046be:	f026 4240 	bic.w	r2, r6, #3221225472	; 0xc0000000
1a0046c2:	429a      	cmp	r2, r3
1a0046c4:	d055      	beq.n	1a004772 <__ieee754_pow+0x152>
1a0046c6:	0ff6      	lsrs	r6, r6, #31
1a0046c8:	f106 3aff 	add.w	sl, r6, #4294967295	; 0xffffffff
1a0046cc:	ea5b 030a 	orrs.w	r3, fp, sl
1a0046d0:	d073      	beq.n	1a0047ba <__ieee754_pow+0x19a>
1a0046d2:	4b4a      	ldr	r3, [pc, #296]	; (1a0047fc <__ieee754_pow+0x1dc>)
1a0046d4:	429d      	cmp	r5, r3
1a0046d6:	f340 8099 	ble.w	1a00480c <__ieee754_pow+0x1ec>
1a0046da:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
1a0046de:	429d      	cmp	r5, r3
1a0046e0:	f340 8438 	ble.w	1a004f54 <__ieee754_pow+0x934>
1a0046e4:	4b46      	ldr	r3, [pc, #280]	; (1a004800 <__ieee754_pow+0x1e0>)
1a0046e6:	429c      	cmp	r4, r3
1a0046e8:	dd72      	ble.n	1a0047d0 <__ieee754_pow+0x1b0>
1a0046ea:	2f00      	cmp	r7, #0
1a0046ec:	dd72      	ble.n	1a0047d4 <__ieee754_pow+0x1b4>
1a0046ee:	a33e      	add	r3, pc, #248	; (adr r3, 1a0047e8 <__ieee754_pow+0x1c8>)
1a0046f0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0046f4:	4610      	mov	r0, r2
1a0046f6:	4619      	mov	r1, r3
1a0046f8:	f001 f8b2 	bl	1a005860 <__aeabi_dmul>
1a0046fc:	e7ad      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0046fe:	f1b8 0f00 	cmp.w	r8, #0
1a004702:	d005      	beq.n	1a004710 <__ieee754_pow+0xf0>
1a004704:	483f      	ldr	r0, [pc, #252]	; (1a004804 <__ieee754_pow+0x1e4>)
1a004706:	b013      	add	sp, #76	; 0x4c
1a004708:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00470c:	f000 bdc4 	b.w	1a005298 <nan>
1a004710:	42a5      	cmp	r5, r4
1a004712:	dcf7      	bgt.n	1a004704 <__ieee754_pow+0xe4>
1a004714:	e7ac      	b.n	1a004670 <__ieee754_pow+0x50>
1a004716:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
1a00471a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
1a00471e:	ea53 030a 	orrs.w	r3, r3, sl
1a004722:	d098      	beq.n	1a004656 <__ieee754_pow+0x36>
1a004724:	4b36      	ldr	r3, [pc, #216]	; (1a004800 <__ieee754_pow+0x1e0>)
1a004726:	429c      	cmp	r4, r3
1a004728:	f340 837f 	ble.w	1a004e2a <__ieee754_pow+0x80a>
1a00472c:	2f00      	cmp	r7, #0
1a00472e:	db51      	blt.n	1a0047d4 <__ieee754_pow+0x1b4>
1a004730:	e9dd 0100 	ldrd	r0, r1, [sp]
1a004734:	e791      	b.n	1a00465a <__ieee754_pow+0x3a>
1a004736:	f1bc 0f00 	cmp.w	ip, #0
1a00473a:	d09c      	beq.n	1a004676 <__ieee754_pow+0x56>
1a00473c:	e784      	b.n	1a004648 <__ieee754_pow+0x28>
1a00473e:	4b32      	ldr	r3, [pc, #200]	; (1a004808 <__ieee754_pow+0x1e8>)
1a004740:	429d      	cmp	r5, r3
1a004742:	dc31      	bgt.n	1a0047a8 <__ieee754_pow+0x188>
1a004744:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
1a004748:	429d      	cmp	r5, r3
1a00474a:	dd98      	ble.n	1a00467e <__ieee754_pow+0x5e>
1a00474c:	152b      	asrs	r3, r5, #20
1a00474e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
1a004752:	2b14      	cmp	r3, #20
1a004754:	f340 83a1 	ble.w	1a004e9a <__ieee754_pow+0x87a>
1a004758:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
1a00475c:	fa2c f203 	lsr.w	r2, ip, r3
1a004760:	fa02 f303 	lsl.w	r3, r2, r3
1a004764:	4563      	cmp	r3, ip
1a004766:	d18a      	bne.n	1a00467e <__ieee754_pow+0x5e>
1a004768:	f002 0201 	and.w	r2, r2, #1
1a00476c:	f1c2 0b02 	rsb	fp, r2, #2
1a004770:	e787      	b.n	1a004682 <__ieee754_pow+0x62>
1a004772:	2f00      	cmp	r7, #0
1a004774:	da05      	bge.n	1a004782 <__ieee754_pow+0x162>
1a004776:	4602      	mov	r2, r0
1a004778:	460b      	mov	r3, r1
1a00477a:	2000      	movs	r0, #0
1a00477c:	491d      	ldr	r1, [pc, #116]	; (1a0047f4 <__ieee754_pow+0x1d4>)
1a00477e:	f001 f999 	bl	1a005ab4 <__aeabi_ddiv>
1a004782:	2e00      	cmp	r6, #0
1a004784:	f6bf af69 	bge.w	1a00465a <__ieee754_pow+0x3a>
1a004788:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
1a00478c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
1a004790:	ea54 030b 	orrs.w	r3, r4, fp
1a004794:	f000 843a 	beq.w	1a00500c <__ieee754_pow+0x9ec>
1a004798:	f1bb 0f01 	cmp.w	fp, #1
1a00479c:	f47f af5d 	bne.w	1a00465a <__ieee754_pow+0x3a>
1a0047a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a0047a4:	4619      	mov	r1, r3
1a0047a6:	e758      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0047a8:	f04f 0b02 	mov.w	fp, #2
1a0047ac:	e769      	b.n	1a004682 <__ieee754_pow+0x62>
1a0047ae:	2f00      	cmp	r7, #0
1a0047b0:	f2c0 8344 	blt.w	1a004e3c <__ieee754_pow+0x81c>
1a0047b4:	4640      	mov	r0, r8
1a0047b6:	4649      	mov	r1, r9
1a0047b8:	e74f      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0047ba:	4642      	mov	r2, r8
1a0047bc:	464b      	mov	r3, r9
1a0047be:	4610      	mov	r0, r2
1a0047c0:	4619      	mov	r1, r3
1a0047c2:	f000 fe95 	bl	1a0054f0 <__aeabi_dsub>
1a0047c6:	4602      	mov	r2, r0
1a0047c8:	460b      	mov	r3, r1
1a0047ca:	f001 f973 	bl	1a005ab4 <__aeabi_ddiv>
1a0047ce:	e744      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0047d0:	2f00      	cmp	r7, #0
1a0047d2:	db8c      	blt.n	1a0046ee <__ieee754_pow+0xce>
1a0047d4:	2000      	movs	r0, #0
1a0047d6:	2100      	movs	r1, #0
1a0047d8:	e73f      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0047da:	4642      	mov	r2, r8
1a0047dc:	464b      	mov	r3, r9
1a0047de:	4640      	mov	r0, r8
1a0047e0:	4649      	mov	r1, r9
1a0047e2:	f001 f83d 	bl	1a005860 <__aeabi_dmul>
1a0047e6:	e738      	b.n	1a00465a <__ieee754_pow+0x3a>
1a0047e8:	8800759c 	.word	0x8800759c
1a0047ec:	7e37e43c 	.word	0x7e37e43c
1a0047f0:	7ff00000 	.word	0x7ff00000
1a0047f4:	3ff00000 	.word	0x3ff00000
1a0047f8:	3fe00000 	.word	0x3fe00000
1a0047fc:	41e00000 	.word	0x41e00000
1a004800:	3fefffff 	.word	0x3fefffff
1a004804:	1a007118 	.word	0x1a007118
1a004808:	433fffff 	.word	0x433fffff
1a00480c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
1a004810:	f280 8360 	bge.w	1a004ed4 <__ieee754_pow+0x8b4>
1a004814:	2200      	movs	r2, #0
1a004816:	4bd0      	ldr	r3, [pc, #832]	; (1a004b58 <__ieee754_pow+0x538>)
1a004818:	f001 f822 	bl	1a005860 <__aeabi_dmul>
1a00481c:	f06f 0634 	mvn.w	r6, #52	; 0x34
1a004820:	460c      	mov	r4, r1
1a004822:	1523      	asrs	r3, r4, #20
1a004824:	4acd      	ldr	r2, [pc, #820]	; (1a004b5c <__ieee754_pow+0x53c>)
1a004826:	f3c4 0413 	ubfx	r4, r4, #0, #20
1a00482a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
1a00482e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
1a004832:	199e      	adds	r6, r3, r6
1a004834:	4294      	cmp	r4, r2
1a004836:	960d      	str	r6, [sp, #52]	; 0x34
1a004838:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
1a00483c:	f340 833d 	ble.w	1a004eba <__ieee754_pow+0x89a>
1a004840:	4bc7      	ldr	r3, [pc, #796]	; (1a004b60 <__ieee754_pow+0x540>)
1a004842:	429c      	cmp	r4, r3
1a004844:	f340 8401 	ble.w	1a00504a <__ieee754_pow+0xa2a>
1a004848:	ed9f 7bad 	vldr	d7, [pc, #692]	; 1a004b00 <__ieee754_pow+0x4e0>
1a00484c:	ed8d 7b08 	vstr	d7, [sp, #32]
1a004850:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a004854:	ed9f 7bac 	vldr	d7, [pc, #688]	; 1a004b08 <__ieee754_pow+0x4e8>
1a004858:	ed8d 7b06 	vstr	d7, [sp, #24]
1a00485c:	3601      	adds	r6, #1
1a00485e:	960d      	str	r6, [sp, #52]	; 0x34
1a004860:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
1a004864:	f04f 0800 	mov.w	r8, #0
1a004868:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a00486c:	4629      	mov	r1, r5
1a00486e:	4606      	mov	r6, r0
1a004870:	f000 fe3e 	bl	1a0054f0 <__aeabi_dsub>
1a004874:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a004878:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a00487c:	4630      	mov	r0, r6
1a00487e:	4629      	mov	r1, r5
1a004880:	f000 fe38 	bl	1a0054f4 <__adddf3>
1a004884:	4602      	mov	r2, r0
1a004886:	460b      	mov	r3, r1
1a004888:	2000      	movs	r0, #0
1a00488a:	49b6      	ldr	r1, [pc, #728]	; (1a004b64 <__ieee754_pow+0x544>)
1a00488c:	f001 f912 	bl	1a005ab4 <__aeabi_ddiv>
1a004890:	4603      	mov	r3, r0
1a004892:	460c      	mov	r4, r1
1a004894:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
1a004898:	4602      	mov	r2, r0
1a00489a:	460b      	mov	r3, r1
1a00489c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a0048a0:	f000 ffde 	bl	1a005860 <__aeabi_dmul>
1a0048a4:	106b      	asrs	r3, r5, #1
1a0048a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
1a0048aa:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
1a0048ae:	460a      	mov	r2, r1
1a0048b0:	462f      	mov	r7, r5
1a0048b2:	4601      	mov	r1, r0
1a0048b4:	eb03 0508 	add.w	r5, r3, r8
1a0048b8:	2300      	movs	r3, #0
1a0048ba:	e9cd 1202 	strd	r1, r2, [sp, #8]
1a0048be:	9302      	str	r3, [sp, #8]
1a0048c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
1a0048c4:	2400      	movs	r4, #0
1a0048c6:	e9cd 1204 	strd	r1, r2, [sp, #16]
1a0048ca:	462b      	mov	r3, r5
1a0048cc:	4622      	mov	r2, r4
1a0048ce:	4640      	mov	r0, r8
1a0048d0:	4649      	mov	r1, r9
1a0048d2:	f000 ffc5 	bl	1a005860 <__aeabi_dmul>
1a0048d6:	4602      	mov	r2, r0
1a0048d8:	460b      	mov	r3, r1
1a0048da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a0048de:	f000 fe07 	bl	1a0054f0 <__aeabi_dsub>
1a0048e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a0048e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a0048ea:	4620      	mov	r0, r4
1a0048ec:	4629      	mov	r1, r5
1a0048ee:	f000 fdff 	bl	1a0054f0 <__aeabi_dsub>
1a0048f2:	4602      	mov	r2, r0
1a0048f4:	460b      	mov	r3, r1
1a0048f6:	4630      	mov	r0, r6
1a0048f8:	4639      	mov	r1, r7
1a0048fa:	f000 fdf9 	bl	1a0054f0 <__aeabi_dsub>
1a0048fe:	4642      	mov	r2, r8
1a004900:	464b      	mov	r3, r9
1a004902:	f000 ffad 	bl	1a005860 <__aeabi_dmul>
1a004906:	4602      	mov	r2, r0
1a004908:	460b      	mov	r3, r1
1a00490a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a00490e:	f000 fdef 	bl	1a0054f0 <__aeabi_dsub>
1a004912:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
1a004916:	f000 ffa3 	bl	1a005860 <__aeabi_dmul>
1a00491a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
1a00491e:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a004922:	4622      	mov	r2, r4
1a004924:	462b      	mov	r3, r5
1a004926:	4620      	mov	r0, r4
1a004928:	4629      	mov	r1, r5
1a00492a:	f000 ff99 	bl	1a005860 <__aeabi_dmul>
1a00492e:	a378      	add	r3, pc, #480	; (adr r3, 1a004b10 <__ieee754_pow+0x4f0>)
1a004930:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004934:	4604      	mov	r4, r0
1a004936:	460d      	mov	r5, r1
1a004938:	f000 ff92 	bl	1a005860 <__aeabi_dmul>
1a00493c:	a376      	add	r3, pc, #472	; (adr r3, 1a004b18 <__ieee754_pow+0x4f8>)
1a00493e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004942:	f000 fdd7 	bl	1a0054f4 <__adddf3>
1a004946:	4622      	mov	r2, r4
1a004948:	462b      	mov	r3, r5
1a00494a:	f000 ff89 	bl	1a005860 <__aeabi_dmul>
1a00494e:	a374      	add	r3, pc, #464	; (adr r3, 1a004b20 <__ieee754_pow+0x500>)
1a004950:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004954:	f000 fdce 	bl	1a0054f4 <__adddf3>
1a004958:	4622      	mov	r2, r4
1a00495a:	462b      	mov	r3, r5
1a00495c:	f000 ff80 	bl	1a005860 <__aeabi_dmul>
1a004960:	a371      	add	r3, pc, #452	; (adr r3, 1a004b28 <__ieee754_pow+0x508>)
1a004962:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004966:	f000 fdc5 	bl	1a0054f4 <__adddf3>
1a00496a:	4622      	mov	r2, r4
1a00496c:	462b      	mov	r3, r5
1a00496e:	f000 ff77 	bl	1a005860 <__aeabi_dmul>
1a004972:	a36f      	add	r3, pc, #444	; (adr r3, 1a004b30 <__ieee754_pow+0x510>)
1a004974:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004978:	f000 fdbc 	bl	1a0054f4 <__adddf3>
1a00497c:	4622      	mov	r2, r4
1a00497e:	462b      	mov	r3, r5
1a004980:	f000 ff6e 	bl	1a005860 <__aeabi_dmul>
1a004984:	a36c      	add	r3, pc, #432	; (adr r3, 1a004b38 <__ieee754_pow+0x518>)
1a004986:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00498a:	f000 fdb3 	bl	1a0054f4 <__adddf3>
1a00498e:	4622      	mov	r2, r4
1a004990:	4606      	mov	r6, r0
1a004992:	460f      	mov	r7, r1
1a004994:	462b      	mov	r3, r5
1a004996:	4620      	mov	r0, r4
1a004998:	4629      	mov	r1, r5
1a00499a:	f000 ff61 	bl	1a005860 <__aeabi_dmul>
1a00499e:	4602      	mov	r2, r0
1a0049a0:	460b      	mov	r3, r1
1a0049a2:	4630      	mov	r0, r6
1a0049a4:	4639      	mov	r1, r7
1a0049a6:	f000 ff5b 	bl	1a005860 <__aeabi_dmul>
1a0049aa:	4642      	mov	r2, r8
1a0049ac:	4604      	mov	r4, r0
1a0049ae:	460d      	mov	r5, r1
1a0049b0:	464b      	mov	r3, r9
1a0049b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a0049b6:	f000 fd9d 	bl	1a0054f4 <__adddf3>
1a0049ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a0049be:	f000 ff4f 	bl	1a005860 <__aeabi_dmul>
1a0049c2:	4622      	mov	r2, r4
1a0049c4:	462b      	mov	r3, r5
1a0049c6:	f000 fd95 	bl	1a0054f4 <__adddf3>
1a0049ca:	4642      	mov	r2, r8
1a0049cc:	4606      	mov	r6, r0
1a0049ce:	460f      	mov	r7, r1
1a0049d0:	464b      	mov	r3, r9
1a0049d2:	4640      	mov	r0, r8
1a0049d4:	4649      	mov	r1, r9
1a0049d6:	f000 ff43 	bl	1a005860 <__aeabi_dmul>
1a0049da:	2200      	movs	r2, #0
1a0049dc:	4b62      	ldr	r3, [pc, #392]	; (1a004b68 <__ieee754_pow+0x548>)
1a0049de:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a0049e2:	f000 fd87 	bl	1a0054f4 <__adddf3>
1a0049e6:	4632      	mov	r2, r6
1a0049e8:	463b      	mov	r3, r7
1a0049ea:	f000 fd83 	bl	1a0054f4 <__adddf3>
1a0049ee:	9802      	ldr	r0, [sp, #8]
1a0049f0:	460d      	mov	r5, r1
1a0049f2:	4604      	mov	r4, r0
1a0049f4:	4622      	mov	r2, r4
1a0049f6:	462b      	mov	r3, r5
1a0049f8:	4640      	mov	r0, r8
1a0049fa:	4649      	mov	r1, r9
1a0049fc:	f000 ff30 	bl	1a005860 <__aeabi_dmul>
1a004a00:	2200      	movs	r2, #0
1a004a02:	4680      	mov	r8, r0
1a004a04:	4689      	mov	r9, r1
1a004a06:	4b58      	ldr	r3, [pc, #352]	; (1a004b68 <__ieee754_pow+0x548>)
1a004a08:	4620      	mov	r0, r4
1a004a0a:	4629      	mov	r1, r5
1a004a0c:	f000 fd70 	bl	1a0054f0 <__aeabi_dsub>
1a004a10:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
1a004a14:	f000 fd6c 	bl	1a0054f0 <__aeabi_dsub>
1a004a18:	4602      	mov	r2, r0
1a004a1a:	460b      	mov	r3, r1
1a004a1c:	4630      	mov	r0, r6
1a004a1e:	4639      	mov	r1, r7
1a004a20:	f000 fd66 	bl	1a0054f0 <__aeabi_dsub>
1a004a24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a004a28:	f000 ff1a 	bl	1a005860 <__aeabi_dmul>
1a004a2c:	4622      	mov	r2, r4
1a004a2e:	4606      	mov	r6, r0
1a004a30:	460f      	mov	r7, r1
1a004a32:	462b      	mov	r3, r5
1a004a34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1a004a38:	f000 ff12 	bl	1a005860 <__aeabi_dmul>
1a004a3c:	4602      	mov	r2, r0
1a004a3e:	460b      	mov	r3, r1
1a004a40:	4630      	mov	r0, r6
1a004a42:	4639      	mov	r1, r7
1a004a44:	f000 fd56 	bl	1a0054f4 <__adddf3>
1a004a48:	4606      	mov	r6, r0
1a004a4a:	460f      	mov	r7, r1
1a004a4c:	4602      	mov	r2, r0
1a004a4e:	460b      	mov	r3, r1
1a004a50:	4640      	mov	r0, r8
1a004a52:	4649      	mov	r1, r9
1a004a54:	f000 fd4e 	bl	1a0054f4 <__adddf3>
1a004a58:	9802      	ldr	r0, [sp, #8]
1a004a5a:	a339      	add	r3, pc, #228	; (adr r3, 1a004b40 <__ieee754_pow+0x520>)
1a004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004a60:	4604      	mov	r4, r0
1a004a62:	460d      	mov	r5, r1
1a004a64:	f000 fefc 	bl	1a005860 <__aeabi_dmul>
1a004a68:	4642      	mov	r2, r8
1a004a6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
1a004a6e:	464b      	mov	r3, r9
1a004a70:	4620      	mov	r0, r4
1a004a72:	4629      	mov	r1, r5
1a004a74:	f000 fd3c 	bl	1a0054f0 <__aeabi_dsub>
1a004a78:	4602      	mov	r2, r0
1a004a7a:	460b      	mov	r3, r1
1a004a7c:	4630      	mov	r0, r6
1a004a7e:	4639      	mov	r1, r7
1a004a80:	f000 fd36 	bl	1a0054f0 <__aeabi_dsub>
1a004a84:	a330      	add	r3, pc, #192	; (adr r3, 1a004b48 <__ieee754_pow+0x528>)
1a004a86:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004a8a:	f000 fee9 	bl	1a005860 <__aeabi_dmul>
1a004a8e:	a330      	add	r3, pc, #192	; (adr r3, 1a004b50 <__ieee754_pow+0x530>)
1a004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004a94:	4606      	mov	r6, r0
1a004a96:	460f      	mov	r7, r1
1a004a98:	4620      	mov	r0, r4
1a004a9a:	4629      	mov	r1, r5
1a004a9c:	f000 fee0 	bl	1a005860 <__aeabi_dmul>
1a004aa0:	4602      	mov	r2, r0
1a004aa2:	460b      	mov	r3, r1
1a004aa4:	4630      	mov	r0, r6
1a004aa6:	4639      	mov	r1, r7
1a004aa8:	f000 fd24 	bl	1a0054f4 <__adddf3>
1a004aac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
1a004ab0:	f000 fd20 	bl	1a0054f4 <__adddf3>
1a004ab4:	4606      	mov	r6, r0
1a004ab6:	980d      	ldr	r0, [sp, #52]	; 0x34
1a004ab8:	460f      	mov	r7, r1
1a004aba:	f000 fe67 	bl	1a00578c <__aeabi_i2d>
1a004abe:	4632      	mov	r2, r6
1a004ac0:	4680      	mov	r8, r0
1a004ac2:	4689      	mov	r9, r1
1a004ac4:	463b      	mov	r3, r7
1a004ac6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a004aca:	f000 fd13 	bl	1a0054f4 <__adddf3>
1a004ace:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
1a004ad2:	f000 fd0f 	bl	1a0054f4 <__adddf3>
1a004ad6:	4642      	mov	r2, r8
1a004ad8:	464b      	mov	r3, r9
1a004ada:	f000 fd0b 	bl	1a0054f4 <__adddf3>
1a004ade:	9802      	ldr	r0, [sp, #8]
1a004ae0:	4642      	mov	r2, r8
1a004ae2:	464b      	mov	r3, r9
1a004ae4:	4604      	mov	r4, r0
1a004ae6:	460d      	mov	r5, r1
1a004ae8:	f000 fd02 	bl	1a0054f0 <__aeabi_dsub>
1a004aec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
1a004af0:	f000 fcfe 	bl	1a0054f0 <__aeabi_dsub>
1a004af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a004af8:	e038      	b.n	1a004b6c <__ieee754_pow+0x54c>
1a004afa:	bf00      	nop
1a004afc:	f3af 8000 	nop.w
	...
1a004b0c:	3ff00000 	.word	0x3ff00000
1a004b10:	4a454eef 	.word	0x4a454eef
1a004b14:	3fca7e28 	.word	0x3fca7e28
1a004b18:	93c9db65 	.word	0x93c9db65
1a004b1c:	3fcd864a 	.word	0x3fcd864a
1a004b20:	a91d4101 	.word	0xa91d4101
1a004b24:	3fd17460 	.word	0x3fd17460
1a004b28:	518f264d 	.word	0x518f264d
1a004b2c:	3fd55555 	.word	0x3fd55555
1a004b30:	db6fabff 	.word	0xdb6fabff
1a004b34:	3fdb6db6 	.word	0x3fdb6db6
1a004b38:	33333303 	.word	0x33333303
1a004b3c:	3fe33333 	.word	0x3fe33333
1a004b40:	e0000000 	.word	0xe0000000
1a004b44:	3feec709 	.word	0x3feec709
1a004b48:	dc3a03fd 	.word	0xdc3a03fd
1a004b4c:	3feec709 	.word	0x3feec709
1a004b50:	145b01f5 	.word	0x145b01f5
1a004b54:	be3e2fe0 	.word	0xbe3e2fe0
1a004b58:	43400000 	.word	0x43400000
1a004b5c:	0003988e 	.word	0x0003988e
1a004b60:	000bb679 	.word	0x000bb679
1a004b64:	3ff00000 	.word	0x3ff00000
1a004b68:	40080000 	.word	0x40080000
1a004b6c:	f000 fcc0 	bl	1a0054f0 <__aeabi_dsub>
1a004b70:	460b      	mov	r3, r1
1a004b72:	4602      	mov	r2, r0
1a004b74:	4639      	mov	r1, r7
1a004b76:	4630      	mov	r0, r6
1a004b78:	f000 fcba 	bl	1a0054f0 <__aeabi_dsub>
1a004b7c:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
1a004b80:	ea53 030a 	orrs.w	r3, r3, sl
1a004b84:	e9cd 0104 	strd	r0, r1, [sp, #16]
1a004b88:	f000 815f 	beq.w	1a004e4a <__ieee754_pow+0x82a>
1a004b8c:	ed9f 7bd2 	vldr	d7, [pc, #840]	; 1a004ed8 <__ieee754_pow+0x8b8>
1a004b90:	ed8d 7b02 	vstr	d7, [sp, #8]
1a004b94:	e9dd ab00 	ldrd	sl, fp, [sp]
1a004b98:	2300      	movs	r3, #0
1a004b9a:	4656      	mov	r6, sl
1a004b9c:	465f      	mov	r7, fp
1a004b9e:	e9cd 6700 	strd	r6, r7, [sp]
1a004ba2:	9300      	str	r3, [sp, #0]
1a004ba4:	e9dd 6700 	ldrd	r6, r7, [sp]
1a004ba8:	4650      	mov	r0, sl
1a004baa:	4632      	mov	r2, r6
1a004bac:	463b      	mov	r3, r7
1a004bae:	4659      	mov	r1, fp
1a004bb0:	f000 fc9e 	bl	1a0054f0 <__aeabi_dsub>
1a004bb4:	4622      	mov	r2, r4
1a004bb6:	462b      	mov	r3, r5
1a004bb8:	f000 fe52 	bl	1a005860 <__aeabi_dmul>
1a004bbc:	4652      	mov	r2, sl
1a004bbe:	4680      	mov	r8, r0
1a004bc0:	4689      	mov	r9, r1
1a004bc2:	465b      	mov	r3, fp
1a004bc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a004bc8:	f000 fe4a 	bl	1a005860 <__aeabi_dmul>
1a004bcc:	4602      	mov	r2, r0
1a004bce:	460b      	mov	r3, r1
1a004bd0:	4640      	mov	r0, r8
1a004bd2:	4649      	mov	r1, r9
1a004bd4:	f000 fc8e 	bl	1a0054f4 <__adddf3>
1a004bd8:	4632      	mov	r2, r6
1a004bda:	4680      	mov	r8, r0
1a004bdc:	4689      	mov	r9, r1
1a004bde:	463b      	mov	r3, r7
1a004be0:	4620      	mov	r0, r4
1a004be2:	4629      	mov	r1, r5
1a004be4:	e9cd 8904 	strd	r8, r9, [sp, #16]
1a004be8:	f000 fe3a 	bl	1a005860 <__aeabi_dmul>
1a004bec:	460b      	mov	r3, r1
1a004bee:	4602      	mov	r2, r0
1a004bf0:	4606      	mov	r6, r0
1a004bf2:	460f      	mov	r7, r1
1a004bf4:	4640      	mov	r0, r8
1a004bf6:	4649      	mov	r1, r9
1a004bf8:	f000 fc7c 	bl	1a0054f4 <__adddf3>
1a004bfc:	4bd0      	ldr	r3, [pc, #832]	; (1a004f40 <__ieee754_pow+0x920>)
1a004bfe:	4299      	cmp	r1, r3
1a004c00:	4604      	mov	r4, r0
1a004c02:	460d      	mov	r5, r1
1a004c04:	468a      	mov	sl, r1
1a004c06:	f340 8125 	ble.w	1a004e54 <__ieee754_pow+0x834>
1a004c0a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
1a004c0e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
1a004c12:	4303      	orrs	r3, r0
1a004c14:	f040 81fe 	bne.w	1a005014 <__ieee754_pow+0x9f4>
1a004c18:	a3b1      	add	r3, pc, #708	; (adr r3, 1a004ee0 <__ieee754_pow+0x8c0>)
1a004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a004c22:	f000 fc67 	bl	1a0054f4 <__adddf3>
1a004c26:	4632      	mov	r2, r6
1a004c28:	4680      	mov	r8, r0
1a004c2a:	4689      	mov	r9, r1
1a004c2c:	463b      	mov	r3, r7
1a004c2e:	4620      	mov	r0, r4
1a004c30:	4629      	mov	r1, r5
1a004c32:	f000 fc5d 	bl	1a0054f0 <__aeabi_dsub>
1a004c36:	4602      	mov	r2, r0
1a004c38:	460b      	mov	r3, r1
1a004c3a:	4640      	mov	r0, r8
1a004c3c:	4649      	mov	r1, r9
1a004c3e:	f001 f89f 	bl	1a005d80 <__aeabi_dcmpgt>
1a004c42:	2800      	cmp	r0, #0
1a004c44:	f040 81e6 	bne.w	1a005014 <__ieee754_pow+0x9f4>
1a004c48:	46a8      	mov	r8, r5
1a004c4a:	ea4f 5328 	mov.w	r3, r8, asr #20
1a004c4e:	f2a3 32fe 	subw	r2, r3, #1022	; 0x3fe
1a004c52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
1a004c56:	4113      	asrs	r3, r2
1a004c58:	4453      	add	r3, sl
1a004c5a:	f3c3 520a 	ubfx	r2, r3, #20, #11
1a004c5e:	4db9      	ldr	r5, [pc, #740]	; (1a004f44 <__ieee754_pow+0x924>)
1a004c60:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
1a004c64:	4115      	asrs	r5, r2
1a004c66:	f3c3 0413 	ubfx	r4, r3, #0, #20
1a004c6a:	ea23 0105 	bic.w	r1, r3, r5
1a004c6e:	2000      	movs	r0, #0
1a004c70:	f1c2 0b14 	rsb	fp, r2, #20
1a004c74:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
1a004c78:	f1ba 0f00 	cmp.w	sl, #0
1a004c7c:	4602      	mov	r2, r0
1a004c7e:	460b      	mov	r3, r1
1a004c80:	fa44 fb0b 	asr.w	fp, r4, fp
1a004c84:	4630      	mov	r0, r6
1a004c86:	4639      	mov	r1, r7
1a004c88:	bfb8      	it	lt
1a004c8a:	f1cb 0b00 	rsblt	fp, fp, #0
1a004c8e:	f000 fc2f 	bl	1a0054f0 <__aeabi_dsub>
1a004c92:	4606      	mov	r6, r0
1a004c94:	460f      	mov	r7, r1
1a004c96:	4632      	mov	r2, r6
1a004c98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a004c9c:	463b      	mov	r3, r7
1a004c9e:	f000 fc29 	bl	1a0054f4 <__adddf3>
1a004ca2:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
1a004ca6:	460d      	mov	r5, r1
1a004ca8:	2400      	movs	r4, #0
1a004caa:	a38f      	add	r3, pc, #572	; (adr r3, 1a004ee8 <__ieee754_pow+0x8c8>)
1a004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004cb0:	4620      	mov	r0, r4
1a004cb2:	4629      	mov	r1, r5
1a004cb4:	f000 fdd4 	bl	1a005860 <__aeabi_dmul>
1a004cb8:	4632      	mov	r2, r6
1a004cba:	4680      	mov	r8, r0
1a004cbc:	4689      	mov	r9, r1
1a004cbe:	463b      	mov	r3, r7
1a004cc0:	4620      	mov	r0, r4
1a004cc2:	4629      	mov	r1, r5
1a004cc4:	f000 fc14 	bl	1a0054f0 <__aeabi_dsub>
1a004cc8:	4602      	mov	r2, r0
1a004cca:	460b      	mov	r3, r1
1a004ccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a004cd0:	f000 fc0e 	bl	1a0054f0 <__aeabi_dsub>
1a004cd4:	a386      	add	r3, pc, #536	; (adr r3, 1a004ef0 <__ieee754_pow+0x8d0>)
1a004cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004cda:	f000 fdc1 	bl	1a005860 <__aeabi_dmul>
1a004cde:	a386      	add	r3, pc, #536	; (adr r3, 1a004ef8 <__ieee754_pow+0x8d8>)
1a004ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004ce4:	4606      	mov	r6, r0
1a004ce6:	460f      	mov	r7, r1
1a004ce8:	4620      	mov	r0, r4
1a004cea:	4629      	mov	r1, r5
1a004cec:	f000 fdb8 	bl	1a005860 <__aeabi_dmul>
1a004cf0:	4602      	mov	r2, r0
1a004cf2:	460b      	mov	r3, r1
1a004cf4:	4630      	mov	r0, r6
1a004cf6:	4639      	mov	r1, r7
1a004cf8:	f000 fbfc 	bl	1a0054f4 <__adddf3>
1a004cfc:	4606      	mov	r6, r0
1a004cfe:	460f      	mov	r7, r1
1a004d00:	4602      	mov	r2, r0
1a004d02:	460b      	mov	r3, r1
1a004d04:	4640      	mov	r0, r8
1a004d06:	4649      	mov	r1, r9
1a004d08:	f000 fbf4 	bl	1a0054f4 <__adddf3>
1a004d0c:	4642      	mov	r2, r8
1a004d0e:	464b      	mov	r3, r9
1a004d10:	4604      	mov	r4, r0
1a004d12:	460d      	mov	r5, r1
1a004d14:	f000 fbec 	bl	1a0054f0 <__aeabi_dsub>
1a004d18:	4602      	mov	r2, r0
1a004d1a:	460b      	mov	r3, r1
1a004d1c:	4630      	mov	r0, r6
1a004d1e:	4639      	mov	r1, r7
1a004d20:	f000 fbe6 	bl	1a0054f0 <__aeabi_dsub>
1a004d24:	4622      	mov	r2, r4
1a004d26:	4680      	mov	r8, r0
1a004d28:	4689      	mov	r9, r1
1a004d2a:	462b      	mov	r3, r5
1a004d2c:	4620      	mov	r0, r4
1a004d2e:	4629      	mov	r1, r5
1a004d30:	f000 fd96 	bl	1a005860 <__aeabi_dmul>
1a004d34:	a372      	add	r3, pc, #456	; (adr r3, 1a004f00 <__ieee754_pow+0x8e0>)
1a004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004d3a:	4606      	mov	r6, r0
1a004d3c:	460f      	mov	r7, r1
1a004d3e:	f000 fd8f 	bl	1a005860 <__aeabi_dmul>
1a004d42:	a371      	add	r3, pc, #452	; (adr r3, 1a004f08 <__ieee754_pow+0x8e8>)
1a004d44:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004d48:	f000 fbd2 	bl	1a0054f0 <__aeabi_dsub>
1a004d4c:	4632      	mov	r2, r6
1a004d4e:	463b      	mov	r3, r7
1a004d50:	f000 fd86 	bl	1a005860 <__aeabi_dmul>
1a004d54:	a36e      	add	r3, pc, #440	; (adr r3, 1a004f10 <__ieee754_pow+0x8f0>)
1a004d56:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004d5a:	f000 fbcb 	bl	1a0054f4 <__adddf3>
1a004d5e:	4632      	mov	r2, r6
1a004d60:	463b      	mov	r3, r7
1a004d62:	f000 fd7d 	bl	1a005860 <__aeabi_dmul>
1a004d66:	a36c      	add	r3, pc, #432	; (adr r3, 1a004f18 <__ieee754_pow+0x8f8>)
1a004d68:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004d6c:	f000 fbc0 	bl	1a0054f0 <__aeabi_dsub>
1a004d70:	4632      	mov	r2, r6
1a004d72:	463b      	mov	r3, r7
1a004d74:	f000 fd74 	bl	1a005860 <__aeabi_dmul>
1a004d78:	a369      	add	r3, pc, #420	; (adr r3, 1a004f20 <__ieee754_pow+0x900>)
1a004d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004d7e:	f000 fbb9 	bl	1a0054f4 <__adddf3>
1a004d82:	4632      	mov	r2, r6
1a004d84:	463b      	mov	r3, r7
1a004d86:	f000 fd6b 	bl	1a005860 <__aeabi_dmul>
1a004d8a:	4602      	mov	r2, r0
1a004d8c:	460b      	mov	r3, r1
1a004d8e:	4620      	mov	r0, r4
1a004d90:	4629      	mov	r1, r5
1a004d92:	f000 fbad 	bl	1a0054f0 <__aeabi_dsub>
1a004d96:	4606      	mov	r6, r0
1a004d98:	460f      	mov	r7, r1
1a004d9a:	4602      	mov	r2, r0
1a004d9c:	460b      	mov	r3, r1
1a004d9e:	4620      	mov	r0, r4
1a004da0:	4629      	mov	r1, r5
1a004da2:	f000 fd5d 	bl	1a005860 <__aeabi_dmul>
1a004da6:	2200      	movs	r2, #0
1a004da8:	e9cd 0100 	strd	r0, r1, [sp]
1a004dac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a004db0:	4630      	mov	r0, r6
1a004db2:	4639      	mov	r1, r7
1a004db4:	f000 fb9c 	bl	1a0054f0 <__aeabi_dsub>
1a004db8:	4602      	mov	r2, r0
1a004dba:	460b      	mov	r3, r1
1a004dbc:	e9dd 0100 	ldrd	r0, r1, [sp]
1a004dc0:	f000 fe78 	bl	1a005ab4 <__aeabi_ddiv>
1a004dc4:	4642      	mov	r2, r8
1a004dc6:	4606      	mov	r6, r0
1a004dc8:	460f      	mov	r7, r1
1a004dca:	464b      	mov	r3, r9
1a004dcc:	4620      	mov	r0, r4
1a004dce:	4629      	mov	r1, r5
1a004dd0:	f000 fd46 	bl	1a005860 <__aeabi_dmul>
1a004dd4:	4642      	mov	r2, r8
1a004dd6:	464b      	mov	r3, r9
1a004dd8:	f000 fb8c 	bl	1a0054f4 <__adddf3>
1a004ddc:	4602      	mov	r2, r0
1a004dde:	460b      	mov	r3, r1
1a004de0:	4630      	mov	r0, r6
1a004de2:	4639      	mov	r1, r7
1a004de4:	f000 fb84 	bl	1a0054f0 <__aeabi_dsub>
1a004de8:	4622      	mov	r2, r4
1a004dea:	462b      	mov	r3, r5
1a004dec:	f000 fb80 	bl	1a0054f0 <__aeabi_dsub>
1a004df0:	4602      	mov	r2, r0
1a004df2:	460b      	mov	r3, r1
1a004df4:	2000      	movs	r0, #0
1a004df6:	4954      	ldr	r1, [pc, #336]	; (1a004f48 <__ieee754_pow+0x928>)
1a004df8:	f000 fb7a 	bl	1a0054f0 <__aeabi_dsub>
1a004dfc:	448a      	add	sl, r1
1a004dfe:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
1a004e02:	4602      	mov	r2, r0
1a004e04:	460b      	mov	r3, r1
1a004e06:	f2c0 8130 	blt.w	1a00506a <__ieee754_pow+0xa4a>
1a004e0a:	4651      	mov	r1, sl
1a004e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004e10:	f000 fd26 	bl	1a005860 <__aeabi_dmul>
1a004e14:	e421      	b.n	1a00465a <__ieee754_pow+0x3a>
1a004e16:	2e00      	cmp	r6, #0
1a004e18:	f6ff ac45 	blt.w	1a0046a6 <__ieee754_pow+0x86>
1a004e1c:	ec49 8b10 	vmov	d0, r8, r9
1a004e20:	b013      	add	sp, #76	; 0x4c
1a004e22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004e26:	f000 b957 	b.w	1a0050d8 <__ieee754_sqrt>
1a004e2a:	2f00      	cmp	r7, #0
1a004e2c:	f6bf acd2 	bge.w	1a0047d4 <__ieee754_pow+0x1b4>
1a004e30:	e9dd 3400 	ldrd	r3, r4, [sp]
1a004e34:	4618      	mov	r0, r3
1a004e36:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
1a004e3a:	e40e      	b.n	1a00465a <__ieee754_pow+0x3a>
1a004e3c:	4642      	mov	r2, r8
1a004e3e:	464b      	mov	r3, r9
1a004e40:	2000      	movs	r0, #0
1a004e42:	4941      	ldr	r1, [pc, #260]	; (1a004f48 <__ieee754_pow+0x928>)
1a004e44:	f000 fe36 	bl	1a005ab4 <__aeabi_ddiv>
1a004e48:	e407      	b.n	1a00465a <__ieee754_pow+0x3a>
1a004e4a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 1a004f28 <__ieee754_pow+0x908>
1a004e4e:	ed8d 7b02 	vstr	d7, [sp, #8]
1a004e52:	e69f      	b.n	1a004b94 <__ieee754_pow+0x574>
1a004e54:	4b3d      	ldr	r3, [pc, #244]	; (1a004f4c <__ieee754_pow+0x92c>)
1a004e56:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
1a004e5a:	4598      	cmp	r8, r3
1a004e5c:	f340 80e8 	ble.w	1a005030 <__ieee754_pow+0xa10>
1a004e60:	4b3b      	ldr	r3, [pc, #236]	; (1a004f50 <__ieee754_pow+0x930>)
1a004e62:	440b      	add	r3, r1
1a004e64:	4303      	orrs	r3, r0
1a004e66:	d10a      	bne.n	1a004e7e <__ieee754_pow+0x85e>
1a004e68:	4632      	mov	r2, r6
1a004e6a:	463b      	mov	r3, r7
1a004e6c:	f000 fb40 	bl	1a0054f0 <__aeabi_dsub>
1a004e70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a004e74:	f000 ff7a 	bl	1a005d6c <__aeabi_dcmpge>
1a004e78:	2800      	cmp	r0, #0
1a004e7a:	f43f aee6 	beq.w	1a004c4a <__ieee754_pow+0x62a>
1a004e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a004e82:	a32b      	add	r3, pc, #172	; (adr r3, 1a004f30 <__ieee754_pow+0x910>)
1a004e84:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004e88:	f000 fcea 	bl	1a005860 <__aeabi_dmul>
1a004e8c:	a328      	add	r3, pc, #160	; (adr r3, 1a004f30 <__ieee754_pow+0x910>)
1a004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004e92:	f000 fce5 	bl	1a005860 <__aeabi_dmul>
1a004e96:	f7ff bbe0 	b.w	1a00465a <__ieee754_pow+0x3a>
1a004e9a:	f1bc 0f00 	cmp.w	ip, #0
1a004e9e:	f040 80d0 	bne.w	1a005042 <__ieee754_pow+0xa22>
1a004ea2:	f1c3 0314 	rsb	r3, r3, #20
1a004ea6:	fa45 f203 	asr.w	r2, r5, r3
1a004eaa:	fa02 f303 	lsl.w	r3, r2, r3
1a004eae:	42ab      	cmp	r3, r5
1a004eb0:	f000 80e3 	beq.w	1a00507a <__ieee754_pow+0xa5a>
1a004eb4:	46e3      	mov	fp, ip
1a004eb6:	f7ff bbea 	b.w	1a00468e <__ieee754_pow+0x6e>
1a004eba:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 1a004f38 <__ieee754_pow+0x918>
1a004ebe:	ed8d 7b08 	vstr	d7, [sp, #32]
1a004ec2:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a004ec6:	ed9f 7b04 	vldr	d7, [pc, #16]	; 1a004ed8 <__ieee754_pow+0x8b8>
1a004eca:	f04f 0800 	mov.w	r8, #0
1a004ece:	ed8d 7b06 	vstr	d7, [sp, #24]
1a004ed2:	e4c9      	b.n	1a004868 <__ieee754_pow+0x248>
1a004ed4:	2600      	movs	r6, #0
1a004ed6:	e4a4      	b.n	1a004822 <__ieee754_pow+0x202>
1a004ed8:	00000000 	.word	0x00000000
1a004edc:	3ff00000 	.word	0x3ff00000
1a004ee0:	652b82fe 	.word	0x652b82fe
1a004ee4:	3c971547 	.word	0x3c971547
1a004ee8:	00000000 	.word	0x00000000
1a004eec:	3fe62e43 	.word	0x3fe62e43
1a004ef0:	fefa39ef 	.word	0xfefa39ef
1a004ef4:	3fe62e42 	.word	0x3fe62e42
1a004ef8:	0ca86c39 	.word	0x0ca86c39
1a004efc:	be205c61 	.word	0xbe205c61
1a004f00:	72bea4d0 	.word	0x72bea4d0
1a004f04:	3e663769 	.word	0x3e663769
1a004f08:	c5d26bf1 	.word	0xc5d26bf1
1a004f0c:	3ebbbd41 	.word	0x3ebbbd41
1a004f10:	af25de2c 	.word	0xaf25de2c
1a004f14:	3f11566a 	.word	0x3f11566a
1a004f18:	16bebd93 	.word	0x16bebd93
1a004f1c:	3f66c16c 	.word	0x3f66c16c
1a004f20:	5555553e 	.word	0x5555553e
1a004f24:	3fc55555 	.word	0x3fc55555
1a004f28:	00000000 	.word	0x00000000
1a004f2c:	bff00000 	.word	0xbff00000
1a004f30:	c2f8f359 	.word	0xc2f8f359
1a004f34:	01a56e1f 	.word	0x01a56e1f
	...
1a004f40:	408fffff 	.word	0x408fffff
1a004f44:	000fffff 	.word	0x000fffff
1a004f48:	3ff00000 	.word	0x3ff00000
1a004f4c:	4090cbff 	.word	0x4090cbff
1a004f50:	3f6f3400 	.word	0x3f6f3400
1a004f54:	4b5c      	ldr	r3, [pc, #368]	; (1a0050c8 <__ieee754_pow+0xaa8>)
1a004f56:	429c      	cmp	r4, r3
1a004f58:	f77f ac3a 	ble.w	1a0047d0 <__ieee754_pow+0x1b0>
1a004f5c:	4b5b      	ldr	r3, [pc, #364]	; (1a0050cc <__ieee754_pow+0xaac>)
1a004f5e:	429c      	cmp	r4, r3
1a004f60:	f73f abc3 	bgt.w	1a0046ea <__ieee754_pow+0xca>
1a004f64:	2200      	movs	r2, #0
1a004f66:	4b59      	ldr	r3, [pc, #356]	; (1a0050cc <__ieee754_pow+0xaac>)
1a004f68:	f000 fac2 	bl	1a0054f0 <__aeabi_dsub>
1a004f6c:	a346      	add	r3, pc, #280	; (adr r3, 1a005088 <__ieee754_pow+0xa68>)
1a004f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004f72:	4604      	mov	r4, r0
1a004f74:	460d      	mov	r5, r1
1a004f76:	f000 fc73 	bl	1a005860 <__aeabi_dmul>
1a004f7a:	a345      	add	r3, pc, #276	; (adr r3, 1a005090 <__ieee754_pow+0xa70>)
1a004f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004f80:	4680      	mov	r8, r0
1a004f82:	4689      	mov	r9, r1
1a004f84:	4620      	mov	r0, r4
1a004f86:	4629      	mov	r1, r5
1a004f88:	f000 fc6a 	bl	1a005860 <__aeabi_dmul>
1a004f8c:	2200      	movs	r2, #0
1a004f8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
1a004f92:	4b4f      	ldr	r3, [pc, #316]	; (1a0050d0 <__ieee754_pow+0xab0>)
1a004f94:	4620      	mov	r0, r4
1a004f96:	4629      	mov	r1, r5
1a004f98:	f000 fc62 	bl	1a005860 <__aeabi_dmul>
1a004f9c:	4602      	mov	r2, r0
1a004f9e:	460b      	mov	r3, r1
1a004fa0:	a13d      	add	r1, pc, #244	; (adr r1, 1a005098 <__ieee754_pow+0xa78>)
1a004fa2:	e9d1 0100 	ldrd	r0, r1, [r1]
1a004fa6:	f000 faa3 	bl	1a0054f0 <__aeabi_dsub>
1a004faa:	4622      	mov	r2, r4
1a004fac:	462b      	mov	r3, r5
1a004fae:	f000 fc57 	bl	1a005860 <__aeabi_dmul>
1a004fb2:	4602      	mov	r2, r0
1a004fb4:	460b      	mov	r3, r1
1a004fb6:	2000      	movs	r0, #0
1a004fb8:	4946      	ldr	r1, [pc, #280]	; (1a0050d4 <__ieee754_pow+0xab4>)
1a004fba:	f000 fa99 	bl	1a0054f0 <__aeabi_dsub>
1a004fbe:	4622      	mov	r2, r4
1a004fc0:	4606      	mov	r6, r0
1a004fc2:	460f      	mov	r7, r1
1a004fc4:	462b      	mov	r3, r5
1a004fc6:	4620      	mov	r0, r4
1a004fc8:	4629      	mov	r1, r5
1a004fca:	f000 fc49 	bl	1a005860 <__aeabi_dmul>
1a004fce:	4602      	mov	r2, r0
1a004fd0:	460b      	mov	r3, r1
1a004fd2:	4630      	mov	r0, r6
1a004fd4:	4639      	mov	r1, r7
1a004fd6:	f000 fc43 	bl	1a005860 <__aeabi_dmul>
1a004fda:	a331      	add	r3, pc, #196	; (adr r3, 1a0050a0 <__ieee754_pow+0xa80>)
1a004fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004fe0:	f000 fc3e 	bl	1a005860 <__aeabi_dmul>
1a004fe4:	4602      	mov	r2, r0
1a004fe6:	460b      	mov	r3, r1
1a004fe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a004fec:	f000 fa80 	bl	1a0054f0 <__aeabi_dsub>
1a004ff0:	4602      	mov	r2, r0
1a004ff2:	460b      	mov	r3, r1
1a004ff4:	4606      	mov	r6, r0
1a004ff6:	460f      	mov	r7, r1
1a004ff8:	4640      	mov	r0, r8
1a004ffa:	4649      	mov	r1, r9
1a004ffc:	f000 fa7a 	bl	1a0054f4 <__adddf3>
1a005000:	2000      	movs	r0, #0
1a005002:	4604      	mov	r4, r0
1a005004:	460d      	mov	r5, r1
1a005006:	4642      	mov	r2, r8
1a005008:	464b      	mov	r3, r9
1a00500a:	e5af      	b.n	1a004b6c <__ieee754_pow+0x54c>
1a00500c:	4602      	mov	r2, r0
1a00500e:	460b      	mov	r3, r1
1a005010:	f7ff bbd5 	b.w	1a0047be <__ieee754_pow+0x19e>
1a005014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a005018:	a323      	add	r3, pc, #140	; (adr r3, 1a0050a8 <__ieee754_pow+0xa88>)
1a00501a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00501e:	f000 fc1f 	bl	1a005860 <__aeabi_dmul>
1a005022:	a321      	add	r3, pc, #132	; (adr r3, 1a0050a8 <__ieee754_pow+0xa88>)
1a005024:	e9d3 2300 	ldrd	r2, r3, [r3]
1a005028:	f000 fc1a 	bl	1a005860 <__aeabi_dmul>
1a00502c:	f7ff bb15 	b.w	1a00465a <__ieee754_pow+0x3a>
1a005030:	4b28      	ldr	r3, [pc, #160]	; (1a0050d4 <__ieee754_pow+0xab4>)
1a005032:	4598      	cmp	r8, r3
1a005034:	f73f ae09 	bgt.w	1a004c4a <__ieee754_pow+0x62a>
1a005038:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00503c:	4692      	mov	sl, r2
1a00503e:	4693      	mov	fp, r2
1a005040:	e632      	b.n	1a004ca8 <__ieee754_pow+0x688>
1a005042:	f04f 0b00 	mov.w	fp, #0
1a005046:	f7ff bb2e 	b.w	1a0046a6 <__ieee754_pow+0x86>
1a00504a:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a0050b0 <__ieee754_pow+0xa90>
1a00504e:	ed8d 7b08 	vstr	d7, [sp, #32]
1a005052:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a0050b8 <__ieee754_pow+0xa98>
1a005056:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a00505a:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a0050c0 <__ieee754_pow+0xaa0>
1a00505e:	f44f 2880 	mov.w	r8, #262144	; 0x40000
1a005062:	ed8d 7b06 	vstr	d7, [sp, #24]
1a005066:	f7ff bbff 	b.w	1a004868 <__ieee754_pow+0x248>
1a00506a:	4658      	mov	r0, fp
1a00506c:	ec43 2b10 	vmov	d0, r2, r3
1a005070:	f000 f9a2 	bl	1a0053b8 <scalbn>
1a005074:	ec51 0b10 	vmov	r0, r1, d0
1a005078:	e6c8      	b.n	1a004e0c <__ieee754_pow+0x7ec>
1a00507a:	f002 0201 	and.w	r2, r2, #1
1a00507e:	f1c2 0b02 	rsb	fp, r2, #2
1a005082:	f7ff bb04 	b.w	1a00468e <__ieee754_pow+0x6e>
1a005086:	bf00      	nop
1a005088:	60000000 	.word	0x60000000
1a00508c:	3ff71547 	.word	0x3ff71547
1a005090:	f85ddf44 	.word	0xf85ddf44
1a005094:	3e54ae0b 	.word	0x3e54ae0b
1a005098:	55555555 	.word	0x55555555
1a00509c:	3fd55555 	.word	0x3fd55555
1a0050a0:	652b82fe 	.word	0x652b82fe
1a0050a4:	3ff71547 	.word	0x3ff71547
1a0050a8:	8800759c 	.word	0x8800759c
1a0050ac:	7e37e43c 	.word	0x7e37e43c
1a0050b0:	40000000 	.word	0x40000000
1a0050b4:	3fe2b803 	.word	0x3fe2b803
1a0050b8:	43cfd006 	.word	0x43cfd006
1a0050bc:	3e4cfdeb 	.word	0x3e4cfdeb
1a0050c0:	00000000 	.word	0x00000000
1a0050c4:	3ff80000 	.word	0x3ff80000
1a0050c8:	3feffffe 	.word	0x3feffffe
1a0050cc:	3ff00000 	.word	0x3ff00000
1a0050d0:	3fd00000 	.word	0x3fd00000
1a0050d4:	3fe00000 	.word	0x3fe00000

1a0050d8 <__ieee754_sqrt>:
1a0050d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0050dc:	4a62      	ldr	r2, [pc, #392]	; (1a005268 <__ieee754_sqrt+0x190>)
1a0050de:	ec57 6b10 	vmov	r6, r7, d0
1a0050e2:	43ba      	bics	r2, r7
1a0050e4:	f000 8095 	beq.w	1a005212 <__ieee754_sqrt+0x13a>
1a0050e8:	2f00      	cmp	r7, #0
1a0050ea:	463b      	mov	r3, r7
1a0050ec:	ee10 1a10 	vmov	r1, s0
1a0050f0:	4634      	mov	r4, r6
1a0050f2:	dd54      	ble.n	1a00519e <__ieee754_sqrt+0xc6>
1a0050f4:	153f      	asrs	r7, r7, #20
1a0050f6:	f000 80af 	beq.w	1a005258 <__ieee754_sqrt+0x180>
1a0050fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
1a0050fe:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
1a005102:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a005106:	0fe2      	lsrs	r2, r4, #31
1a005108:	07f9      	lsls	r1, r7, #31
1a00510a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a00510e:	ea4f 0544 	mov.w	r5, r4, lsl #1
1a005112:	d503      	bpl.n	1a00511c <__ieee754_sqrt+0x44>
1a005114:	0fed      	lsrs	r5, r5, #31
1a005116:	eb05 0343 	add.w	r3, r5, r3, lsl #1
1a00511a:	00a5      	lsls	r5, r4, #2
1a00511c:	2600      	movs	r6, #0
1a00511e:	107f      	asrs	r7, r7, #1
1a005120:	46b4      	mov	ip, r6
1a005122:	2216      	movs	r2, #22
1a005124:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
1a005128:	eb0c 0001 	add.w	r0, ip, r1
1a00512c:	4298      	cmp	r0, r3
1a00512e:	ea4f 74d5 	mov.w	r4, r5, lsr #31
1a005132:	ea4f 0545 	mov.w	r5, r5, lsl #1
1a005136:	dc03      	bgt.n	1a005140 <__ieee754_sqrt+0x68>
1a005138:	1a1b      	subs	r3, r3, r0
1a00513a:	eb00 0c01 	add.w	ip, r0, r1
1a00513e:	440e      	add	r6, r1
1a005140:	3a01      	subs	r2, #1
1a005142:	eb04 0343 	add.w	r3, r4, r3, lsl #1
1a005146:	ea4f 0151 	mov.w	r1, r1, lsr #1
1a00514a:	d1ed      	bne.n	1a005128 <__ieee754_sqrt+0x50>
1a00514c:	4610      	mov	r0, r2
1a00514e:	4696      	mov	lr, r2
1a005150:	2420      	movs	r4, #32
1a005152:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a005156:	e009      	b.n	1a00516c <__ieee754_sqrt+0x94>
1a005158:	d052      	beq.n	1a005200 <__ieee754_sqrt+0x128>
1a00515a:	005b      	lsls	r3, r3, #1
1a00515c:	3c01      	subs	r4, #1
1a00515e:	eb03 73d5 	add.w	r3, r3, r5, lsr #31
1a005162:	ea4f 0252 	mov.w	r2, r2, lsr #1
1a005166:	ea4f 0545 	mov.w	r5, r5, lsl #1
1a00516a:	d036      	beq.n	1a0051da <__ieee754_sqrt+0x102>
1a00516c:	4563      	cmp	r3, ip
1a00516e:	eb02 010e 	add.w	r1, r2, lr
1a005172:	ddf1      	ble.n	1a005158 <__ieee754_sqrt+0x80>
1a005174:	2900      	cmp	r1, #0
1a005176:	eb01 0e02 	add.w	lr, r1, r2
1a00517a:	db0a      	blt.n	1a005192 <__ieee754_sqrt+0xba>
1a00517c:	46e0      	mov	r8, ip
1a00517e:	eba3 030c 	sub.w	r3, r3, ip
1a005182:	42a9      	cmp	r1, r5
1a005184:	bf88      	it	hi
1a005186:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
1a00518a:	1a6d      	subs	r5, r5, r1
1a00518c:	4410      	add	r0, r2
1a00518e:	46c4      	mov	ip, r8
1a005190:	e7e3      	b.n	1a00515a <__ieee754_sqrt+0x82>
1a005192:	f1be 0f00 	cmp.w	lr, #0
1a005196:	dbf1      	blt.n	1a00517c <__ieee754_sqrt+0xa4>
1a005198:	f10c 0801 	add.w	r8, ip, #1
1a00519c:	e7ef      	b.n	1a00517e <__ieee754_sqrt+0xa6>
1a00519e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
1a0051a2:	4332      	orrs	r2, r6
1a0051a4:	d02a      	beq.n	1a0051fc <__ieee754_sqrt+0x124>
1a0051a6:	2f00      	cmp	r7, #0
1a0051a8:	d149      	bne.n	1a00523e <__ieee754_sqrt+0x166>
1a0051aa:	0aca      	lsrs	r2, r1, #11
1a0051ac:	3b15      	subs	r3, #21
1a0051ae:	0549      	lsls	r1, r1, #21
1a0051b0:	2a00      	cmp	r2, #0
1a0051b2:	d0fa      	beq.n	1a0051aa <__ieee754_sqrt+0xd2>
1a0051b4:	f412 1080 	ands.w	r0, r2, #1048576	; 0x100000
1a0051b8:	d001      	beq.n	1a0051be <__ieee754_sqrt+0xe6>
1a0051ba:	e050      	b.n	1a00525e <__ieee754_sqrt+0x186>
1a0051bc:	4620      	mov	r0, r4
1a0051be:	0052      	lsls	r2, r2, #1
1a0051c0:	02d5      	lsls	r5, r2, #11
1a0051c2:	f100 0401 	add.w	r4, r0, #1
1a0051c6:	d5f9      	bpl.n	1a0051bc <__ieee754_sqrt+0xe4>
1a0051c8:	f1c4 0520 	rsb	r5, r4, #32
1a0051cc:	fa01 f404 	lsl.w	r4, r1, r4
1a0051d0:	40e9      	lsrs	r1, r5
1a0051d2:	1a1f      	subs	r7, r3, r0
1a0051d4:	ea41 0302 	orr.w	r3, r1, r2
1a0051d8:	e78f      	b.n	1a0050fa <__ieee754_sqrt+0x22>
1a0051da:	432b      	orrs	r3, r5
1a0051dc:	d129      	bne.n	1a005232 <__ieee754_sqrt+0x15a>
1a0051de:	0844      	lsrs	r4, r0, #1
1a0051e0:	1071      	asrs	r1, r6, #1
1a0051e2:	07f3      	lsls	r3, r6, #31
1a0051e4:	f101 517f 	add.w	r1, r1, #1069547520	; 0x3fc00000
1a0051e8:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
1a0051ec:	bf48      	it	mi
1a0051ee:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
1a0051f2:	eb01 5307 	add.w	r3, r1, r7, lsl #20
1a0051f6:	4622      	mov	r2, r4
1a0051f8:	ec43 2b10 	vmov	d0, r2, r3
1a0051fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a005200:	42a9      	cmp	r1, r5
1a005202:	d8aa      	bhi.n	1a00515a <__ieee754_sqrt+0x82>
1a005204:	2900      	cmp	r1, #0
1a005206:	eb01 0e02 	add.w	lr, r1, r2
1a00520a:	dbc2      	blt.n	1a005192 <__ieee754_sqrt+0xba>
1a00520c:	4698      	mov	r8, r3
1a00520e:	2300      	movs	r3, #0
1a005210:	e7bb      	b.n	1a00518a <__ieee754_sqrt+0xb2>
1a005212:	ee10 2a10 	vmov	r2, s0
1a005216:	463b      	mov	r3, r7
1a005218:	ee10 0a10 	vmov	r0, s0
1a00521c:	4639      	mov	r1, r7
1a00521e:	f000 fb1f 	bl	1a005860 <__aeabi_dmul>
1a005222:	4632      	mov	r2, r6
1a005224:	463b      	mov	r3, r7
1a005226:	f000 f965 	bl	1a0054f4 <__adddf3>
1a00522a:	ec41 0b10 	vmov	d0, r0, r1
1a00522e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a005232:	1c42      	adds	r2, r0, #1
1a005234:	bf16      	itet	ne
1a005236:	1c42      	addne	r2, r0, #1
1a005238:	3601      	addeq	r6, #1
1a00523a:	0854      	lsrne	r4, r2, #1
1a00523c:	e7d0      	b.n	1a0051e0 <__ieee754_sqrt+0x108>
1a00523e:	ee10 2a10 	vmov	r2, s0
1a005242:	4630      	mov	r0, r6
1a005244:	4639      	mov	r1, r7
1a005246:	f000 f953 	bl	1a0054f0 <__aeabi_dsub>
1a00524a:	4602      	mov	r2, r0
1a00524c:	460b      	mov	r3, r1
1a00524e:	f000 fc31 	bl	1a005ab4 <__aeabi_ddiv>
1a005252:	ec41 0b10 	vmov	d0, r0, r1
1a005256:	e7d1      	b.n	1a0051fc <__ieee754_sqrt+0x124>
1a005258:	461a      	mov	r2, r3
1a00525a:	463b      	mov	r3, r7
1a00525c:	e7aa      	b.n	1a0051b4 <__ieee754_sqrt+0xdc>
1a00525e:	460c      	mov	r4, r1
1a005260:	2520      	movs	r5, #32
1a005262:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a005266:	e7b3      	b.n	1a0051d0 <__ieee754_sqrt+0xf8>
1a005268:	7ff00000 	.word	0x7ff00000

1a00526c <fabs>:
1a00526c:	ec51 0b10 	vmov	r0, r1, d0
1a005270:	ee10 2a10 	vmov	r2, s0
1a005274:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a005278:	ec43 2b10 	vmov	d0, r2, r3
1a00527c:	4770      	bx	lr
1a00527e:	bf00      	nop

1a005280 <finite>:
1a005280:	ee10 3a90 	vmov	r3, s1
1a005284:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
1a005288:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
1a00528c:	0fc0      	lsrs	r0, r0, #31
1a00528e:	4770      	bx	lr

1a005290 <matherr>:
1a005290:	2000      	movs	r0, #0
1a005292:	4770      	bx	lr
1a005294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a005298 <nan>:
1a005298:	ed9f 0b01 	vldr	d0, [pc, #4]	; 1a0052a0 <nan+0x8>
1a00529c:	4770      	bx	lr
1a00529e:	bf00      	nop
1a0052a0:	00000000 	.word	0x00000000
1a0052a4:	7ff80000 	.word	0x7ff80000

1a0052a8 <rint>:
1a0052a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0052aa:	ec51 0b10 	vmov	r0, r1, d0
1a0052ae:	f3c1 550a 	ubfx	r5, r1, #20, #11
1a0052b2:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
1a0052b6:	2a13      	cmp	r2, #19
1a0052b8:	b083      	sub	sp, #12
1a0052ba:	460b      	mov	r3, r1
1a0052bc:	ea4f 76d1 	mov.w	r6, r1, lsr #31
1a0052c0:	ee10 4a10 	vmov	r4, s0
1a0052c4:	dc2f      	bgt.n	1a005326 <rint+0x7e>
1a0052c6:	2a00      	cmp	r2, #0
1a0052c8:	db4a      	blt.n	1a005360 <rint+0xb8>
1a0052ca:	4d39      	ldr	r5, [pc, #228]	; (1a0053b0 <rint+0x108>)
1a0052cc:	4115      	asrs	r5, r2
1a0052ce:	ea01 0705 	and.w	r7, r1, r5
1a0052d2:	4307      	orrs	r7, r0
1a0052d4:	d023      	beq.n	1a00531e <rint+0x76>
1a0052d6:	086d      	lsrs	r5, r5, #1
1a0052d8:	4029      	ands	r1, r5
1a0052da:	430c      	orrs	r4, r1
1a0052dc:	d00c      	beq.n	1a0052f8 <rint+0x50>
1a0052de:	f44f 2180 	mov.w	r1, #262144	; 0x40000
1a0052e2:	2a13      	cmp	r2, #19
1a0052e4:	ea23 0505 	bic.w	r5, r3, r5
1a0052e8:	fa41 f302 	asr.w	r3, r1, r2
1a0052ec:	ea43 0305 	orr.w	r3, r3, r5
1a0052f0:	bf0c      	ite	eq
1a0052f2:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
1a0052f6:	2400      	movne	r4, #0
1a0052f8:	4a2e      	ldr	r2, [pc, #184]	; (1a0053b4 <rint+0x10c>)
1a0052fa:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
1a0052fe:	4620      	mov	r0, r4
1a005300:	e9d6 4500 	ldrd	r4, r5, [r6]
1a005304:	4602      	mov	r2, r0
1a005306:	4629      	mov	r1, r5
1a005308:	4620      	mov	r0, r4
1a00530a:	f000 f8f3 	bl	1a0054f4 <__adddf3>
1a00530e:	e9cd 0100 	strd	r0, r1, [sp]
1a005312:	4622      	mov	r2, r4
1a005314:	462b      	mov	r3, r5
1a005316:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00531a:	f000 f8e9 	bl	1a0054f0 <__aeabi_dsub>
1a00531e:	ec41 0b10 	vmov	d0, r0, r1
1a005322:	b003      	add	sp, #12
1a005324:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a005326:	2a33      	cmp	r2, #51	; 0x33
1a005328:	dd07      	ble.n	1a00533a <rint+0x92>
1a00532a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
1a00532e:	d1f6      	bne.n	1a00531e <rint+0x76>
1a005330:	ee10 2a10 	vmov	r2, s0
1a005334:	f000 f8de 	bl	1a0054f4 <__adddf3>
1a005338:	e7f1      	b.n	1a00531e <rint+0x76>
1a00533a:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
1a00533e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a005342:	40ea      	lsrs	r2, r5
1a005344:	4210      	tst	r0, r2
1a005346:	d0ea      	beq.n	1a00531e <rint+0x76>
1a005348:	0852      	lsrs	r2, r2, #1
1a00534a:	4210      	tst	r0, r2
1a00534c:	d0d4      	beq.n	1a0052f8 <rint+0x50>
1a00534e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
1a005352:	ea24 0202 	bic.w	r2, r4, r2
1a005356:	fa41 f505 	asr.w	r5, r1, r5
1a00535a:	ea42 0405 	orr.w	r4, r2, r5
1a00535e:	e7cb      	b.n	1a0052f8 <rint+0x50>
1a005360:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
1a005364:	4302      	orrs	r2, r0
1a005366:	d0da      	beq.n	1a00531e <rint+0x76>
1a005368:	f3c1 0213 	ubfx	r2, r1, #0, #20
1a00536c:	4302      	orrs	r2, r0
1a00536e:	4254      	negs	r4, r2
1a005370:	4d10      	ldr	r5, [pc, #64]	; (1a0053b4 <rint+0x10c>)
1a005372:	4314      	orrs	r4, r2
1a005374:	0b24      	lsrs	r4, r4, #12
1a005376:	eb05 00c6 	add.w	r0, r5, r6, lsl #3
1a00537a:	0c4f      	lsrs	r7, r1, #17
1a00537c:	f404 2100 	and.w	r1, r4, #524288	; 0x80000
1a005380:	e9d0 4500 	ldrd	r4, r5, [r0]
1a005384:	047f      	lsls	r7, r7, #17
1a005386:	ee10 2a10 	vmov	r2, s0
1a00538a:	ea41 0307 	orr.w	r3, r1, r7
1a00538e:	4620      	mov	r0, r4
1a005390:	4629      	mov	r1, r5
1a005392:	f000 f8af 	bl	1a0054f4 <__adddf3>
1a005396:	e9cd 0100 	strd	r0, r1, [sp]
1a00539a:	462b      	mov	r3, r5
1a00539c:	4622      	mov	r2, r4
1a00539e:	e9dd 0100 	ldrd	r0, r1, [sp]
1a0053a2:	f000 f8a5 	bl	1a0054f0 <__aeabi_dsub>
1a0053a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a0053aa:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
1a0053ae:	e7b6      	b.n	1a00531e <rint+0x76>
1a0053b0:	000fffff 	.word	0x000fffff
1a0053b4:	1a007578 	.word	0x1a007578

1a0053b8 <scalbn>:
1a0053b8:	b538      	push	{r3, r4, r5, lr}
1a0053ba:	ec53 2b10 	vmov	r2, r3, d0
1a0053be:	f3c3 510a 	ubfx	r1, r3, #20, #11
1a0053c2:	461c      	mov	r4, r3
1a0053c4:	4605      	mov	r5, r0
1a0053c6:	bb29      	cbnz	r1, 1a005414 <scalbn+0x5c>
1a0053c8:	ee10 1a10 	vmov	r1, s0
1a0053cc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
1a0053d0:	4321      	orrs	r1, r4
1a0053d2:	d01e      	beq.n	1a005412 <scalbn+0x5a>
1a0053d4:	4619      	mov	r1, r3
1a0053d6:	2200      	movs	r2, #0
1a0053d8:	4b39      	ldr	r3, [pc, #228]	; (1a0054c0 <scalbn+0x108>)
1a0053da:	4c3a      	ldr	r4, [pc, #232]	; (1a0054c4 <scalbn+0x10c>)
1a0053dc:	ee10 0a10 	vmov	r0, s0
1a0053e0:	f000 fa3e 	bl	1a005860 <__aeabi_dmul>
1a0053e4:	42a5      	cmp	r5, r4
1a0053e6:	4602      	mov	r2, r0
1a0053e8:	460b      	mov	r3, r1
1a0053ea:	db36      	blt.n	1a00545a <scalbn+0xa2>
1a0053ec:	460c      	mov	r4, r1
1a0053ee:	f3c1 510a 	ubfx	r1, r1, #20, #11
1a0053f2:	3936      	subs	r1, #54	; 0x36
1a0053f4:	4429      	add	r1, r5
1a0053f6:	f240 70fe 	movw	r0, #2046	; 0x7fe
1a0053fa:	4281      	cmp	r1, r0
1a0053fc:	dc35      	bgt.n	1a00546a <scalbn+0xb2>
1a0053fe:	2900      	cmp	r1, #0
1a005400:	dd14      	ble.n	1a00542c <scalbn+0x74>
1a005402:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a005406:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a00540a:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a00540e:	ec43 2b10 	vmov	d0, r2, r3
1a005412:	bd38      	pop	{r3, r4, r5, pc}
1a005414:	f240 70ff 	movw	r0, #2047	; 0x7ff
1a005418:	4281      	cmp	r1, r0
1a00541a:	d1eb      	bne.n	1a0053f4 <scalbn+0x3c>
1a00541c:	ee10 0a10 	vmov	r0, s0
1a005420:	4619      	mov	r1, r3
1a005422:	f000 f867 	bl	1a0054f4 <__adddf3>
1a005426:	ec41 0b10 	vmov	d0, r0, r1
1a00542a:	bd38      	pop	{r3, r4, r5, pc}
1a00542c:	f111 0f35 	cmn.w	r1, #53	; 0x35
1a005430:	da1e      	bge.n	1a005470 <scalbn+0xb8>
1a005432:	f24c 3150 	movw	r1, #50000	; 0xc350
1a005436:	428d      	cmp	r5, r1
1a005438:	ec43 2b11 	vmov	d1, r2, r3
1a00543c:	dd28      	ble.n	1a005490 <scalbn+0xd8>
1a00543e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 1a0054b0 <scalbn+0xf8>
1a005442:	f000 f843 	bl	1a0054cc <copysign>
1a005446:	a31a      	add	r3, pc, #104	; (adr r3, 1a0054b0 <scalbn+0xf8>)
1a005448:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00544c:	ec51 0b10 	vmov	r0, r1, d0
1a005450:	f000 fa06 	bl	1a005860 <__aeabi_dmul>
1a005454:	ec41 0b10 	vmov	d0, r0, r1
1a005458:	bd38      	pop	{r3, r4, r5, pc}
1a00545a:	a317      	add	r3, pc, #92	; (adr r3, 1a0054b8 <scalbn+0x100>)
1a00545c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a005460:	f000 f9fe 	bl	1a005860 <__aeabi_dmul>
1a005464:	ec41 0b10 	vmov	d0, r0, r1
1a005468:	bd38      	pop	{r3, r4, r5, pc}
1a00546a:	ec43 2b11 	vmov	d1, r2, r3
1a00546e:	e7e6      	b.n	1a00543e <scalbn+0x86>
1a005470:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a005474:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a005478:	3136      	adds	r1, #54	; 0x36
1a00547a:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a00547e:	4610      	mov	r0, r2
1a005480:	4619      	mov	r1, r3
1a005482:	2200      	movs	r2, #0
1a005484:	4b10      	ldr	r3, [pc, #64]	; (1a0054c8 <scalbn+0x110>)
1a005486:	f000 f9eb 	bl	1a005860 <__aeabi_dmul>
1a00548a:	ec41 0b10 	vmov	d0, r0, r1
1a00548e:	bd38      	pop	{r3, r4, r5, pc}
1a005490:	ed9f 0b09 	vldr	d0, [pc, #36]	; 1a0054b8 <scalbn+0x100>
1a005494:	f000 f81a 	bl	1a0054cc <copysign>
1a005498:	a307      	add	r3, pc, #28	; (adr r3, 1a0054b8 <scalbn+0x100>)
1a00549a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00549e:	ec51 0b10 	vmov	r0, r1, d0
1a0054a2:	f000 f9dd 	bl	1a005860 <__aeabi_dmul>
1a0054a6:	ec41 0b10 	vmov	d0, r0, r1
1a0054aa:	bd38      	pop	{r3, r4, r5, pc}
1a0054ac:	f3af 8000 	nop.w
1a0054b0:	8800759c 	.word	0x8800759c
1a0054b4:	7e37e43c 	.word	0x7e37e43c
1a0054b8:	c2f8f359 	.word	0xc2f8f359
1a0054bc:	01a56e1f 	.word	0x01a56e1f
1a0054c0:	43500000 	.word	0x43500000
1a0054c4:	ffff3cb0 	.word	0xffff3cb0
1a0054c8:	3c900000 	.word	0x3c900000

1a0054cc <copysign>:
1a0054cc:	ec53 2b10 	vmov	r2, r3, d0
1a0054d0:	ee11 0a90 	vmov	r0, s3
1a0054d4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
1a0054d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
1a0054dc:	ea41 0300 	orr.w	r3, r1, r0
1a0054e0:	ec43 2b10 	vmov	d0, r2, r3
1a0054e4:	4770      	bx	lr
1a0054e6:	bf00      	nop

1a0054e8 <__aeabi_drsub>:
1a0054e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a0054ec:	e002      	b.n	1a0054f4 <__adddf3>
1a0054ee:	bf00      	nop

1a0054f0 <__aeabi_dsub>:
1a0054f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a0054f4 <__adddf3>:
1a0054f4:	b530      	push	{r4, r5, lr}
1a0054f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a0054fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0054fe:	ea94 0f05 	teq	r4, r5
1a005502:	bf08      	it	eq
1a005504:	ea90 0f02 	teqeq	r0, r2
1a005508:	bf1f      	itttt	ne
1a00550a:	ea54 0c00 	orrsne.w	ip, r4, r0
1a00550e:	ea55 0c02 	orrsne.w	ip, r5, r2
1a005512:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a005516:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a00551a:	f000 80e2 	beq.w	1a0056e2 <__adddf3+0x1ee>
1a00551e:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a005522:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a005526:	bfb8      	it	lt
1a005528:	426d      	neglt	r5, r5
1a00552a:	dd0c      	ble.n	1a005546 <__adddf3+0x52>
1a00552c:	442c      	add	r4, r5
1a00552e:	ea80 0202 	eor.w	r2, r0, r2
1a005532:	ea81 0303 	eor.w	r3, r1, r3
1a005536:	ea82 0000 	eor.w	r0, r2, r0
1a00553a:	ea83 0101 	eor.w	r1, r3, r1
1a00553e:	ea80 0202 	eor.w	r2, r0, r2
1a005542:	ea81 0303 	eor.w	r3, r1, r3
1a005546:	2d36      	cmp	r5, #54	; 0x36
1a005548:	bf88      	it	hi
1a00554a:	bd30      	pophi	{r4, r5, pc}
1a00554c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a005550:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a005554:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a005558:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a00555c:	d002      	beq.n	1a005564 <__adddf3+0x70>
1a00555e:	4240      	negs	r0, r0
1a005560:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a005564:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a005568:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a00556c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a005570:	d002      	beq.n	1a005578 <__adddf3+0x84>
1a005572:	4252      	negs	r2, r2
1a005574:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a005578:	ea94 0f05 	teq	r4, r5
1a00557c:	f000 80a7 	beq.w	1a0056ce <__adddf3+0x1da>
1a005580:	f1a4 0401 	sub.w	r4, r4, #1
1a005584:	f1d5 0e20 	rsbs	lr, r5, #32
1a005588:	db0d      	blt.n	1a0055a6 <__adddf3+0xb2>
1a00558a:	fa02 fc0e 	lsl.w	ip, r2, lr
1a00558e:	fa22 f205 	lsr.w	r2, r2, r5
1a005592:	1880      	adds	r0, r0, r2
1a005594:	f141 0100 	adc.w	r1, r1, #0
1a005598:	fa03 f20e 	lsl.w	r2, r3, lr
1a00559c:	1880      	adds	r0, r0, r2
1a00559e:	fa43 f305 	asr.w	r3, r3, r5
1a0055a2:	4159      	adcs	r1, r3
1a0055a4:	e00e      	b.n	1a0055c4 <__adddf3+0xd0>
1a0055a6:	f1a5 0520 	sub.w	r5, r5, #32
1a0055aa:	f10e 0e20 	add.w	lr, lr, #32
1a0055ae:	2a01      	cmp	r2, #1
1a0055b0:	fa03 fc0e 	lsl.w	ip, r3, lr
1a0055b4:	bf28      	it	cs
1a0055b6:	f04c 0c02 	orrcs.w	ip, ip, #2
1a0055ba:	fa43 f305 	asr.w	r3, r3, r5
1a0055be:	18c0      	adds	r0, r0, r3
1a0055c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a0055c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0055c8:	d507      	bpl.n	1a0055da <__adddf3+0xe6>
1a0055ca:	f04f 0e00 	mov.w	lr, #0
1a0055ce:	f1dc 0c00 	rsbs	ip, ip, #0
1a0055d2:	eb7e 0000 	sbcs.w	r0, lr, r0
1a0055d6:	eb6e 0101 	sbc.w	r1, lr, r1
1a0055da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a0055de:	d31b      	bcc.n	1a005618 <__adddf3+0x124>
1a0055e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a0055e4:	d30c      	bcc.n	1a005600 <__adddf3+0x10c>
1a0055e6:	0849      	lsrs	r1, r1, #1
1a0055e8:	ea5f 0030 	movs.w	r0, r0, rrx
1a0055ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a0055f0:	f104 0401 	add.w	r4, r4, #1
1a0055f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a0055f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0055fc:	f080 809a 	bcs.w	1a005734 <__adddf3+0x240>
1a005600:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a005604:	bf08      	it	eq
1a005606:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a00560a:	f150 0000 	adcs.w	r0, r0, #0
1a00560e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a005612:	ea41 0105 	orr.w	r1, r1, r5
1a005616:	bd30      	pop	{r4, r5, pc}
1a005618:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a00561c:	4140      	adcs	r0, r0
1a00561e:	eb41 0101 	adc.w	r1, r1, r1
1a005622:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a005626:	f1a4 0401 	sub.w	r4, r4, #1
1a00562a:	d1e9      	bne.n	1a005600 <__adddf3+0x10c>
1a00562c:	f091 0f00 	teq	r1, #0
1a005630:	bf04      	itt	eq
1a005632:	4601      	moveq	r1, r0
1a005634:	2000      	moveq	r0, #0
1a005636:	fab1 f381 	clz	r3, r1
1a00563a:	bf08      	it	eq
1a00563c:	3320      	addeq	r3, #32
1a00563e:	f1a3 030b 	sub.w	r3, r3, #11
1a005642:	f1b3 0220 	subs.w	r2, r3, #32
1a005646:	da0c      	bge.n	1a005662 <__adddf3+0x16e>
1a005648:	320c      	adds	r2, #12
1a00564a:	dd08      	ble.n	1a00565e <__adddf3+0x16a>
1a00564c:	f102 0c14 	add.w	ip, r2, #20
1a005650:	f1c2 020c 	rsb	r2, r2, #12
1a005654:	fa01 f00c 	lsl.w	r0, r1, ip
1a005658:	fa21 f102 	lsr.w	r1, r1, r2
1a00565c:	e00c      	b.n	1a005678 <__adddf3+0x184>
1a00565e:	f102 0214 	add.w	r2, r2, #20
1a005662:	bfd8      	it	le
1a005664:	f1c2 0c20 	rsble	ip, r2, #32
1a005668:	fa01 f102 	lsl.w	r1, r1, r2
1a00566c:	fa20 fc0c 	lsr.w	ip, r0, ip
1a005670:	bfdc      	itt	le
1a005672:	ea41 010c 	orrle.w	r1, r1, ip
1a005676:	4090      	lslle	r0, r2
1a005678:	1ae4      	subs	r4, r4, r3
1a00567a:	bfa2      	ittt	ge
1a00567c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a005680:	4329      	orrge	r1, r5
1a005682:	bd30      	popge	{r4, r5, pc}
1a005684:	ea6f 0404 	mvn.w	r4, r4
1a005688:	3c1f      	subs	r4, #31
1a00568a:	da1c      	bge.n	1a0056c6 <__adddf3+0x1d2>
1a00568c:	340c      	adds	r4, #12
1a00568e:	dc0e      	bgt.n	1a0056ae <__adddf3+0x1ba>
1a005690:	f104 0414 	add.w	r4, r4, #20
1a005694:	f1c4 0220 	rsb	r2, r4, #32
1a005698:	fa20 f004 	lsr.w	r0, r0, r4
1a00569c:	fa01 f302 	lsl.w	r3, r1, r2
1a0056a0:	ea40 0003 	orr.w	r0, r0, r3
1a0056a4:	fa21 f304 	lsr.w	r3, r1, r4
1a0056a8:	ea45 0103 	orr.w	r1, r5, r3
1a0056ac:	bd30      	pop	{r4, r5, pc}
1a0056ae:	f1c4 040c 	rsb	r4, r4, #12
1a0056b2:	f1c4 0220 	rsb	r2, r4, #32
1a0056b6:	fa20 f002 	lsr.w	r0, r0, r2
1a0056ba:	fa01 f304 	lsl.w	r3, r1, r4
1a0056be:	ea40 0003 	orr.w	r0, r0, r3
1a0056c2:	4629      	mov	r1, r5
1a0056c4:	bd30      	pop	{r4, r5, pc}
1a0056c6:	fa21 f004 	lsr.w	r0, r1, r4
1a0056ca:	4629      	mov	r1, r5
1a0056cc:	bd30      	pop	{r4, r5, pc}
1a0056ce:	f094 0f00 	teq	r4, #0
1a0056d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a0056d6:	bf06      	itte	eq
1a0056d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a0056dc:	3401      	addeq	r4, #1
1a0056de:	3d01      	subne	r5, #1
1a0056e0:	e74e      	b.n	1a005580 <__adddf3+0x8c>
1a0056e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0056e6:	bf18      	it	ne
1a0056e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0056ec:	d029      	beq.n	1a005742 <__adddf3+0x24e>
1a0056ee:	ea94 0f05 	teq	r4, r5
1a0056f2:	bf08      	it	eq
1a0056f4:	ea90 0f02 	teqeq	r0, r2
1a0056f8:	d005      	beq.n	1a005706 <__adddf3+0x212>
1a0056fa:	ea54 0c00 	orrs.w	ip, r4, r0
1a0056fe:	bf04      	itt	eq
1a005700:	4619      	moveq	r1, r3
1a005702:	4610      	moveq	r0, r2
1a005704:	bd30      	pop	{r4, r5, pc}
1a005706:	ea91 0f03 	teq	r1, r3
1a00570a:	bf1e      	ittt	ne
1a00570c:	2100      	movne	r1, #0
1a00570e:	2000      	movne	r0, #0
1a005710:	bd30      	popne	{r4, r5, pc}
1a005712:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a005716:	d105      	bne.n	1a005724 <__adddf3+0x230>
1a005718:	0040      	lsls	r0, r0, #1
1a00571a:	4149      	adcs	r1, r1
1a00571c:	bf28      	it	cs
1a00571e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a005722:	bd30      	pop	{r4, r5, pc}
1a005724:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a005728:	bf3c      	itt	cc
1a00572a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a00572e:	bd30      	popcc	{r4, r5, pc}
1a005730:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a005734:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a005738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a00573c:	f04f 0000 	mov.w	r0, #0
1a005740:	bd30      	pop	{r4, r5, pc}
1a005742:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a005746:	bf1a      	itte	ne
1a005748:	4619      	movne	r1, r3
1a00574a:	4610      	movne	r0, r2
1a00574c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a005750:	bf1c      	itt	ne
1a005752:	460b      	movne	r3, r1
1a005754:	4602      	movne	r2, r0
1a005756:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a00575a:	bf06      	itte	eq
1a00575c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a005760:	ea91 0f03 	teqeq	r1, r3
1a005764:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a005768:	bd30      	pop	{r4, r5, pc}
1a00576a:	bf00      	nop

1a00576c <__aeabi_ui2d>:
1a00576c:	f090 0f00 	teq	r0, #0
1a005770:	bf04      	itt	eq
1a005772:	2100      	moveq	r1, #0
1a005774:	4770      	bxeq	lr
1a005776:	b530      	push	{r4, r5, lr}
1a005778:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a00577c:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a005780:	f04f 0500 	mov.w	r5, #0
1a005784:	f04f 0100 	mov.w	r1, #0
1a005788:	e750      	b.n	1a00562c <__adddf3+0x138>
1a00578a:	bf00      	nop

1a00578c <__aeabi_i2d>:
1a00578c:	f090 0f00 	teq	r0, #0
1a005790:	bf04      	itt	eq
1a005792:	2100      	moveq	r1, #0
1a005794:	4770      	bxeq	lr
1a005796:	b530      	push	{r4, r5, lr}
1a005798:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a00579c:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a0057a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a0057a4:	bf48      	it	mi
1a0057a6:	4240      	negmi	r0, r0
1a0057a8:	f04f 0100 	mov.w	r1, #0
1a0057ac:	e73e      	b.n	1a00562c <__adddf3+0x138>
1a0057ae:	bf00      	nop

1a0057b0 <__aeabi_f2d>:
1a0057b0:	0042      	lsls	r2, r0, #1
1a0057b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a0057b6:	ea4f 0131 	mov.w	r1, r1, rrx
1a0057ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a0057be:	bf1f      	itttt	ne
1a0057c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a0057c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a0057c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a0057cc:	4770      	bxne	lr
1a0057ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a0057d2:	bf08      	it	eq
1a0057d4:	4770      	bxeq	lr
1a0057d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a0057da:	bf04      	itt	eq
1a0057dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a0057e0:	4770      	bxeq	lr
1a0057e2:	b530      	push	{r4, r5, lr}
1a0057e4:	f44f 7460 	mov.w	r4, #896	; 0x380
1a0057e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0057ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a0057f0:	e71c      	b.n	1a00562c <__adddf3+0x138>
1a0057f2:	bf00      	nop

1a0057f4 <__aeabi_ul2d>:
1a0057f4:	ea50 0201 	orrs.w	r2, r0, r1
1a0057f8:	bf08      	it	eq
1a0057fa:	4770      	bxeq	lr
1a0057fc:	b530      	push	{r4, r5, lr}
1a0057fe:	f04f 0500 	mov.w	r5, #0
1a005802:	e00a      	b.n	1a00581a <__aeabi_l2d+0x16>

1a005804 <__aeabi_l2d>:
1a005804:	ea50 0201 	orrs.w	r2, r0, r1
1a005808:	bf08      	it	eq
1a00580a:	4770      	bxeq	lr
1a00580c:	b530      	push	{r4, r5, lr}
1a00580e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a005812:	d502      	bpl.n	1a00581a <__aeabi_l2d+0x16>
1a005814:	4240      	negs	r0, r0
1a005816:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a00581a:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a00581e:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a005822:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a005826:	f43f aed8 	beq.w	1a0055da <__adddf3+0xe6>
1a00582a:	f04f 0203 	mov.w	r2, #3
1a00582e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a005832:	bf18      	it	ne
1a005834:	3203      	addne	r2, #3
1a005836:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a00583a:	bf18      	it	ne
1a00583c:	3203      	addne	r2, #3
1a00583e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a005842:	f1c2 0320 	rsb	r3, r2, #32
1a005846:	fa00 fc03 	lsl.w	ip, r0, r3
1a00584a:	fa20 f002 	lsr.w	r0, r0, r2
1a00584e:	fa01 fe03 	lsl.w	lr, r1, r3
1a005852:	ea40 000e 	orr.w	r0, r0, lr
1a005856:	fa21 f102 	lsr.w	r1, r1, r2
1a00585a:	4414      	add	r4, r2
1a00585c:	e6bd      	b.n	1a0055da <__adddf3+0xe6>
1a00585e:	bf00      	nop

1a005860 <__aeabi_dmul>:
1a005860:	b570      	push	{r4, r5, r6, lr}
1a005862:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a005866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a00586a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a00586e:	bf1d      	ittte	ne
1a005870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a005874:	ea94 0f0c 	teqne	r4, ip
1a005878:	ea95 0f0c 	teqne	r5, ip
1a00587c:	f000 f8de 	bleq	1a005a3c <__aeabi_dmul+0x1dc>
1a005880:	442c      	add	r4, r5
1a005882:	ea81 0603 	eor.w	r6, r1, r3
1a005886:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a00588a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a00588e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a005892:	bf18      	it	ne
1a005894:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a005898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a00589c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a0058a0:	d038      	beq.n	1a005914 <__aeabi_dmul+0xb4>
1a0058a2:	fba0 ce02 	umull	ip, lr, r0, r2
1a0058a6:	f04f 0500 	mov.w	r5, #0
1a0058aa:	fbe1 e502 	umlal	lr, r5, r1, r2
1a0058ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a0058b2:	fbe0 e503 	umlal	lr, r5, r0, r3
1a0058b6:	f04f 0600 	mov.w	r6, #0
1a0058ba:	fbe1 5603 	umlal	r5, r6, r1, r3
1a0058be:	f09c 0f00 	teq	ip, #0
1a0058c2:	bf18      	it	ne
1a0058c4:	f04e 0e01 	orrne.w	lr, lr, #1
1a0058c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a0058cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a0058d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a0058d4:	d204      	bcs.n	1a0058e0 <__aeabi_dmul+0x80>
1a0058d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a0058da:	416d      	adcs	r5, r5
1a0058dc:	eb46 0606 	adc.w	r6, r6, r6
1a0058e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a0058e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a0058e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a0058ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a0058f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a0058f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a0058f8:	bf88      	it	hi
1a0058fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a0058fe:	d81e      	bhi.n	1a00593e <__aeabi_dmul+0xde>
1a005900:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a005904:	bf08      	it	eq
1a005906:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a00590a:	f150 0000 	adcs.w	r0, r0, #0
1a00590e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a005912:	bd70      	pop	{r4, r5, r6, pc}
1a005914:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a005918:	ea46 0101 	orr.w	r1, r6, r1
1a00591c:	ea40 0002 	orr.w	r0, r0, r2
1a005920:	ea81 0103 	eor.w	r1, r1, r3
1a005924:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a005928:	bfc2      	ittt	gt
1a00592a:	ebd4 050c 	rsbsgt	r5, r4, ip
1a00592e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a005932:	bd70      	popgt	{r4, r5, r6, pc}
1a005934:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a005938:	f04f 0e00 	mov.w	lr, #0
1a00593c:	3c01      	subs	r4, #1
1a00593e:	f300 80ab 	bgt.w	1a005a98 <__aeabi_dmul+0x238>
1a005942:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a005946:	bfde      	ittt	le
1a005948:	2000      	movle	r0, #0
1a00594a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a00594e:	bd70      	pople	{r4, r5, r6, pc}
1a005950:	f1c4 0400 	rsb	r4, r4, #0
1a005954:	3c20      	subs	r4, #32
1a005956:	da35      	bge.n	1a0059c4 <__aeabi_dmul+0x164>
1a005958:	340c      	adds	r4, #12
1a00595a:	dc1b      	bgt.n	1a005994 <__aeabi_dmul+0x134>
1a00595c:	f104 0414 	add.w	r4, r4, #20
1a005960:	f1c4 0520 	rsb	r5, r4, #32
1a005964:	fa00 f305 	lsl.w	r3, r0, r5
1a005968:	fa20 f004 	lsr.w	r0, r0, r4
1a00596c:	fa01 f205 	lsl.w	r2, r1, r5
1a005970:	ea40 0002 	orr.w	r0, r0, r2
1a005974:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a005978:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a00597c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a005980:	fa21 f604 	lsr.w	r6, r1, r4
1a005984:	eb42 0106 	adc.w	r1, r2, r6
1a005988:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a00598c:	bf08      	it	eq
1a00598e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a005992:	bd70      	pop	{r4, r5, r6, pc}
1a005994:	f1c4 040c 	rsb	r4, r4, #12
1a005998:	f1c4 0520 	rsb	r5, r4, #32
1a00599c:	fa00 f304 	lsl.w	r3, r0, r4
1a0059a0:	fa20 f005 	lsr.w	r0, r0, r5
1a0059a4:	fa01 f204 	lsl.w	r2, r1, r4
1a0059a8:	ea40 0002 	orr.w	r0, r0, r2
1a0059ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a0059b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a0059b4:	f141 0100 	adc.w	r1, r1, #0
1a0059b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a0059bc:	bf08      	it	eq
1a0059be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a0059c2:	bd70      	pop	{r4, r5, r6, pc}
1a0059c4:	f1c4 0520 	rsb	r5, r4, #32
1a0059c8:	fa00 f205 	lsl.w	r2, r0, r5
1a0059cc:	ea4e 0e02 	orr.w	lr, lr, r2
1a0059d0:	fa20 f304 	lsr.w	r3, r0, r4
1a0059d4:	fa01 f205 	lsl.w	r2, r1, r5
1a0059d8:	ea43 0302 	orr.w	r3, r3, r2
1a0059dc:	fa21 f004 	lsr.w	r0, r1, r4
1a0059e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a0059e4:	fa21 f204 	lsr.w	r2, r1, r4
1a0059e8:	ea20 0002 	bic.w	r0, r0, r2
1a0059ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a0059f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a0059f4:	bf08      	it	eq
1a0059f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a0059fa:	bd70      	pop	{r4, r5, r6, pc}
1a0059fc:	f094 0f00 	teq	r4, #0
1a005a00:	d10f      	bne.n	1a005a22 <__aeabi_dmul+0x1c2>
1a005a02:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a005a06:	0040      	lsls	r0, r0, #1
1a005a08:	eb41 0101 	adc.w	r1, r1, r1
1a005a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a005a10:	bf08      	it	eq
1a005a12:	3c01      	subeq	r4, #1
1a005a14:	d0f7      	beq.n	1a005a06 <__aeabi_dmul+0x1a6>
1a005a16:	ea41 0106 	orr.w	r1, r1, r6
1a005a1a:	f095 0f00 	teq	r5, #0
1a005a1e:	bf18      	it	ne
1a005a20:	4770      	bxne	lr
1a005a22:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a005a26:	0052      	lsls	r2, r2, #1
1a005a28:	eb43 0303 	adc.w	r3, r3, r3
1a005a2c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a005a30:	bf08      	it	eq
1a005a32:	3d01      	subeq	r5, #1
1a005a34:	d0f7      	beq.n	1a005a26 <__aeabi_dmul+0x1c6>
1a005a36:	ea43 0306 	orr.w	r3, r3, r6
1a005a3a:	4770      	bx	lr
1a005a3c:	ea94 0f0c 	teq	r4, ip
1a005a40:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a005a44:	bf18      	it	ne
1a005a46:	ea95 0f0c 	teqne	r5, ip
1a005a4a:	d00c      	beq.n	1a005a66 <__aeabi_dmul+0x206>
1a005a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a005a50:	bf18      	it	ne
1a005a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a005a56:	d1d1      	bne.n	1a0059fc <__aeabi_dmul+0x19c>
1a005a58:	ea81 0103 	eor.w	r1, r1, r3
1a005a5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a005a60:	f04f 0000 	mov.w	r0, #0
1a005a64:	bd70      	pop	{r4, r5, r6, pc}
1a005a66:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a005a6a:	bf06      	itte	eq
1a005a6c:	4610      	moveq	r0, r2
1a005a6e:	4619      	moveq	r1, r3
1a005a70:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a005a74:	d019      	beq.n	1a005aaa <__aeabi_dmul+0x24a>
1a005a76:	ea94 0f0c 	teq	r4, ip
1a005a7a:	d102      	bne.n	1a005a82 <__aeabi_dmul+0x222>
1a005a7c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a005a80:	d113      	bne.n	1a005aaa <__aeabi_dmul+0x24a>
1a005a82:	ea95 0f0c 	teq	r5, ip
1a005a86:	d105      	bne.n	1a005a94 <__aeabi_dmul+0x234>
1a005a88:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a005a8c:	bf1c      	itt	ne
1a005a8e:	4610      	movne	r0, r2
1a005a90:	4619      	movne	r1, r3
1a005a92:	d10a      	bne.n	1a005aaa <__aeabi_dmul+0x24a>
1a005a94:	ea81 0103 	eor.w	r1, r1, r3
1a005a98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a005a9c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a005aa0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a005aa4:	f04f 0000 	mov.w	r0, #0
1a005aa8:	bd70      	pop	{r4, r5, r6, pc}
1a005aaa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a005aae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a005ab2:	bd70      	pop	{r4, r5, r6, pc}

1a005ab4 <__aeabi_ddiv>:
1a005ab4:	b570      	push	{r4, r5, r6, lr}
1a005ab6:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a005aba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a005abe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a005ac2:	bf1d      	ittte	ne
1a005ac4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a005ac8:	ea94 0f0c 	teqne	r4, ip
1a005acc:	ea95 0f0c 	teqne	r5, ip
1a005ad0:	f000 f8a7 	bleq	1a005c22 <__aeabi_ddiv+0x16e>
1a005ad4:	eba4 0405 	sub.w	r4, r4, r5
1a005ad8:	ea81 0e03 	eor.w	lr, r1, r3
1a005adc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a005ae0:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a005ae4:	f000 8088 	beq.w	1a005bf8 <__aeabi_ddiv+0x144>
1a005ae8:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a005aec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a005af0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a005af4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a005af8:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a005afc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a005b00:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a005b04:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a005b08:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a005b0c:	429d      	cmp	r5, r3
1a005b0e:	bf08      	it	eq
1a005b10:	4296      	cmpeq	r6, r2
1a005b12:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a005b16:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a005b1a:	d202      	bcs.n	1a005b22 <__aeabi_ddiv+0x6e>
1a005b1c:	085b      	lsrs	r3, r3, #1
1a005b1e:	ea4f 0232 	mov.w	r2, r2, rrx
1a005b22:	1ab6      	subs	r6, r6, r2
1a005b24:	eb65 0503 	sbc.w	r5, r5, r3
1a005b28:	085b      	lsrs	r3, r3, #1
1a005b2a:	ea4f 0232 	mov.w	r2, r2, rrx
1a005b2e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a005b32:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a005b36:	ebb6 0e02 	subs.w	lr, r6, r2
1a005b3a:	eb75 0e03 	sbcs.w	lr, r5, r3
1a005b3e:	bf22      	ittt	cs
1a005b40:	1ab6      	subcs	r6, r6, r2
1a005b42:	4675      	movcs	r5, lr
1a005b44:	ea40 000c 	orrcs.w	r0, r0, ip
1a005b48:	085b      	lsrs	r3, r3, #1
1a005b4a:	ea4f 0232 	mov.w	r2, r2, rrx
1a005b4e:	ebb6 0e02 	subs.w	lr, r6, r2
1a005b52:	eb75 0e03 	sbcs.w	lr, r5, r3
1a005b56:	bf22      	ittt	cs
1a005b58:	1ab6      	subcs	r6, r6, r2
1a005b5a:	4675      	movcs	r5, lr
1a005b5c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a005b60:	085b      	lsrs	r3, r3, #1
1a005b62:	ea4f 0232 	mov.w	r2, r2, rrx
1a005b66:	ebb6 0e02 	subs.w	lr, r6, r2
1a005b6a:	eb75 0e03 	sbcs.w	lr, r5, r3
1a005b6e:	bf22      	ittt	cs
1a005b70:	1ab6      	subcs	r6, r6, r2
1a005b72:	4675      	movcs	r5, lr
1a005b74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a005b78:	085b      	lsrs	r3, r3, #1
1a005b7a:	ea4f 0232 	mov.w	r2, r2, rrx
1a005b7e:	ebb6 0e02 	subs.w	lr, r6, r2
1a005b82:	eb75 0e03 	sbcs.w	lr, r5, r3
1a005b86:	bf22      	ittt	cs
1a005b88:	1ab6      	subcs	r6, r6, r2
1a005b8a:	4675      	movcs	r5, lr
1a005b8c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a005b90:	ea55 0e06 	orrs.w	lr, r5, r6
1a005b94:	d018      	beq.n	1a005bc8 <__aeabi_ddiv+0x114>
1a005b96:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a005b9a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a005b9e:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a005ba2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a005ba6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a005baa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a005bae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a005bb2:	d1c0      	bne.n	1a005b36 <__aeabi_ddiv+0x82>
1a005bb4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a005bb8:	d10b      	bne.n	1a005bd2 <__aeabi_ddiv+0x11e>
1a005bba:	ea41 0100 	orr.w	r1, r1, r0
1a005bbe:	f04f 0000 	mov.w	r0, #0
1a005bc2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a005bc6:	e7b6      	b.n	1a005b36 <__aeabi_ddiv+0x82>
1a005bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a005bcc:	bf04      	itt	eq
1a005bce:	4301      	orreq	r1, r0
1a005bd0:	2000      	moveq	r0, #0
1a005bd2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a005bd6:	bf88      	it	hi
1a005bd8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a005bdc:	f63f aeaf 	bhi.w	1a00593e <__aeabi_dmul+0xde>
1a005be0:	ebb5 0c03 	subs.w	ip, r5, r3
1a005be4:	bf04      	itt	eq
1a005be6:	ebb6 0c02 	subseq.w	ip, r6, r2
1a005bea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a005bee:	f150 0000 	adcs.w	r0, r0, #0
1a005bf2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a005bf6:	bd70      	pop	{r4, r5, r6, pc}
1a005bf8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a005bfc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a005c00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a005c04:	bfc2      	ittt	gt
1a005c06:	ebd4 050c 	rsbsgt	r5, r4, ip
1a005c0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a005c0e:	bd70      	popgt	{r4, r5, r6, pc}
1a005c10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a005c14:	f04f 0e00 	mov.w	lr, #0
1a005c18:	3c01      	subs	r4, #1
1a005c1a:	e690      	b.n	1a00593e <__aeabi_dmul+0xde>
1a005c1c:	ea45 0e06 	orr.w	lr, r5, r6
1a005c20:	e68d      	b.n	1a00593e <__aeabi_dmul+0xde>
1a005c22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a005c26:	ea94 0f0c 	teq	r4, ip
1a005c2a:	bf08      	it	eq
1a005c2c:	ea95 0f0c 	teqeq	r5, ip
1a005c30:	f43f af3b 	beq.w	1a005aaa <__aeabi_dmul+0x24a>
1a005c34:	ea94 0f0c 	teq	r4, ip
1a005c38:	d10a      	bne.n	1a005c50 <__aeabi_ddiv+0x19c>
1a005c3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a005c3e:	f47f af34 	bne.w	1a005aaa <__aeabi_dmul+0x24a>
1a005c42:	ea95 0f0c 	teq	r5, ip
1a005c46:	f47f af25 	bne.w	1a005a94 <__aeabi_dmul+0x234>
1a005c4a:	4610      	mov	r0, r2
1a005c4c:	4619      	mov	r1, r3
1a005c4e:	e72c      	b.n	1a005aaa <__aeabi_dmul+0x24a>
1a005c50:	ea95 0f0c 	teq	r5, ip
1a005c54:	d106      	bne.n	1a005c64 <__aeabi_ddiv+0x1b0>
1a005c56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a005c5a:	f43f aefd 	beq.w	1a005a58 <__aeabi_dmul+0x1f8>
1a005c5e:	4610      	mov	r0, r2
1a005c60:	4619      	mov	r1, r3
1a005c62:	e722      	b.n	1a005aaa <__aeabi_dmul+0x24a>
1a005c64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a005c68:	bf18      	it	ne
1a005c6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a005c6e:	f47f aec5 	bne.w	1a0059fc <__aeabi_dmul+0x19c>
1a005c72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a005c76:	f47f af0d 	bne.w	1a005a94 <__aeabi_dmul+0x234>
1a005c7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a005c7e:	f47f aeeb 	bne.w	1a005a58 <__aeabi_dmul+0x1f8>
1a005c82:	e712      	b.n	1a005aaa <__aeabi_dmul+0x24a>

1a005c84 <__gedf2>:
1a005c84:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
1a005c88:	e006      	b.n	1a005c98 <__cmpdf2+0x4>
1a005c8a:	bf00      	nop

1a005c8c <__ledf2>:
1a005c8c:	f04f 0c01 	mov.w	ip, #1
1a005c90:	e002      	b.n	1a005c98 <__cmpdf2+0x4>
1a005c92:	bf00      	nop

1a005c94 <__cmpdf2>:
1a005c94:	f04f 0c01 	mov.w	ip, #1
1a005c98:	f84d cd04 	str.w	ip, [sp, #-4]!
1a005c9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a005ca0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a005ca4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a005ca8:	bf18      	it	ne
1a005caa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
1a005cae:	d01b      	beq.n	1a005ce8 <__cmpdf2+0x54>
1a005cb0:	b001      	add	sp, #4
1a005cb2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
1a005cb6:	bf0c      	ite	eq
1a005cb8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
1a005cbc:	ea91 0f03 	teqne	r1, r3
1a005cc0:	bf02      	ittt	eq
1a005cc2:	ea90 0f02 	teqeq	r0, r2
1a005cc6:	2000      	moveq	r0, #0
1a005cc8:	4770      	bxeq	lr
1a005cca:	f110 0f00 	cmn.w	r0, #0
1a005cce:	ea91 0f03 	teq	r1, r3
1a005cd2:	bf58      	it	pl
1a005cd4:	4299      	cmppl	r1, r3
1a005cd6:	bf08      	it	eq
1a005cd8:	4290      	cmpeq	r0, r2
1a005cda:	bf2c      	ite	cs
1a005cdc:	17d8      	asrcs	r0, r3, #31
1a005cde:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1a005ce2:	f040 0001 	orr.w	r0, r0, #1
1a005ce6:	4770      	bx	lr
1a005ce8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a005cec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a005cf0:	d102      	bne.n	1a005cf8 <__cmpdf2+0x64>
1a005cf2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a005cf6:	d107      	bne.n	1a005d08 <__cmpdf2+0x74>
1a005cf8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a005cfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a005d00:	d1d6      	bne.n	1a005cb0 <__cmpdf2+0x1c>
1a005d02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a005d06:	d0d3      	beq.n	1a005cb0 <__cmpdf2+0x1c>
1a005d08:	f85d 0b04 	ldr.w	r0, [sp], #4
1a005d0c:	4770      	bx	lr
1a005d0e:	bf00      	nop

1a005d10 <__aeabi_cdrcmple>:
1a005d10:	4684      	mov	ip, r0
1a005d12:	4610      	mov	r0, r2
1a005d14:	4662      	mov	r2, ip
1a005d16:	468c      	mov	ip, r1
1a005d18:	4619      	mov	r1, r3
1a005d1a:	4663      	mov	r3, ip
1a005d1c:	e000      	b.n	1a005d20 <__aeabi_cdcmpeq>
1a005d1e:	bf00      	nop

1a005d20 <__aeabi_cdcmpeq>:
1a005d20:	b501      	push	{r0, lr}
1a005d22:	f7ff ffb7 	bl	1a005c94 <__cmpdf2>
1a005d26:	2800      	cmp	r0, #0
1a005d28:	bf48      	it	mi
1a005d2a:	f110 0f00 	cmnmi.w	r0, #0
1a005d2e:	bd01      	pop	{r0, pc}

1a005d30 <__aeabi_dcmpeq>:
1a005d30:	f84d ed08 	str.w	lr, [sp, #-8]!
1a005d34:	f7ff fff4 	bl	1a005d20 <__aeabi_cdcmpeq>
1a005d38:	bf0c      	ite	eq
1a005d3a:	2001      	moveq	r0, #1
1a005d3c:	2000      	movne	r0, #0
1a005d3e:	f85d fb08 	ldr.w	pc, [sp], #8
1a005d42:	bf00      	nop

1a005d44 <__aeabi_dcmplt>:
1a005d44:	f84d ed08 	str.w	lr, [sp, #-8]!
1a005d48:	f7ff ffea 	bl	1a005d20 <__aeabi_cdcmpeq>
1a005d4c:	bf34      	ite	cc
1a005d4e:	2001      	movcc	r0, #1
1a005d50:	2000      	movcs	r0, #0
1a005d52:	f85d fb08 	ldr.w	pc, [sp], #8
1a005d56:	bf00      	nop

1a005d58 <__aeabi_dcmple>:
1a005d58:	f84d ed08 	str.w	lr, [sp, #-8]!
1a005d5c:	f7ff ffe0 	bl	1a005d20 <__aeabi_cdcmpeq>
1a005d60:	bf94      	ite	ls
1a005d62:	2001      	movls	r0, #1
1a005d64:	2000      	movhi	r0, #0
1a005d66:	f85d fb08 	ldr.w	pc, [sp], #8
1a005d6a:	bf00      	nop

1a005d6c <__aeabi_dcmpge>:
1a005d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
1a005d70:	f7ff ffce 	bl	1a005d10 <__aeabi_cdrcmple>
1a005d74:	bf94      	ite	ls
1a005d76:	2001      	movls	r0, #1
1a005d78:	2000      	movhi	r0, #0
1a005d7a:	f85d fb08 	ldr.w	pc, [sp], #8
1a005d7e:	bf00      	nop

1a005d80 <__aeabi_dcmpgt>:
1a005d80:	f84d ed08 	str.w	lr, [sp, #-8]!
1a005d84:	f7ff ffc4 	bl	1a005d10 <__aeabi_cdrcmple>
1a005d88:	bf34      	ite	cc
1a005d8a:	2001      	movcc	r0, #1
1a005d8c:	2000      	movcs	r0, #0
1a005d8e:	f85d fb08 	ldr.w	pc, [sp], #8
1a005d92:	bf00      	nop

1a005d94 <__aeabi_dcmpun>:
1a005d94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a005d98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a005d9c:	d102      	bne.n	1a005da4 <__aeabi_dcmpun+0x10>
1a005d9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a005da2:	d10a      	bne.n	1a005dba <__aeabi_dcmpun+0x26>
1a005da4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a005da8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a005dac:	d102      	bne.n	1a005db4 <__aeabi_dcmpun+0x20>
1a005dae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a005db2:	d102      	bne.n	1a005dba <__aeabi_dcmpun+0x26>
1a005db4:	f04f 0000 	mov.w	r0, #0
1a005db8:	4770      	bx	lr
1a005dba:	f04f 0001 	mov.w	r0, #1
1a005dbe:	4770      	bx	lr

1a005dc0 <__aeabi_d2iz>:
1a005dc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a005dc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a005dc8:	d215      	bcs.n	1a005df6 <__aeabi_d2iz+0x36>
1a005dca:	d511      	bpl.n	1a005df0 <__aeabi_d2iz+0x30>
1a005dcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a005dd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a005dd4:	d912      	bls.n	1a005dfc <__aeabi_d2iz+0x3c>
1a005dd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a005dda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a005dde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a005de2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a005de6:	fa23 f002 	lsr.w	r0, r3, r2
1a005dea:	bf18      	it	ne
1a005dec:	4240      	negne	r0, r0
1a005dee:	4770      	bx	lr
1a005df0:	f04f 0000 	mov.w	r0, #0
1a005df4:	4770      	bx	lr
1a005df6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a005dfa:	d105      	bne.n	1a005e08 <__aeabi_d2iz+0x48>
1a005dfc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
1a005e00:	bf08      	it	eq
1a005e02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
1a005e06:	4770      	bx	lr
1a005e08:	f04f 0000 	mov.w	r0, #0
1a005e0c:	4770      	bx	lr
1a005e0e:	bf00      	nop

1a005e10 <__aeabi_d2f>:
1a005e10:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a005e14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
1a005e18:	bf24      	itt	cs
1a005e1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
1a005e1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
1a005e22:	d90d      	bls.n	1a005e40 <__aeabi_d2f+0x30>
1a005e24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
1a005e28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
1a005e2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
1a005e30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
1a005e34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
1a005e38:	bf08      	it	eq
1a005e3a:	f020 0001 	biceq.w	r0, r0, #1
1a005e3e:	4770      	bx	lr
1a005e40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
1a005e44:	d121      	bne.n	1a005e8a <__aeabi_d2f+0x7a>
1a005e46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
1a005e4a:	bfbc      	itt	lt
1a005e4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
1a005e50:	4770      	bxlt	lr
1a005e52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a005e56:	ea4f 5252 	mov.w	r2, r2, lsr #21
1a005e5a:	f1c2 0218 	rsb	r2, r2, #24
1a005e5e:	f1c2 0c20 	rsb	ip, r2, #32
1a005e62:	fa10 f30c 	lsls.w	r3, r0, ip
1a005e66:	fa20 f002 	lsr.w	r0, r0, r2
1a005e6a:	bf18      	it	ne
1a005e6c:	f040 0001 	orrne.w	r0, r0, #1
1a005e70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a005e74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
1a005e78:	fa03 fc0c 	lsl.w	ip, r3, ip
1a005e7c:	ea40 000c 	orr.w	r0, r0, ip
1a005e80:	fa23 f302 	lsr.w	r3, r3, r2
1a005e84:	ea4f 0343 	mov.w	r3, r3, lsl #1
1a005e88:	e7cc      	b.n	1a005e24 <__aeabi_d2f+0x14>
1a005e8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
1a005e8e:	d107      	bne.n	1a005ea0 <__aeabi_d2f+0x90>
1a005e90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
1a005e94:	bf1e      	ittt	ne
1a005e96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
1a005e9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
1a005e9e:	4770      	bxne	lr
1a005ea0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
1a005ea4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
1a005ea8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
1a005eac:	4770      	bx	lr
1a005eae:	bf00      	nop

1a005eb0 <__aeabi_uldivmod>:
1a005eb0:	b953      	cbnz	r3, 1a005ec8 <__aeabi_uldivmod+0x18>
1a005eb2:	b94a      	cbnz	r2, 1a005ec8 <__aeabi_uldivmod+0x18>
1a005eb4:	2900      	cmp	r1, #0
1a005eb6:	bf08      	it	eq
1a005eb8:	2800      	cmpeq	r0, #0
1a005eba:	bf1c      	itt	ne
1a005ebc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a005ec0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a005ec4:	f000 b972 	b.w	1a0061ac <__aeabi_idiv0>
1a005ec8:	f1ad 0c08 	sub.w	ip, sp, #8
1a005ecc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a005ed0:	f000 f806 	bl	1a005ee0 <__udivmoddi4>
1a005ed4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a005ed8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a005edc:	b004      	add	sp, #16
1a005ede:	4770      	bx	lr

1a005ee0 <__udivmoddi4>:
1a005ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a005ee4:	9e08      	ldr	r6, [sp, #32]
1a005ee6:	4604      	mov	r4, r0
1a005ee8:	4688      	mov	r8, r1
1a005eea:	2b00      	cmp	r3, #0
1a005eec:	d14b      	bne.n	1a005f86 <__udivmoddi4+0xa6>
1a005eee:	428a      	cmp	r2, r1
1a005ef0:	4615      	mov	r5, r2
1a005ef2:	d967      	bls.n	1a005fc4 <__udivmoddi4+0xe4>
1a005ef4:	fab2 f282 	clz	r2, r2
1a005ef8:	b14a      	cbz	r2, 1a005f0e <__udivmoddi4+0x2e>
1a005efa:	f1c2 0720 	rsb	r7, r2, #32
1a005efe:	fa01 f302 	lsl.w	r3, r1, r2
1a005f02:	fa20 f707 	lsr.w	r7, r0, r7
1a005f06:	4095      	lsls	r5, r2
1a005f08:	ea47 0803 	orr.w	r8, r7, r3
1a005f0c:	4094      	lsls	r4, r2
1a005f0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005f12:	0c23      	lsrs	r3, r4, #16
1a005f14:	fbb8 f7fe 	udiv	r7, r8, lr
1a005f18:	fa1f fc85 	uxth.w	ip, r5
1a005f1c:	fb0e 8817 	mls	r8, lr, r7, r8
1a005f20:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a005f24:	fb07 f10c 	mul.w	r1, r7, ip
1a005f28:	4299      	cmp	r1, r3
1a005f2a:	d909      	bls.n	1a005f40 <__udivmoddi4+0x60>
1a005f2c:	18eb      	adds	r3, r5, r3
1a005f2e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a005f32:	f080 811b 	bcs.w	1a00616c <__udivmoddi4+0x28c>
1a005f36:	4299      	cmp	r1, r3
1a005f38:	f240 8118 	bls.w	1a00616c <__udivmoddi4+0x28c>
1a005f3c:	3f02      	subs	r7, #2
1a005f3e:	442b      	add	r3, r5
1a005f40:	1a5b      	subs	r3, r3, r1
1a005f42:	b2a4      	uxth	r4, r4
1a005f44:	fbb3 f0fe 	udiv	r0, r3, lr
1a005f48:	fb0e 3310 	mls	r3, lr, r0, r3
1a005f4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a005f50:	fb00 fc0c 	mul.w	ip, r0, ip
1a005f54:	45a4      	cmp	ip, r4
1a005f56:	d909      	bls.n	1a005f6c <__udivmoddi4+0x8c>
1a005f58:	192c      	adds	r4, r5, r4
1a005f5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a005f5e:	f080 8107 	bcs.w	1a006170 <__udivmoddi4+0x290>
1a005f62:	45a4      	cmp	ip, r4
1a005f64:	f240 8104 	bls.w	1a006170 <__udivmoddi4+0x290>
1a005f68:	3802      	subs	r0, #2
1a005f6a:	442c      	add	r4, r5
1a005f6c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a005f70:	eba4 040c 	sub.w	r4, r4, ip
1a005f74:	2700      	movs	r7, #0
1a005f76:	b11e      	cbz	r6, 1a005f80 <__udivmoddi4+0xa0>
1a005f78:	40d4      	lsrs	r4, r2
1a005f7a:	2300      	movs	r3, #0
1a005f7c:	e9c6 4300 	strd	r4, r3, [r6]
1a005f80:	4639      	mov	r1, r7
1a005f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a005f86:	428b      	cmp	r3, r1
1a005f88:	d909      	bls.n	1a005f9e <__udivmoddi4+0xbe>
1a005f8a:	2e00      	cmp	r6, #0
1a005f8c:	f000 80eb 	beq.w	1a006166 <__udivmoddi4+0x286>
1a005f90:	2700      	movs	r7, #0
1a005f92:	e9c6 0100 	strd	r0, r1, [r6]
1a005f96:	4638      	mov	r0, r7
1a005f98:	4639      	mov	r1, r7
1a005f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a005f9e:	fab3 f783 	clz	r7, r3
1a005fa2:	2f00      	cmp	r7, #0
1a005fa4:	d147      	bne.n	1a006036 <__udivmoddi4+0x156>
1a005fa6:	428b      	cmp	r3, r1
1a005fa8:	d302      	bcc.n	1a005fb0 <__udivmoddi4+0xd0>
1a005faa:	4282      	cmp	r2, r0
1a005fac:	f200 80fa 	bhi.w	1a0061a4 <__udivmoddi4+0x2c4>
1a005fb0:	1a84      	subs	r4, r0, r2
1a005fb2:	eb61 0303 	sbc.w	r3, r1, r3
1a005fb6:	2001      	movs	r0, #1
1a005fb8:	4698      	mov	r8, r3
1a005fba:	2e00      	cmp	r6, #0
1a005fbc:	d0e0      	beq.n	1a005f80 <__udivmoddi4+0xa0>
1a005fbe:	e9c6 4800 	strd	r4, r8, [r6]
1a005fc2:	e7dd      	b.n	1a005f80 <__udivmoddi4+0xa0>
1a005fc4:	b902      	cbnz	r2, 1a005fc8 <__udivmoddi4+0xe8>
1a005fc6:	deff      	udf	#255	; 0xff
1a005fc8:	fab2 f282 	clz	r2, r2
1a005fcc:	2a00      	cmp	r2, #0
1a005fce:	f040 808f 	bne.w	1a0060f0 <__udivmoddi4+0x210>
1a005fd2:	1b49      	subs	r1, r1, r5
1a005fd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005fd8:	fa1f f885 	uxth.w	r8, r5
1a005fdc:	2701      	movs	r7, #1
1a005fde:	fbb1 fcfe 	udiv	ip, r1, lr
1a005fe2:	0c23      	lsrs	r3, r4, #16
1a005fe4:	fb0e 111c 	mls	r1, lr, ip, r1
1a005fe8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a005fec:	fb08 f10c 	mul.w	r1, r8, ip
1a005ff0:	4299      	cmp	r1, r3
1a005ff2:	d907      	bls.n	1a006004 <__udivmoddi4+0x124>
1a005ff4:	18eb      	adds	r3, r5, r3
1a005ff6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a005ffa:	d202      	bcs.n	1a006002 <__udivmoddi4+0x122>
1a005ffc:	4299      	cmp	r1, r3
1a005ffe:	f200 80cd 	bhi.w	1a00619c <__udivmoddi4+0x2bc>
1a006002:	4684      	mov	ip, r0
1a006004:	1a59      	subs	r1, r3, r1
1a006006:	b2a3      	uxth	r3, r4
1a006008:	fbb1 f0fe 	udiv	r0, r1, lr
1a00600c:	fb0e 1410 	mls	r4, lr, r0, r1
1a006010:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a006014:	fb08 f800 	mul.w	r8, r8, r0
1a006018:	45a0      	cmp	r8, r4
1a00601a:	d907      	bls.n	1a00602c <__udivmoddi4+0x14c>
1a00601c:	192c      	adds	r4, r5, r4
1a00601e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a006022:	d202      	bcs.n	1a00602a <__udivmoddi4+0x14a>
1a006024:	45a0      	cmp	r8, r4
1a006026:	f200 80b6 	bhi.w	1a006196 <__udivmoddi4+0x2b6>
1a00602a:	4618      	mov	r0, r3
1a00602c:	eba4 0408 	sub.w	r4, r4, r8
1a006030:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a006034:	e79f      	b.n	1a005f76 <__udivmoddi4+0x96>
1a006036:	f1c7 0c20 	rsb	ip, r7, #32
1a00603a:	40bb      	lsls	r3, r7
1a00603c:	fa22 fe0c 	lsr.w	lr, r2, ip
1a006040:	ea4e 0e03 	orr.w	lr, lr, r3
1a006044:	fa01 f407 	lsl.w	r4, r1, r7
1a006048:	fa20 f50c 	lsr.w	r5, r0, ip
1a00604c:	fa21 f30c 	lsr.w	r3, r1, ip
1a006050:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a006054:	4325      	orrs	r5, r4
1a006056:	fbb3 f9f8 	udiv	r9, r3, r8
1a00605a:	0c2c      	lsrs	r4, r5, #16
1a00605c:	fb08 3319 	mls	r3, r8, r9, r3
1a006060:	fa1f fa8e 	uxth.w	sl, lr
1a006064:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a006068:	fb09 f40a 	mul.w	r4, r9, sl
1a00606c:	429c      	cmp	r4, r3
1a00606e:	fa02 f207 	lsl.w	r2, r2, r7
1a006072:	fa00 f107 	lsl.w	r1, r0, r7
1a006076:	d90b      	bls.n	1a006090 <__udivmoddi4+0x1b0>
1a006078:	eb1e 0303 	adds.w	r3, lr, r3
1a00607c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a006080:	f080 8087 	bcs.w	1a006192 <__udivmoddi4+0x2b2>
1a006084:	429c      	cmp	r4, r3
1a006086:	f240 8084 	bls.w	1a006192 <__udivmoddi4+0x2b2>
1a00608a:	f1a9 0902 	sub.w	r9, r9, #2
1a00608e:	4473      	add	r3, lr
1a006090:	1b1b      	subs	r3, r3, r4
1a006092:	b2ad      	uxth	r5, r5
1a006094:	fbb3 f0f8 	udiv	r0, r3, r8
1a006098:	fb08 3310 	mls	r3, r8, r0, r3
1a00609c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a0060a0:	fb00 fa0a 	mul.w	sl, r0, sl
1a0060a4:	45a2      	cmp	sl, r4
1a0060a6:	d908      	bls.n	1a0060ba <__udivmoddi4+0x1da>
1a0060a8:	eb1e 0404 	adds.w	r4, lr, r4
1a0060ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0060b0:	d26b      	bcs.n	1a00618a <__udivmoddi4+0x2aa>
1a0060b2:	45a2      	cmp	sl, r4
1a0060b4:	d969      	bls.n	1a00618a <__udivmoddi4+0x2aa>
1a0060b6:	3802      	subs	r0, #2
1a0060b8:	4474      	add	r4, lr
1a0060ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0060be:	fba0 8902 	umull	r8, r9, r0, r2
1a0060c2:	eba4 040a 	sub.w	r4, r4, sl
1a0060c6:	454c      	cmp	r4, r9
1a0060c8:	46c2      	mov	sl, r8
1a0060ca:	464b      	mov	r3, r9
1a0060cc:	d354      	bcc.n	1a006178 <__udivmoddi4+0x298>
1a0060ce:	d051      	beq.n	1a006174 <__udivmoddi4+0x294>
1a0060d0:	2e00      	cmp	r6, #0
1a0060d2:	d069      	beq.n	1a0061a8 <__udivmoddi4+0x2c8>
1a0060d4:	ebb1 050a 	subs.w	r5, r1, sl
1a0060d8:	eb64 0403 	sbc.w	r4, r4, r3
1a0060dc:	fa04 fc0c 	lsl.w	ip, r4, ip
1a0060e0:	40fd      	lsrs	r5, r7
1a0060e2:	40fc      	lsrs	r4, r7
1a0060e4:	ea4c 0505 	orr.w	r5, ip, r5
1a0060e8:	e9c6 5400 	strd	r5, r4, [r6]
1a0060ec:	2700      	movs	r7, #0
1a0060ee:	e747      	b.n	1a005f80 <__udivmoddi4+0xa0>
1a0060f0:	f1c2 0320 	rsb	r3, r2, #32
1a0060f4:	fa20 f703 	lsr.w	r7, r0, r3
1a0060f8:	4095      	lsls	r5, r2
1a0060fa:	fa01 f002 	lsl.w	r0, r1, r2
1a0060fe:	fa21 f303 	lsr.w	r3, r1, r3
1a006102:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a006106:	4338      	orrs	r0, r7
1a006108:	0c01      	lsrs	r1, r0, #16
1a00610a:	fbb3 f7fe 	udiv	r7, r3, lr
1a00610e:	fa1f f885 	uxth.w	r8, r5
1a006112:	fb0e 3317 	mls	r3, lr, r7, r3
1a006116:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00611a:	fb07 f308 	mul.w	r3, r7, r8
1a00611e:	428b      	cmp	r3, r1
1a006120:	fa04 f402 	lsl.w	r4, r4, r2
1a006124:	d907      	bls.n	1a006136 <__udivmoddi4+0x256>
1a006126:	1869      	adds	r1, r5, r1
1a006128:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a00612c:	d22f      	bcs.n	1a00618e <__udivmoddi4+0x2ae>
1a00612e:	428b      	cmp	r3, r1
1a006130:	d92d      	bls.n	1a00618e <__udivmoddi4+0x2ae>
1a006132:	3f02      	subs	r7, #2
1a006134:	4429      	add	r1, r5
1a006136:	1acb      	subs	r3, r1, r3
1a006138:	b281      	uxth	r1, r0
1a00613a:	fbb3 f0fe 	udiv	r0, r3, lr
1a00613e:	fb0e 3310 	mls	r3, lr, r0, r3
1a006142:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a006146:	fb00 f308 	mul.w	r3, r0, r8
1a00614a:	428b      	cmp	r3, r1
1a00614c:	d907      	bls.n	1a00615e <__udivmoddi4+0x27e>
1a00614e:	1869      	adds	r1, r5, r1
1a006150:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a006154:	d217      	bcs.n	1a006186 <__udivmoddi4+0x2a6>
1a006156:	428b      	cmp	r3, r1
1a006158:	d915      	bls.n	1a006186 <__udivmoddi4+0x2a6>
1a00615a:	3802      	subs	r0, #2
1a00615c:	4429      	add	r1, r5
1a00615e:	1ac9      	subs	r1, r1, r3
1a006160:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a006164:	e73b      	b.n	1a005fde <__udivmoddi4+0xfe>
1a006166:	4637      	mov	r7, r6
1a006168:	4630      	mov	r0, r6
1a00616a:	e709      	b.n	1a005f80 <__udivmoddi4+0xa0>
1a00616c:	4607      	mov	r7, r0
1a00616e:	e6e7      	b.n	1a005f40 <__udivmoddi4+0x60>
1a006170:	4618      	mov	r0, r3
1a006172:	e6fb      	b.n	1a005f6c <__udivmoddi4+0x8c>
1a006174:	4541      	cmp	r1, r8
1a006176:	d2ab      	bcs.n	1a0060d0 <__udivmoddi4+0x1f0>
1a006178:	ebb8 0a02 	subs.w	sl, r8, r2
1a00617c:	eb69 020e 	sbc.w	r2, r9, lr
1a006180:	3801      	subs	r0, #1
1a006182:	4613      	mov	r3, r2
1a006184:	e7a4      	b.n	1a0060d0 <__udivmoddi4+0x1f0>
1a006186:	4660      	mov	r0, ip
1a006188:	e7e9      	b.n	1a00615e <__udivmoddi4+0x27e>
1a00618a:	4618      	mov	r0, r3
1a00618c:	e795      	b.n	1a0060ba <__udivmoddi4+0x1da>
1a00618e:	4667      	mov	r7, ip
1a006190:	e7d1      	b.n	1a006136 <__udivmoddi4+0x256>
1a006192:	4681      	mov	r9, r0
1a006194:	e77c      	b.n	1a006090 <__udivmoddi4+0x1b0>
1a006196:	3802      	subs	r0, #2
1a006198:	442c      	add	r4, r5
1a00619a:	e747      	b.n	1a00602c <__udivmoddi4+0x14c>
1a00619c:	f1ac 0c02 	sub.w	ip, ip, #2
1a0061a0:	442b      	add	r3, r5
1a0061a2:	e72f      	b.n	1a006004 <__udivmoddi4+0x124>
1a0061a4:	4638      	mov	r0, r7
1a0061a6:	e708      	b.n	1a005fba <__udivmoddi4+0xda>
1a0061a8:	4637      	mov	r7, r6
1a0061aa:	e6e9      	b.n	1a005f80 <__udivmoddi4+0xa0>

1a0061ac <__aeabi_idiv0>:
1a0061ac:	4770      	bx	lr
1a0061ae:	bf00      	nop

1a0061b0 <__errno>:
1a0061b0:	4b01      	ldr	r3, [pc, #4]	; (1a0061b8 <__errno+0x8>)
1a0061b2:	6818      	ldr	r0, [r3, #0]
1a0061b4:	4770      	bx	lr
1a0061b6:	bf00      	nop
1a0061b8:	10000084 	.word	0x10000084

1a0061bc <__sflush_r>:
1a0061bc:	898a      	ldrh	r2, [r1, #12]
1a0061be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0061c2:	4605      	mov	r5, r0
1a0061c4:	0710      	lsls	r0, r2, #28
1a0061c6:	460c      	mov	r4, r1
1a0061c8:	d458      	bmi.n	1a00627c <__sflush_r+0xc0>
1a0061ca:	684b      	ldr	r3, [r1, #4]
1a0061cc:	2b00      	cmp	r3, #0
1a0061ce:	dc05      	bgt.n	1a0061dc <__sflush_r+0x20>
1a0061d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0061d2:	2b00      	cmp	r3, #0
1a0061d4:	dc02      	bgt.n	1a0061dc <__sflush_r+0x20>
1a0061d6:	2000      	movs	r0, #0
1a0061d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0061dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0061de:	2e00      	cmp	r6, #0
1a0061e0:	d0f9      	beq.n	1a0061d6 <__sflush_r+0x1a>
1a0061e2:	2300      	movs	r3, #0
1a0061e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0061e8:	682f      	ldr	r7, [r5, #0]
1a0061ea:	6a21      	ldr	r1, [r4, #32]
1a0061ec:	602b      	str	r3, [r5, #0]
1a0061ee:	d032      	beq.n	1a006256 <__sflush_r+0x9a>
1a0061f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0061f2:	89a3      	ldrh	r3, [r4, #12]
1a0061f4:	075a      	lsls	r2, r3, #29
1a0061f6:	d505      	bpl.n	1a006204 <__sflush_r+0x48>
1a0061f8:	6863      	ldr	r3, [r4, #4]
1a0061fa:	1ac0      	subs	r0, r0, r3
1a0061fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0061fe:	b10b      	cbz	r3, 1a006204 <__sflush_r+0x48>
1a006200:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a006202:	1ac0      	subs	r0, r0, r3
1a006204:	2300      	movs	r3, #0
1a006206:	4602      	mov	r2, r0
1a006208:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00620a:	6a21      	ldr	r1, [r4, #32]
1a00620c:	4628      	mov	r0, r5
1a00620e:	47b0      	blx	r6
1a006210:	1c43      	adds	r3, r0, #1
1a006212:	89a3      	ldrh	r3, [r4, #12]
1a006214:	d106      	bne.n	1a006224 <__sflush_r+0x68>
1a006216:	6829      	ldr	r1, [r5, #0]
1a006218:	291d      	cmp	r1, #29
1a00621a:	d848      	bhi.n	1a0062ae <__sflush_r+0xf2>
1a00621c:	4a29      	ldr	r2, [pc, #164]	; (1a0062c4 <__sflush_r+0x108>)
1a00621e:	40ca      	lsrs	r2, r1
1a006220:	07d6      	lsls	r6, r2, #31
1a006222:	d544      	bpl.n	1a0062ae <__sflush_r+0xf2>
1a006224:	2200      	movs	r2, #0
1a006226:	6062      	str	r2, [r4, #4]
1a006228:	04d9      	lsls	r1, r3, #19
1a00622a:	6922      	ldr	r2, [r4, #16]
1a00622c:	6022      	str	r2, [r4, #0]
1a00622e:	d504      	bpl.n	1a00623a <__sflush_r+0x7e>
1a006230:	1c42      	adds	r2, r0, #1
1a006232:	d101      	bne.n	1a006238 <__sflush_r+0x7c>
1a006234:	682b      	ldr	r3, [r5, #0]
1a006236:	b903      	cbnz	r3, 1a00623a <__sflush_r+0x7e>
1a006238:	6560      	str	r0, [r4, #84]	; 0x54
1a00623a:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00623c:	602f      	str	r7, [r5, #0]
1a00623e:	2900      	cmp	r1, #0
1a006240:	d0c9      	beq.n	1a0061d6 <__sflush_r+0x1a>
1a006242:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a006246:	4299      	cmp	r1, r3
1a006248:	d002      	beq.n	1a006250 <__sflush_r+0x94>
1a00624a:	4628      	mov	r0, r5
1a00624c:	f000 f97a 	bl	1a006544 <_free_r>
1a006250:	2000      	movs	r0, #0
1a006252:	6360      	str	r0, [r4, #52]	; 0x34
1a006254:	e7c0      	b.n	1a0061d8 <__sflush_r+0x1c>
1a006256:	2301      	movs	r3, #1
1a006258:	4628      	mov	r0, r5
1a00625a:	47b0      	blx	r6
1a00625c:	1c41      	adds	r1, r0, #1
1a00625e:	d1c8      	bne.n	1a0061f2 <__sflush_r+0x36>
1a006260:	682b      	ldr	r3, [r5, #0]
1a006262:	2b00      	cmp	r3, #0
1a006264:	d0c5      	beq.n	1a0061f2 <__sflush_r+0x36>
1a006266:	2b1d      	cmp	r3, #29
1a006268:	d001      	beq.n	1a00626e <__sflush_r+0xb2>
1a00626a:	2b16      	cmp	r3, #22
1a00626c:	d101      	bne.n	1a006272 <__sflush_r+0xb6>
1a00626e:	602f      	str	r7, [r5, #0]
1a006270:	e7b1      	b.n	1a0061d6 <__sflush_r+0x1a>
1a006272:	89a3      	ldrh	r3, [r4, #12]
1a006274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a006278:	81a3      	strh	r3, [r4, #12]
1a00627a:	e7ad      	b.n	1a0061d8 <__sflush_r+0x1c>
1a00627c:	690f      	ldr	r7, [r1, #16]
1a00627e:	2f00      	cmp	r7, #0
1a006280:	d0a9      	beq.n	1a0061d6 <__sflush_r+0x1a>
1a006282:	0793      	lsls	r3, r2, #30
1a006284:	680e      	ldr	r6, [r1, #0]
1a006286:	bf08      	it	eq
1a006288:	694b      	ldreq	r3, [r1, #20]
1a00628a:	600f      	str	r7, [r1, #0]
1a00628c:	bf18      	it	ne
1a00628e:	2300      	movne	r3, #0
1a006290:	eba6 0807 	sub.w	r8, r6, r7
1a006294:	608b      	str	r3, [r1, #8]
1a006296:	f1b8 0f00 	cmp.w	r8, #0
1a00629a:	dd9c      	ble.n	1a0061d6 <__sflush_r+0x1a>
1a00629c:	4643      	mov	r3, r8
1a00629e:	463a      	mov	r2, r7
1a0062a0:	6a21      	ldr	r1, [r4, #32]
1a0062a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0062a4:	4628      	mov	r0, r5
1a0062a6:	47b0      	blx	r6
1a0062a8:	2800      	cmp	r0, #0
1a0062aa:	dc06      	bgt.n	1a0062ba <__sflush_r+0xfe>
1a0062ac:	89a3      	ldrh	r3, [r4, #12]
1a0062ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0062b2:	81a3      	strh	r3, [r4, #12]
1a0062b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0062b8:	e78e      	b.n	1a0061d8 <__sflush_r+0x1c>
1a0062ba:	4407      	add	r7, r0
1a0062bc:	eba8 0800 	sub.w	r8, r8, r0
1a0062c0:	e7e9      	b.n	1a006296 <__sflush_r+0xda>
1a0062c2:	bf00      	nop
1a0062c4:	20400001 	.word	0x20400001

1a0062c8 <_fflush_r>:
1a0062c8:	b538      	push	{r3, r4, r5, lr}
1a0062ca:	690b      	ldr	r3, [r1, #16]
1a0062cc:	4605      	mov	r5, r0
1a0062ce:	460c      	mov	r4, r1
1a0062d0:	b1db      	cbz	r3, 1a00630a <_fflush_r+0x42>
1a0062d2:	b118      	cbz	r0, 1a0062dc <_fflush_r+0x14>
1a0062d4:	6983      	ldr	r3, [r0, #24]
1a0062d6:	b90b      	cbnz	r3, 1a0062dc <_fflush_r+0x14>
1a0062d8:	f000 f872 	bl	1a0063c0 <__sinit>
1a0062dc:	4b0c      	ldr	r3, [pc, #48]	; (1a006310 <_fflush_r+0x48>)
1a0062de:	429c      	cmp	r4, r3
1a0062e0:	d109      	bne.n	1a0062f6 <_fflush_r+0x2e>
1a0062e2:	686c      	ldr	r4, [r5, #4]
1a0062e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0062e8:	b17b      	cbz	r3, 1a00630a <_fflush_r+0x42>
1a0062ea:	4621      	mov	r1, r4
1a0062ec:	4628      	mov	r0, r5
1a0062ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0062f2:	f7ff bf63 	b.w	1a0061bc <__sflush_r>
1a0062f6:	4b07      	ldr	r3, [pc, #28]	; (1a006314 <_fflush_r+0x4c>)
1a0062f8:	429c      	cmp	r4, r3
1a0062fa:	d101      	bne.n	1a006300 <_fflush_r+0x38>
1a0062fc:	68ac      	ldr	r4, [r5, #8]
1a0062fe:	e7f1      	b.n	1a0062e4 <_fflush_r+0x1c>
1a006300:	4b05      	ldr	r3, [pc, #20]	; (1a006318 <_fflush_r+0x50>)
1a006302:	429c      	cmp	r4, r3
1a006304:	bf08      	it	eq
1a006306:	68ec      	ldreq	r4, [r5, #12]
1a006308:	e7ec      	b.n	1a0062e4 <_fflush_r+0x1c>
1a00630a:	2000      	movs	r0, #0
1a00630c:	bd38      	pop	{r3, r4, r5, pc}
1a00630e:	bf00      	nop
1a006310:	1a0075a8 	.word	0x1a0075a8
1a006314:	1a0075c8 	.word	0x1a0075c8
1a006318:	1a007588 	.word	0x1a007588

1a00631c <fflush>:
1a00631c:	4601      	mov	r1, r0
1a00631e:	b920      	cbnz	r0, 1a00632a <fflush+0xe>
1a006320:	4b04      	ldr	r3, [pc, #16]	; (1a006334 <fflush+0x18>)
1a006322:	4905      	ldr	r1, [pc, #20]	; (1a006338 <fflush+0x1c>)
1a006324:	6818      	ldr	r0, [r3, #0]
1a006326:	f000 b8b7 	b.w	1a006498 <_fwalk_reent>
1a00632a:	4b04      	ldr	r3, [pc, #16]	; (1a00633c <fflush+0x20>)
1a00632c:	6818      	ldr	r0, [r3, #0]
1a00632e:	f7ff bfcb 	b.w	1a0062c8 <_fflush_r>
1a006332:	bf00      	nop
1a006334:	1a0075e8 	.word	0x1a0075e8
1a006338:	1a0062c9 	.word	0x1a0062c9
1a00633c:	10000084 	.word	0x10000084

1a006340 <std>:
1a006340:	2300      	movs	r3, #0
1a006342:	b510      	push	{r4, lr}
1a006344:	4604      	mov	r4, r0
1a006346:	e9c0 3300 	strd	r3, r3, [r0]
1a00634a:	6083      	str	r3, [r0, #8]
1a00634c:	8181      	strh	r1, [r0, #12]
1a00634e:	6643      	str	r3, [r0, #100]	; 0x64
1a006350:	81c2      	strh	r2, [r0, #14]
1a006352:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a006356:	6183      	str	r3, [r0, #24]
1a006358:	4619      	mov	r1, r3
1a00635a:	2208      	movs	r2, #8
1a00635c:	305c      	adds	r0, #92	; 0x5c
1a00635e:	f000 f8e8 	bl	1a006532 <memset>
1a006362:	4b05      	ldr	r3, [pc, #20]	; (1a006378 <std+0x38>)
1a006364:	6263      	str	r3, [r4, #36]	; 0x24
1a006366:	4b05      	ldr	r3, [pc, #20]	; (1a00637c <std+0x3c>)
1a006368:	62a3      	str	r3, [r4, #40]	; 0x28
1a00636a:	4b05      	ldr	r3, [pc, #20]	; (1a006380 <std+0x40>)
1a00636c:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00636e:	4b05      	ldr	r3, [pc, #20]	; (1a006384 <std+0x44>)
1a006370:	6224      	str	r4, [r4, #32]
1a006372:	6323      	str	r3, [r4, #48]	; 0x30
1a006374:	bd10      	pop	{r4, pc}
1a006376:	bf00      	nop
1a006378:	1a00678d 	.word	0x1a00678d
1a00637c:	1a0067af 	.word	0x1a0067af
1a006380:	1a0067e7 	.word	0x1a0067e7
1a006384:	1a00680b 	.word	0x1a00680b

1a006388 <_cleanup_r>:
1a006388:	4901      	ldr	r1, [pc, #4]	; (1a006390 <_cleanup_r+0x8>)
1a00638a:	f000 b885 	b.w	1a006498 <_fwalk_reent>
1a00638e:	bf00      	nop
1a006390:	1a0062c9 	.word	0x1a0062c9

1a006394 <__sfmoreglue>:
1a006394:	b570      	push	{r4, r5, r6, lr}
1a006396:	1e4a      	subs	r2, r1, #1
1a006398:	2568      	movs	r5, #104	; 0x68
1a00639a:	4355      	muls	r5, r2
1a00639c:	460e      	mov	r6, r1
1a00639e:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0063a2:	f000 f91d 	bl	1a0065e0 <_malloc_r>
1a0063a6:	4604      	mov	r4, r0
1a0063a8:	b140      	cbz	r0, 1a0063bc <__sfmoreglue+0x28>
1a0063aa:	2100      	movs	r1, #0
1a0063ac:	e9c0 1600 	strd	r1, r6, [r0]
1a0063b0:	300c      	adds	r0, #12
1a0063b2:	60a0      	str	r0, [r4, #8]
1a0063b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0063b8:	f000 f8bb 	bl	1a006532 <memset>
1a0063bc:	4620      	mov	r0, r4
1a0063be:	bd70      	pop	{r4, r5, r6, pc}

1a0063c0 <__sinit>:
1a0063c0:	6983      	ldr	r3, [r0, #24]
1a0063c2:	b510      	push	{r4, lr}
1a0063c4:	4604      	mov	r4, r0
1a0063c6:	bb33      	cbnz	r3, 1a006416 <__sinit+0x56>
1a0063c8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a0063cc:	6503      	str	r3, [r0, #80]	; 0x50
1a0063ce:	4b12      	ldr	r3, [pc, #72]	; (1a006418 <__sinit+0x58>)
1a0063d0:	4a12      	ldr	r2, [pc, #72]	; (1a00641c <__sinit+0x5c>)
1a0063d2:	681b      	ldr	r3, [r3, #0]
1a0063d4:	6282      	str	r2, [r0, #40]	; 0x28
1a0063d6:	4298      	cmp	r0, r3
1a0063d8:	bf04      	itt	eq
1a0063da:	2301      	moveq	r3, #1
1a0063dc:	6183      	streq	r3, [r0, #24]
1a0063de:	f000 f81f 	bl	1a006420 <__sfp>
1a0063e2:	6060      	str	r0, [r4, #4]
1a0063e4:	4620      	mov	r0, r4
1a0063e6:	f000 f81b 	bl	1a006420 <__sfp>
1a0063ea:	60a0      	str	r0, [r4, #8]
1a0063ec:	4620      	mov	r0, r4
1a0063ee:	f000 f817 	bl	1a006420 <__sfp>
1a0063f2:	2200      	movs	r2, #0
1a0063f4:	60e0      	str	r0, [r4, #12]
1a0063f6:	2104      	movs	r1, #4
1a0063f8:	6860      	ldr	r0, [r4, #4]
1a0063fa:	f7ff ffa1 	bl	1a006340 <std>
1a0063fe:	2201      	movs	r2, #1
1a006400:	2109      	movs	r1, #9
1a006402:	68a0      	ldr	r0, [r4, #8]
1a006404:	f7ff ff9c 	bl	1a006340 <std>
1a006408:	2202      	movs	r2, #2
1a00640a:	2112      	movs	r1, #18
1a00640c:	68e0      	ldr	r0, [r4, #12]
1a00640e:	f7ff ff97 	bl	1a006340 <std>
1a006412:	2301      	movs	r3, #1
1a006414:	61a3      	str	r3, [r4, #24]
1a006416:	bd10      	pop	{r4, pc}
1a006418:	1a0075e8 	.word	0x1a0075e8
1a00641c:	1a006389 	.word	0x1a006389

1a006420 <__sfp>:
1a006420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a006422:	4b1b      	ldr	r3, [pc, #108]	; (1a006490 <__sfp+0x70>)
1a006424:	681e      	ldr	r6, [r3, #0]
1a006426:	69b3      	ldr	r3, [r6, #24]
1a006428:	4607      	mov	r7, r0
1a00642a:	b913      	cbnz	r3, 1a006432 <__sfp+0x12>
1a00642c:	4630      	mov	r0, r6
1a00642e:	f7ff ffc7 	bl	1a0063c0 <__sinit>
1a006432:	3648      	adds	r6, #72	; 0x48
1a006434:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a006438:	3b01      	subs	r3, #1
1a00643a:	d503      	bpl.n	1a006444 <__sfp+0x24>
1a00643c:	6833      	ldr	r3, [r6, #0]
1a00643e:	b133      	cbz	r3, 1a00644e <__sfp+0x2e>
1a006440:	6836      	ldr	r6, [r6, #0]
1a006442:	e7f7      	b.n	1a006434 <__sfp+0x14>
1a006444:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a006448:	b16d      	cbz	r5, 1a006466 <__sfp+0x46>
1a00644a:	3468      	adds	r4, #104	; 0x68
1a00644c:	e7f4      	b.n	1a006438 <__sfp+0x18>
1a00644e:	2104      	movs	r1, #4
1a006450:	4638      	mov	r0, r7
1a006452:	f7ff ff9f 	bl	1a006394 <__sfmoreglue>
1a006456:	6030      	str	r0, [r6, #0]
1a006458:	2800      	cmp	r0, #0
1a00645a:	d1f1      	bne.n	1a006440 <__sfp+0x20>
1a00645c:	230c      	movs	r3, #12
1a00645e:	603b      	str	r3, [r7, #0]
1a006460:	4604      	mov	r4, r0
1a006462:	4620      	mov	r0, r4
1a006464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a006466:	4b0b      	ldr	r3, [pc, #44]	; (1a006494 <__sfp+0x74>)
1a006468:	6665      	str	r5, [r4, #100]	; 0x64
1a00646a:	e9c4 5500 	strd	r5, r5, [r4]
1a00646e:	60a5      	str	r5, [r4, #8]
1a006470:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a006474:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a006478:	2208      	movs	r2, #8
1a00647a:	4629      	mov	r1, r5
1a00647c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a006480:	f000 f857 	bl	1a006532 <memset>
1a006484:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a006488:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a00648c:	e7e9      	b.n	1a006462 <__sfp+0x42>
1a00648e:	bf00      	nop
1a006490:	1a0075e8 	.word	0x1a0075e8
1a006494:	ffff0001 	.word	0xffff0001

1a006498 <_fwalk_reent>:
1a006498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00649c:	4680      	mov	r8, r0
1a00649e:	4689      	mov	r9, r1
1a0064a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0064a4:	2600      	movs	r6, #0
1a0064a6:	b914      	cbnz	r4, 1a0064ae <_fwalk_reent+0x16>
1a0064a8:	4630      	mov	r0, r6
1a0064aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0064ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0064b2:	3f01      	subs	r7, #1
1a0064b4:	d501      	bpl.n	1a0064ba <_fwalk_reent+0x22>
1a0064b6:	6824      	ldr	r4, [r4, #0]
1a0064b8:	e7f5      	b.n	1a0064a6 <_fwalk_reent+0xe>
1a0064ba:	89ab      	ldrh	r3, [r5, #12]
1a0064bc:	2b01      	cmp	r3, #1
1a0064be:	d907      	bls.n	1a0064d0 <_fwalk_reent+0x38>
1a0064c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0064c4:	3301      	adds	r3, #1
1a0064c6:	d003      	beq.n	1a0064d0 <_fwalk_reent+0x38>
1a0064c8:	4629      	mov	r1, r5
1a0064ca:	4640      	mov	r0, r8
1a0064cc:	47c8      	blx	r9
1a0064ce:	4306      	orrs	r6, r0
1a0064d0:	3568      	adds	r5, #104	; 0x68
1a0064d2:	e7ee      	b.n	1a0064b2 <_fwalk_reent+0x1a>

1a0064d4 <__libc_init_array>:
1a0064d4:	b570      	push	{r4, r5, r6, lr}
1a0064d6:	4e0d      	ldr	r6, [pc, #52]	; (1a00650c <__libc_init_array+0x38>)
1a0064d8:	4c0d      	ldr	r4, [pc, #52]	; (1a006510 <__libc_init_array+0x3c>)
1a0064da:	1ba4      	subs	r4, r4, r6
1a0064dc:	10a4      	asrs	r4, r4, #2
1a0064de:	2500      	movs	r5, #0
1a0064e0:	42a5      	cmp	r5, r4
1a0064e2:	d109      	bne.n	1a0064f8 <__libc_init_array+0x24>
1a0064e4:	4e0b      	ldr	r6, [pc, #44]	; (1a006514 <__libc_init_array+0x40>)
1a0064e6:	4c0c      	ldr	r4, [pc, #48]	; (1a006518 <__libc_init_array+0x44>)
1a0064e8:	f7fa f929 	bl	1a00073e <_init>
1a0064ec:	1ba4      	subs	r4, r4, r6
1a0064ee:	10a4      	asrs	r4, r4, #2
1a0064f0:	2500      	movs	r5, #0
1a0064f2:	42a5      	cmp	r5, r4
1a0064f4:	d105      	bne.n	1a006502 <__libc_init_array+0x2e>
1a0064f6:	bd70      	pop	{r4, r5, r6, pc}
1a0064f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0064fc:	4798      	blx	r3
1a0064fe:	3501      	adds	r5, #1
1a006500:	e7ee      	b.n	1a0064e0 <__libc_init_array+0xc>
1a006502:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a006506:	4798      	blx	r3
1a006508:	3501      	adds	r5, #1
1a00650a:	e7f2      	b.n	1a0064f2 <__libc_init_array+0x1e>
1a00650c:	1a007620 	.word	0x1a007620
1a006510:	1a007620 	.word	0x1a007620
1a006514:	1a007620 	.word	0x1a007620
1a006518:	1a007624 	.word	0x1a007624

1a00651c <memcpy>:
1a00651c:	b510      	push	{r4, lr}
1a00651e:	1e43      	subs	r3, r0, #1
1a006520:	440a      	add	r2, r1
1a006522:	4291      	cmp	r1, r2
1a006524:	d100      	bne.n	1a006528 <memcpy+0xc>
1a006526:	bd10      	pop	{r4, pc}
1a006528:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00652c:	f803 4f01 	strb.w	r4, [r3, #1]!
1a006530:	e7f7      	b.n	1a006522 <memcpy+0x6>

1a006532 <memset>:
1a006532:	4402      	add	r2, r0
1a006534:	4603      	mov	r3, r0
1a006536:	4293      	cmp	r3, r2
1a006538:	d100      	bne.n	1a00653c <memset+0xa>
1a00653a:	4770      	bx	lr
1a00653c:	f803 1b01 	strb.w	r1, [r3], #1
1a006540:	e7f9      	b.n	1a006536 <memset+0x4>
1a006542:	Address 0x000000001a006542 is out of bounds.


1a006544 <_free_r>:
1a006544:	b538      	push	{r3, r4, r5, lr}
1a006546:	4605      	mov	r5, r0
1a006548:	2900      	cmp	r1, #0
1a00654a:	d045      	beq.n	1a0065d8 <_free_r+0x94>
1a00654c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a006550:	1f0c      	subs	r4, r1, #4
1a006552:	2b00      	cmp	r3, #0
1a006554:	bfb8      	it	lt
1a006556:	18e4      	addlt	r4, r4, r3
1a006558:	f000 fa80 	bl	1a006a5c <__malloc_lock>
1a00655c:	4a1f      	ldr	r2, [pc, #124]	; (1a0065dc <_free_r+0x98>)
1a00655e:	6813      	ldr	r3, [r2, #0]
1a006560:	4610      	mov	r0, r2
1a006562:	b933      	cbnz	r3, 1a006572 <_free_r+0x2e>
1a006564:	6063      	str	r3, [r4, #4]
1a006566:	6014      	str	r4, [r2, #0]
1a006568:	4628      	mov	r0, r5
1a00656a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00656e:	f000 ba76 	b.w	1a006a5e <__malloc_unlock>
1a006572:	42a3      	cmp	r3, r4
1a006574:	d90c      	bls.n	1a006590 <_free_r+0x4c>
1a006576:	6821      	ldr	r1, [r4, #0]
1a006578:	1862      	adds	r2, r4, r1
1a00657a:	4293      	cmp	r3, r2
1a00657c:	bf04      	itt	eq
1a00657e:	681a      	ldreq	r2, [r3, #0]
1a006580:	685b      	ldreq	r3, [r3, #4]
1a006582:	6063      	str	r3, [r4, #4]
1a006584:	bf04      	itt	eq
1a006586:	1852      	addeq	r2, r2, r1
1a006588:	6022      	streq	r2, [r4, #0]
1a00658a:	6004      	str	r4, [r0, #0]
1a00658c:	e7ec      	b.n	1a006568 <_free_r+0x24>
1a00658e:	4613      	mov	r3, r2
1a006590:	685a      	ldr	r2, [r3, #4]
1a006592:	b10a      	cbz	r2, 1a006598 <_free_r+0x54>
1a006594:	42a2      	cmp	r2, r4
1a006596:	d9fa      	bls.n	1a00658e <_free_r+0x4a>
1a006598:	6819      	ldr	r1, [r3, #0]
1a00659a:	1858      	adds	r0, r3, r1
1a00659c:	42a0      	cmp	r0, r4
1a00659e:	d10b      	bne.n	1a0065b8 <_free_r+0x74>
1a0065a0:	6820      	ldr	r0, [r4, #0]
1a0065a2:	4401      	add	r1, r0
1a0065a4:	1858      	adds	r0, r3, r1
1a0065a6:	4282      	cmp	r2, r0
1a0065a8:	6019      	str	r1, [r3, #0]
1a0065aa:	d1dd      	bne.n	1a006568 <_free_r+0x24>
1a0065ac:	6810      	ldr	r0, [r2, #0]
1a0065ae:	6852      	ldr	r2, [r2, #4]
1a0065b0:	605a      	str	r2, [r3, #4]
1a0065b2:	4401      	add	r1, r0
1a0065b4:	6019      	str	r1, [r3, #0]
1a0065b6:	e7d7      	b.n	1a006568 <_free_r+0x24>
1a0065b8:	d902      	bls.n	1a0065c0 <_free_r+0x7c>
1a0065ba:	230c      	movs	r3, #12
1a0065bc:	602b      	str	r3, [r5, #0]
1a0065be:	e7d3      	b.n	1a006568 <_free_r+0x24>
1a0065c0:	6820      	ldr	r0, [r4, #0]
1a0065c2:	1821      	adds	r1, r4, r0
1a0065c4:	428a      	cmp	r2, r1
1a0065c6:	bf04      	itt	eq
1a0065c8:	6811      	ldreq	r1, [r2, #0]
1a0065ca:	6852      	ldreq	r2, [r2, #4]
1a0065cc:	6062      	str	r2, [r4, #4]
1a0065ce:	bf04      	itt	eq
1a0065d0:	1809      	addeq	r1, r1, r0
1a0065d2:	6021      	streq	r1, [r4, #0]
1a0065d4:	605c      	str	r4, [r3, #4]
1a0065d6:	e7c7      	b.n	1a006568 <_free_r+0x24>
1a0065d8:	bd38      	pop	{r3, r4, r5, pc}
1a0065da:	bf00      	nop
1a0065dc:	10002d64 	.word	0x10002d64

1a0065e0 <_malloc_r>:
1a0065e0:	b570      	push	{r4, r5, r6, lr}
1a0065e2:	1ccd      	adds	r5, r1, #3
1a0065e4:	f025 0503 	bic.w	r5, r5, #3
1a0065e8:	3508      	adds	r5, #8
1a0065ea:	2d0c      	cmp	r5, #12
1a0065ec:	bf38      	it	cc
1a0065ee:	250c      	movcc	r5, #12
1a0065f0:	2d00      	cmp	r5, #0
1a0065f2:	4606      	mov	r6, r0
1a0065f4:	db01      	blt.n	1a0065fa <_malloc_r+0x1a>
1a0065f6:	42a9      	cmp	r1, r5
1a0065f8:	d903      	bls.n	1a006602 <_malloc_r+0x22>
1a0065fa:	230c      	movs	r3, #12
1a0065fc:	6033      	str	r3, [r6, #0]
1a0065fe:	2000      	movs	r0, #0
1a006600:	bd70      	pop	{r4, r5, r6, pc}
1a006602:	f000 fa2b 	bl	1a006a5c <__malloc_lock>
1a006606:	4a21      	ldr	r2, [pc, #132]	; (1a00668c <_malloc_r+0xac>)
1a006608:	6814      	ldr	r4, [r2, #0]
1a00660a:	4621      	mov	r1, r4
1a00660c:	b991      	cbnz	r1, 1a006634 <_malloc_r+0x54>
1a00660e:	4c20      	ldr	r4, [pc, #128]	; (1a006690 <_malloc_r+0xb0>)
1a006610:	6823      	ldr	r3, [r4, #0]
1a006612:	b91b      	cbnz	r3, 1a00661c <_malloc_r+0x3c>
1a006614:	4630      	mov	r0, r6
1a006616:	f7fa f8e7 	bl	1a0007e8 <_sbrk_r>
1a00661a:	6020      	str	r0, [r4, #0]
1a00661c:	4629      	mov	r1, r5
1a00661e:	4630      	mov	r0, r6
1a006620:	f7fa f8e2 	bl	1a0007e8 <_sbrk_r>
1a006624:	1c43      	adds	r3, r0, #1
1a006626:	d124      	bne.n	1a006672 <_malloc_r+0x92>
1a006628:	230c      	movs	r3, #12
1a00662a:	6033      	str	r3, [r6, #0]
1a00662c:	4630      	mov	r0, r6
1a00662e:	f000 fa16 	bl	1a006a5e <__malloc_unlock>
1a006632:	e7e4      	b.n	1a0065fe <_malloc_r+0x1e>
1a006634:	680b      	ldr	r3, [r1, #0]
1a006636:	1b5b      	subs	r3, r3, r5
1a006638:	d418      	bmi.n	1a00666c <_malloc_r+0x8c>
1a00663a:	2b0b      	cmp	r3, #11
1a00663c:	d90f      	bls.n	1a00665e <_malloc_r+0x7e>
1a00663e:	600b      	str	r3, [r1, #0]
1a006640:	50cd      	str	r5, [r1, r3]
1a006642:	18cc      	adds	r4, r1, r3
1a006644:	4630      	mov	r0, r6
1a006646:	f000 fa0a 	bl	1a006a5e <__malloc_unlock>
1a00664a:	f104 000b 	add.w	r0, r4, #11
1a00664e:	1d23      	adds	r3, r4, #4
1a006650:	f020 0007 	bic.w	r0, r0, #7
1a006654:	1ac3      	subs	r3, r0, r3
1a006656:	d0d3      	beq.n	1a006600 <_malloc_r+0x20>
1a006658:	425a      	negs	r2, r3
1a00665a:	50e2      	str	r2, [r4, r3]
1a00665c:	e7d0      	b.n	1a006600 <_malloc_r+0x20>
1a00665e:	428c      	cmp	r4, r1
1a006660:	684b      	ldr	r3, [r1, #4]
1a006662:	bf16      	itet	ne
1a006664:	6063      	strne	r3, [r4, #4]
1a006666:	6013      	streq	r3, [r2, #0]
1a006668:	460c      	movne	r4, r1
1a00666a:	e7eb      	b.n	1a006644 <_malloc_r+0x64>
1a00666c:	460c      	mov	r4, r1
1a00666e:	6849      	ldr	r1, [r1, #4]
1a006670:	e7cc      	b.n	1a00660c <_malloc_r+0x2c>
1a006672:	1cc4      	adds	r4, r0, #3
1a006674:	f024 0403 	bic.w	r4, r4, #3
1a006678:	42a0      	cmp	r0, r4
1a00667a:	d005      	beq.n	1a006688 <_malloc_r+0xa8>
1a00667c:	1a21      	subs	r1, r4, r0
1a00667e:	4630      	mov	r0, r6
1a006680:	f7fa f8b2 	bl	1a0007e8 <_sbrk_r>
1a006684:	3001      	adds	r0, #1
1a006686:	d0cf      	beq.n	1a006628 <_malloc_r+0x48>
1a006688:	6025      	str	r5, [r4, #0]
1a00668a:	e7db      	b.n	1a006644 <_malloc_r+0x64>
1a00668c:	10002d64 	.word	0x10002d64
1a006690:	10002d68 	.word	0x10002d68

1a006694 <iprintf>:
1a006694:	b40f      	push	{r0, r1, r2, r3}
1a006696:	4b0a      	ldr	r3, [pc, #40]	; (1a0066c0 <iprintf+0x2c>)
1a006698:	b513      	push	{r0, r1, r4, lr}
1a00669a:	681c      	ldr	r4, [r3, #0]
1a00669c:	b124      	cbz	r4, 1a0066a8 <iprintf+0x14>
1a00669e:	69a3      	ldr	r3, [r4, #24]
1a0066a0:	b913      	cbnz	r3, 1a0066a8 <iprintf+0x14>
1a0066a2:	4620      	mov	r0, r4
1a0066a4:	f7ff fe8c 	bl	1a0063c0 <__sinit>
1a0066a8:	ab05      	add	r3, sp, #20
1a0066aa:	9a04      	ldr	r2, [sp, #16]
1a0066ac:	68a1      	ldr	r1, [r4, #8]
1a0066ae:	9301      	str	r3, [sp, #4]
1a0066b0:	4620      	mov	r0, r4
1a0066b2:	f000 f9ff 	bl	1a006ab4 <_vfiprintf_r>
1a0066b6:	b002      	add	sp, #8
1a0066b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0066bc:	b004      	add	sp, #16
1a0066be:	4770      	bx	lr
1a0066c0:	10000084 	.word	0x10000084

1a0066c4 <_puts_r>:
1a0066c4:	b570      	push	{r4, r5, r6, lr}
1a0066c6:	460e      	mov	r6, r1
1a0066c8:	4605      	mov	r5, r0
1a0066ca:	b118      	cbz	r0, 1a0066d4 <_puts_r+0x10>
1a0066cc:	6983      	ldr	r3, [r0, #24]
1a0066ce:	b90b      	cbnz	r3, 1a0066d4 <_puts_r+0x10>
1a0066d0:	f7ff fe76 	bl	1a0063c0 <__sinit>
1a0066d4:	69ab      	ldr	r3, [r5, #24]
1a0066d6:	68ac      	ldr	r4, [r5, #8]
1a0066d8:	b913      	cbnz	r3, 1a0066e0 <_puts_r+0x1c>
1a0066da:	4628      	mov	r0, r5
1a0066dc:	f7ff fe70 	bl	1a0063c0 <__sinit>
1a0066e0:	4b23      	ldr	r3, [pc, #140]	; (1a006770 <_puts_r+0xac>)
1a0066e2:	429c      	cmp	r4, r3
1a0066e4:	d117      	bne.n	1a006716 <_puts_r+0x52>
1a0066e6:	686c      	ldr	r4, [r5, #4]
1a0066e8:	89a3      	ldrh	r3, [r4, #12]
1a0066ea:	071b      	lsls	r3, r3, #28
1a0066ec:	d51d      	bpl.n	1a00672a <_puts_r+0x66>
1a0066ee:	6923      	ldr	r3, [r4, #16]
1a0066f0:	b1db      	cbz	r3, 1a00672a <_puts_r+0x66>
1a0066f2:	3e01      	subs	r6, #1
1a0066f4:	68a3      	ldr	r3, [r4, #8]
1a0066f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a0066fa:	3b01      	subs	r3, #1
1a0066fc:	60a3      	str	r3, [r4, #8]
1a0066fe:	b9e9      	cbnz	r1, 1a00673c <_puts_r+0x78>
1a006700:	2b00      	cmp	r3, #0
1a006702:	da2e      	bge.n	1a006762 <_puts_r+0x9e>
1a006704:	4622      	mov	r2, r4
1a006706:	210a      	movs	r1, #10
1a006708:	4628      	mov	r0, r5
1a00670a:	f000 f883 	bl	1a006814 <__swbuf_r>
1a00670e:	3001      	adds	r0, #1
1a006710:	d011      	beq.n	1a006736 <_puts_r+0x72>
1a006712:	200a      	movs	r0, #10
1a006714:	e011      	b.n	1a00673a <_puts_r+0x76>
1a006716:	4b17      	ldr	r3, [pc, #92]	; (1a006774 <_puts_r+0xb0>)
1a006718:	429c      	cmp	r4, r3
1a00671a:	d101      	bne.n	1a006720 <_puts_r+0x5c>
1a00671c:	68ac      	ldr	r4, [r5, #8]
1a00671e:	e7e3      	b.n	1a0066e8 <_puts_r+0x24>
1a006720:	4b15      	ldr	r3, [pc, #84]	; (1a006778 <_puts_r+0xb4>)
1a006722:	429c      	cmp	r4, r3
1a006724:	bf08      	it	eq
1a006726:	68ec      	ldreq	r4, [r5, #12]
1a006728:	e7de      	b.n	1a0066e8 <_puts_r+0x24>
1a00672a:	4621      	mov	r1, r4
1a00672c:	4628      	mov	r0, r5
1a00672e:	f000 f8c3 	bl	1a0068b8 <__swsetup_r>
1a006732:	2800      	cmp	r0, #0
1a006734:	d0dd      	beq.n	1a0066f2 <_puts_r+0x2e>
1a006736:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00673a:	bd70      	pop	{r4, r5, r6, pc}
1a00673c:	2b00      	cmp	r3, #0
1a00673e:	da04      	bge.n	1a00674a <_puts_r+0x86>
1a006740:	69a2      	ldr	r2, [r4, #24]
1a006742:	429a      	cmp	r2, r3
1a006744:	dc06      	bgt.n	1a006754 <_puts_r+0x90>
1a006746:	290a      	cmp	r1, #10
1a006748:	d004      	beq.n	1a006754 <_puts_r+0x90>
1a00674a:	6823      	ldr	r3, [r4, #0]
1a00674c:	1c5a      	adds	r2, r3, #1
1a00674e:	6022      	str	r2, [r4, #0]
1a006750:	7019      	strb	r1, [r3, #0]
1a006752:	e7cf      	b.n	1a0066f4 <_puts_r+0x30>
1a006754:	4622      	mov	r2, r4
1a006756:	4628      	mov	r0, r5
1a006758:	f000 f85c 	bl	1a006814 <__swbuf_r>
1a00675c:	3001      	adds	r0, #1
1a00675e:	d1c9      	bne.n	1a0066f4 <_puts_r+0x30>
1a006760:	e7e9      	b.n	1a006736 <_puts_r+0x72>
1a006762:	6823      	ldr	r3, [r4, #0]
1a006764:	200a      	movs	r0, #10
1a006766:	1c5a      	adds	r2, r3, #1
1a006768:	6022      	str	r2, [r4, #0]
1a00676a:	7018      	strb	r0, [r3, #0]
1a00676c:	e7e5      	b.n	1a00673a <_puts_r+0x76>
1a00676e:	bf00      	nop
1a006770:	1a0075a8 	.word	0x1a0075a8
1a006774:	1a0075c8 	.word	0x1a0075c8
1a006778:	1a007588 	.word	0x1a007588

1a00677c <puts>:
1a00677c:	4b02      	ldr	r3, [pc, #8]	; (1a006788 <puts+0xc>)
1a00677e:	4601      	mov	r1, r0
1a006780:	6818      	ldr	r0, [r3, #0]
1a006782:	f7ff bf9f 	b.w	1a0066c4 <_puts_r>
1a006786:	bf00      	nop
1a006788:	10000084 	.word	0x10000084

1a00678c <__sread>:
1a00678c:	b510      	push	{r4, lr}
1a00678e:	460c      	mov	r4, r1
1a006790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a006794:	f7f9 ffec 	bl	1a000770 <_read_r>
1a006798:	2800      	cmp	r0, #0
1a00679a:	bfab      	itete	ge
1a00679c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00679e:	89a3      	ldrhlt	r3, [r4, #12]
1a0067a0:	181b      	addge	r3, r3, r0
1a0067a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a0067a6:	bfac      	ite	ge
1a0067a8:	6563      	strge	r3, [r4, #84]	; 0x54
1a0067aa:	81a3      	strhlt	r3, [r4, #12]
1a0067ac:	bd10      	pop	{r4, pc}

1a0067ae <__swrite>:
1a0067ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0067b2:	461f      	mov	r7, r3
1a0067b4:	898b      	ldrh	r3, [r1, #12]
1a0067b6:	05db      	lsls	r3, r3, #23
1a0067b8:	4605      	mov	r5, r0
1a0067ba:	460c      	mov	r4, r1
1a0067bc:	4616      	mov	r6, r2
1a0067be:	d505      	bpl.n	1a0067cc <__swrite+0x1e>
1a0067c0:	2302      	movs	r3, #2
1a0067c2:	2200      	movs	r2, #0
1a0067c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0067c8:	f7f9 ffcd 	bl	1a000766 <_lseek_r>
1a0067cc:	89a3      	ldrh	r3, [r4, #12]
1a0067ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0067d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a0067d6:	81a3      	strh	r3, [r4, #12]
1a0067d8:	4632      	mov	r2, r6
1a0067da:	463b      	mov	r3, r7
1a0067dc:	4628      	mov	r0, r5
1a0067de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a0067e2:	f7f9 bfec 	b.w	1a0007be <_write_r>

1a0067e6 <__sseek>:
1a0067e6:	b510      	push	{r4, lr}
1a0067e8:	460c      	mov	r4, r1
1a0067ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0067ee:	f7f9 ffba 	bl	1a000766 <_lseek_r>
1a0067f2:	1c43      	adds	r3, r0, #1
1a0067f4:	89a3      	ldrh	r3, [r4, #12]
1a0067f6:	bf15      	itete	ne
1a0067f8:	6560      	strne	r0, [r4, #84]	; 0x54
1a0067fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0067fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a006802:	81a3      	strheq	r3, [r4, #12]
1a006804:	bf18      	it	ne
1a006806:	81a3      	strhne	r3, [r4, #12]
1a006808:	bd10      	pop	{r4, pc}

1a00680a <__sclose>:
1a00680a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00680e:	f7f9 bf97 	b.w	1a000740 <_close_r>
1a006812:	Address 0x000000001a006812 is out of bounds.


1a006814 <__swbuf_r>:
1a006814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a006816:	460e      	mov	r6, r1
1a006818:	4614      	mov	r4, r2
1a00681a:	4605      	mov	r5, r0
1a00681c:	b118      	cbz	r0, 1a006826 <__swbuf_r+0x12>
1a00681e:	6983      	ldr	r3, [r0, #24]
1a006820:	b90b      	cbnz	r3, 1a006826 <__swbuf_r+0x12>
1a006822:	f7ff fdcd 	bl	1a0063c0 <__sinit>
1a006826:	4b21      	ldr	r3, [pc, #132]	; (1a0068ac <__swbuf_r+0x98>)
1a006828:	429c      	cmp	r4, r3
1a00682a:	d12a      	bne.n	1a006882 <__swbuf_r+0x6e>
1a00682c:	686c      	ldr	r4, [r5, #4]
1a00682e:	69a3      	ldr	r3, [r4, #24]
1a006830:	60a3      	str	r3, [r4, #8]
1a006832:	89a3      	ldrh	r3, [r4, #12]
1a006834:	071a      	lsls	r2, r3, #28
1a006836:	d52e      	bpl.n	1a006896 <__swbuf_r+0x82>
1a006838:	6923      	ldr	r3, [r4, #16]
1a00683a:	b363      	cbz	r3, 1a006896 <__swbuf_r+0x82>
1a00683c:	6923      	ldr	r3, [r4, #16]
1a00683e:	6820      	ldr	r0, [r4, #0]
1a006840:	1ac0      	subs	r0, r0, r3
1a006842:	6963      	ldr	r3, [r4, #20]
1a006844:	b2f6      	uxtb	r6, r6
1a006846:	4283      	cmp	r3, r0
1a006848:	4637      	mov	r7, r6
1a00684a:	dc04      	bgt.n	1a006856 <__swbuf_r+0x42>
1a00684c:	4621      	mov	r1, r4
1a00684e:	4628      	mov	r0, r5
1a006850:	f7ff fd3a 	bl	1a0062c8 <_fflush_r>
1a006854:	bb28      	cbnz	r0, 1a0068a2 <__swbuf_r+0x8e>
1a006856:	68a3      	ldr	r3, [r4, #8]
1a006858:	3b01      	subs	r3, #1
1a00685a:	60a3      	str	r3, [r4, #8]
1a00685c:	6823      	ldr	r3, [r4, #0]
1a00685e:	1c5a      	adds	r2, r3, #1
1a006860:	6022      	str	r2, [r4, #0]
1a006862:	701e      	strb	r6, [r3, #0]
1a006864:	6963      	ldr	r3, [r4, #20]
1a006866:	3001      	adds	r0, #1
1a006868:	4283      	cmp	r3, r0
1a00686a:	d004      	beq.n	1a006876 <__swbuf_r+0x62>
1a00686c:	89a3      	ldrh	r3, [r4, #12]
1a00686e:	07db      	lsls	r3, r3, #31
1a006870:	d519      	bpl.n	1a0068a6 <__swbuf_r+0x92>
1a006872:	2e0a      	cmp	r6, #10
1a006874:	d117      	bne.n	1a0068a6 <__swbuf_r+0x92>
1a006876:	4621      	mov	r1, r4
1a006878:	4628      	mov	r0, r5
1a00687a:	f7ff fd25 	bl	1a0062c8 <_fflush_r>
1a00687e:	b190      	cbz	r0, 1a0068a6 <__swbuf_r+0x92>
1a006880:	e00f      	b.n	1a0068a2 <__swbuf_r+0x8e>
1a006882:	4b0b      	ldr	r3, [pc, #44]	; (1a0068b0 <__swbuf_r+0x9c>)
1a006884:	429c      	cmp	r4, r3
1a006886:	d101      	bne.n	1a00688c <__swbuf_r+0x78>
1a006888:	68ac      	ldr	r4, [r5, #8]
1a00688a:	e7d0      	b.n	1a00682e <__swbuf_r+0x1a>
1a00688c:	4b09      	ldr	r3, [pc, #36]	; (1a0068b4 <__swbuf_r+0xa0>)
1a00688e:	429c      	cmp	r4, r3
1a006890:	bf08      	it	eq
1a006892:	68ec      	ldreq	r4, [r5, #12]
1a006894:	e7cb      	b.n	1a00682e <__swbuf_r+0x1a>
1a006896:	4621      	mov	r1, r4
1a006898:	4628      	mov	r0, r5
1a00689a:	f000 f80d 	bl	1a0068b8 <__swsetup_r>
1a00689e:	2800      	cmp	r0, #0
1a0068a0:	d0cc      	beq.n	1a00683c <__swbuf_r+0x28>
1a0068a2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a0068a6:	4638      	mov	r0, r7
1a0068a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0068aa:	bf00      	nop
1a0068ac:	1a0075a8 	.word	0x1a0075a8
1a0068b0:	1a0075c8 	.word	0x1a0075c8
1a0068b4:	1a007588 	.word	0x1a007588

1a0068b8 <__swsetup_r>:
1a0068b8:	4b32      	ldr	r3, [pc, #200]	; (1a006984 <__swsetup_r+0xcc>)
1a0068ba:	b570      	push	{r4, r5, r6, lr}
1a0068bc:	681d      	ldr	r5, [r3, #0]
1a0068be:	4606      	mov	r6, r0
1a0068c0:	460c      	mov	r4, r1
1a0068c2:	b125      	cbz	r5, 1a0068ce <__swsetup_r+0x16>
1a0068c4:	69ab      	ldr	r3, [r5, #24]
1a0068c6:	b913      	cbnz	r3, 1a0068ce <__swsetup_r+0x16>
1a0068c8:	4628      	mov	r0, r5
1a0068ca:	f7ff fd79 	bl	1a0063c0 <__sinit>
1a0068ce:	4b2e      	ldr	r3, [pc, #184]	; (1a006988 <__swsetup_r+0xd0>)
1a0068d0:	429c      	cmp	r4, r3
1a0068d2:	d10f      	bne.n	1a0068f4 <__swsetup_r+0x3c>
1a0068d4:	686c      	ldr	r4, [r5, #4]
1a0068d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0068da:	b29a      	uxth	r2, r3
1a0068dc:	0715      	lsls	r5, r2, #28
1a0068de:	d42c      	bmi.n	1a00693a <__swsetup_r+0x82>
1a0068e0:	06d0      	lsls	r0, r2, #27
1a0068e2:	d411      	bmi.n	1a006908 <__swsetup_r+0x50>
1a0068e4:	2209      	movs	r2, #9
1a0068e6:	6032      	str	r2, [r6, #0]
1a0068e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0068ec:	81a3      	strh	r3, [r4, #12]
1a0068ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0068f2:	e03e      	b.n	1a006972 <__swsetup_r+0xba>
1a0068f4:	4b25      	ldr	r3, [pc, #148]	; (1a00698c <__swsetup_r+0xd4>)
1a0068f6:	429c      	cmp	r4, r3
1a0068f8:	d101      	bne.n	1a0068fe <__swsetup_r+0x46>
1a0068fa:	68ac      	ldr	r4, [r5, #8]
1a0068fc:	e7eb      	b.n	1a0068d6 <__swsetup_r+0x1e>
1a0068fe:	4b24      	ldr	r3, [pc, #144]	; (1a006990 <__swsetup_r+0xd8>)
1a006900:	429c      	cmp	r4, r3
1a006902:	bf08      	it	eq
1a006904:	68ec      	ldreq	r4, [r5, #12]
1a006906:	e7e6      	b.n	1a0068d6 <__swsetup_r+0x1e>
1a006908:	0751      	lsls	r1, r2, #29
1a00690a:	d512      	bpl.n	1a006932 <__swsetup_r+0x7a>
1a00690c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00690e:	b141      	cbz	r1, 1a006922 <__swsetup_r+0x6a>
1a006910:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a006914:	4299      	cmp	r1, r3
1a006916:	d002      	beq.n	1a00691e <__swsetup_r+0x66>
1a006918:	4630      	mov	r0, r6
1a00691a:	f7ff fe13 	bl	1a006544 <_free_r>
1a00691e:	2300      	movs	r3, #0
1a006920:	6363      	str	r3, [r4, #52]	; 0x34
1a006922:	89a3      	ldrh	r3, [r4, #12]
1a006924:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a006928:	81a3      	strh	r3, [r4, #12]
1a00692a:	2300      	movs	r3, #0
1a00692c:	6063      	str	r3, [r4, #4]
1a00692e:	6923      	ldr	r3, [r4, #16]
1a006930:	6023      	str	r3, [r4, #0]
1a006932:	89a3      	ldrh	r3, [r4, #12]
1a006934:	f043 0308 	orr.w	r3, r3, #8
1a006938:	81a3      	strh	r3, [r4, #12]
1a00693a:	6923      	ldr	r3, [r4, #16]
1a00693c:	b94b      	cbnz	r3, 1a006952 <__swsetup_r+0x9a>
1a00693e:	89a3      	ldrh	r3, [r4, #12]
1a006940:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a006944:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a006948:	d003      	beq.n	1a006952 <__swsetup_r+0x9a>
1a00694a:	4621      	mov	r1, r4
1a00694c:	4630      	mov	r0, r6
1a00694e:	f000 f845 	bl	1a0069dc <__smakebuf_r>
1a006952:	89a2      	ldrh	r2, [r4, #12]
1a006954:	f012 0301 	ands.w	r3, r2, #1
1a006958:	d00c      	beq.n	1a006974 <__swsetup_r+0xbc>
1a00695a:	2300      	movs	r3, #0
1a00695c:	60a3      	str	r3, [r4, #8]
1a00695e:	6963      	ldr	r3, [r4, #20]
1a006960:	425b      	negs	r3, r3
1a006962:	61a3      	str	r3, [r4, #24]
1a006964:	6923      	ldr	r3, [r4, #16]
1a006966:	b953      	cbnz	r3, 1a00697e <__swsetup_r+0xc6>
1a006968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00696c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a006970:	d1ba      	bne.n	1a0068e8 <__swsetup_r+0x30>
1a006972:	bd70      	pop	{r4, r5, r6, pc}
1a006974:	0792      	lsls	r2, r2, #30
1a006976:	bf58      	it	pl
1a006978:	6963      	ldrpl	r3, [r4, #20]
1a00697a:	60a3      	str	r3, [r4, #8]
1a00697c:	e7f2      	b.n	1a006964 <__swsetup_r+0xac>
1a00697e:	2000      	movs	r0, #0
1a006980:	e7f7      	b.n	1a006972 <__swsetup_r+0xba>
1a006982:	bf00      	nop
1a006984:	10000084 	.word	0x10000084
1a006988:	1a0075a8 	.word	0x1a0075a8
1a00698c:	1a0075c8 	.word	0x1a0075c8
1a006990:	1a007588 	.word	0x1a007588

1a006994 <__swhatbuf_r>:
1a006994:	b570      	push	{r4, r5, r6, lr}
1a006996:	460e      	mov	r6, r1
1a006998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00699c:	2900      	cmp	r1, #0
1a00699e:	b096      	sub	sp, #88	; 0x58
1a0069a0:	4614      	mov	r4, r2
1a0069a2:	461d      	mov	r5, r3
1a0069a4:	da07      	bge.n	1a0069b6 <__swhatbuf_r+0x22>
1a0069a6:	2300      	movs	r3, #0
1a0069a8:	602b      	str	r3, [r5, #0]
1a0069aa:	89b3      	ldrh	r3, [r6, #12]
1a0069ac:	061a      	lsls	r2, r3, #24
1a0069ae:	d410      	bmi.n	1a0069d2 <__swhatbuf_r+0x3e>
1a0069b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0069b4:	e00e      	b.n	1a0069d4 <__swhatbuf_r+0x40>
1a0069b6:	466a      	mov	r2, sp
1a0069b8:	f7f9 fec7 	bl	1a00074a <_fstat_r>
1a0069bc:	2800      	cmp	r0, #0
1a0069be:	dbf2      	blt.n	1a0069a6 <__swhatbuf_r+0x12>
1a0069c0:	9a01      	ldr	r2, [sp, #4]
1a0069c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0069c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0069ca:	425a      	negs	r2, r3
1a0069cc:	415a      	adcs	r2, r3
1a0069ce:	602a      	str	r2, [r5, #0]
1a0069d0:	e7ee      	b.n	1a0069b0 <__swhatbuf_r+0x1c>
1a0069d2:	2340      	movs	r3, #64	; 0x40
1a0069d4:	2000      	movs	r0, #0
1a0069d6:	6023      	str	r3, [r4, #0]
1a0069d8:	b016      	add	sp, #88	; 0x58
1a0069da:	bd70      	pop	{r4, r5, r6, pc}

1a0069dc <__smakebuf_r>:
1a0069dc:	898b      	ldrh	r3, [r1, #12]
1a0069de:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0069e0:	079d      	lsls	r5, r3, #30
1a0069e2:	4606      	mov	r6, r0
1a0069e4:	460c      	mov	r4, r1
1a0069e6:	d507      	bpl.n	1a0069f8 <__smakebuf_r+0x1c>
1a0069e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0069ec:	6023      	str	r3, [r4, #0]
1a0069ee:	6123      	str	r3, [r4, #16]
1a0069f0:	2301      	movs	r3, #1
1a0069f2:	6163      	str	r3, [r4, #20]
1a0069f4:	b002      	add	sp, #8
1a0069f6:	bd70      	pop	{r4, r5, r6, pc}
1a0069f8:	ab01      	add	r3, sp, #4
1a0069fa:	466a      	mov	r2, sp
1a0069fc:	f7ff ffca 	bl	1a006994 <__swhatbuf_r>
1a006a00:	9900      	ldr	r1, [sp, #0]
1a006a02:	4605      	mov	r5, r0
1a006a04:	4630      	mov	r0, r6
1a006a06:	f7ff fdeb 	bl	1a0065e0 <_malloc_r>
1a006a0a:	b948      	cbnz	r0, 1a006a20 <__smakebuf_r+0x44>
1a006a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a006a10:	059a      	lsls	r2, r3, #22
1a006a12:	d4ef      	bmi.n	1a0069f4 <__smakebuf_r+0x18>
1a006a14:	f023 0303 	bic.w	r3, r3, #3
1a006a18:	f043 0302 	orr.w	r3, r3, #2
1a006a1c:	81a3      	strh	r3, [r4, #12]
1a006a1e:	e7e3      	b.n	1a0069e8 <__smakebuf_r+0xc>
1a006a20:	4b0d      	ldr	r3, [pc, #52]	; (1a006a58 <__smakebuf_r+0x7c>)
1a006a22:	62b3      	str	r3, [r6, #40]	; 0x28
1a006a24:	89a3      	ldrh	r3, [r4, #12]
1a006a26:	6020      	str	r0, [r4, #0]
1a006a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a006a2c:	81a3      	strh	r3, [r4, #12]
1a006a2e:	9b00      	ldr	r3, [sp, #0]
1a006a30:	6163      	str	r3, [r4, #20]
1a006a32:	9b01      	ldr	r3, [sp, #4]
1a006a34:	6120      	str	r0, [r4, #16]
1a006a36:	b15b      	cbz	r3, 1a006a50 <__smakebuf_r+0x74>
1a006a38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a006a3c:	4630      	mov	r0, r6
1a006a3e:	f7f9 fe89 	bl	1a000754 <_isatty_r>
1a006a42:	b128      	cbz	r0, 1a006a50 <__smakebuf_r+0x74>
1a006a44:	89a3      	ldrh	r3, [r4, #12]
1a006a46:	f023 0303 	bic.w	r3, r3, #3
1a006a4a:	f043 0301 	orr.w	r3, r3, #1
1a006a4e:	81a3      	strh	r3, [r4, #12]
1a006a50:	89a3      	ldrh	r3, [r4, #12]
1a006a52:	431d      	orrs	r5, r3
1a006a54:	81a5      	strh	r5, [r4, #12]
1a006a56:	e7cd      	b.n	1a0069f4 <__smakebuf_r+0x18>
1a006a58:	1a006389 	.word	0x1a006389

1a006a5c <__malloc_lock>:
1a006a5c:	4770      	bx	lr

1a006a5e <__malloc_unlock>:
1a006a5e:	4770      	bx	lr

1a006a60 <__sfputc_r>:
1a006a60:	6893      	ldr	r3, [r2, #8]
1a006a62:	3b01      	subs	r3, #1
1a006a64:	2b00      	cmp	r3, #0
1a006a66:	b410      	push	{r4}
1a006a68:	6093      	str	r3, [r2, #8]
1a006a6a:	da08      	bge.n	1a006a7e <__sfputc_r+0x1e>
1a006a6c:	6994      	ldr	r4, [r2, #24]
1a006a6e:	42a3      	cmp	r3, r4
1a006a70:	db01      	blt.n	1a006a76 <__sfputc_r+0x16>
1a006a72:	290a      	cmp	r1, #10
1a006a74:	d103      	bne.n	1a006a7e <__sfputc_r+0x1e>
1a006a76:	f85d 4b04 	ldr.w	r4, [sp], #4
1a006a7a:	f7ff becb 	b.w	1a006814 <__swbuf_r>
1a006a7e:	6813      	ldr	r3, [r2, #0]
1a006a80:	1c58      	adds	r0, r3, #1
1a006a82:	6010      	str	r0, [r2, #0]
1a006a84:	7019      	strb	r1, [r3, #0]
1a006a86:	4608      	mov	r0, r1
1a006a88:	f85d 4b04 	ldr.w	r4, [sp], #4
1a006a8c:	4770      	bx	lr

1a006a8e <__sfputs_r>:
1a006a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a006a90:	4606      	mov	r6, r0
1a006a92:	460f      	mov	r7, r1
1a006a94:	4614      	mov	r4, r2
1a006a96:	18d5      	adds	r5, r2, r3
1a006a98:	42ac      	cmp	r4, r5
1a006a9a:	d101      	bne.n	1a006aa0 <__sfputs_r+0x12>
1a006a9c:	2000      	movs	r0, #0
1a006a9e:	e007      	b.n	1a006ab0 <__sfputs_r+0x22>
1a006aa0:	463a      	mov	r2, r7
1a006aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
1a006aa6:	4630      	mov	r0, r6
1a006aa8:	f7ff ffda 	bl	1a006a60 <__sfputc_r>
1a006aac:	1c43      	adds	r3, r0, #1
1a006aae:	d1f3      	bne.n	1a006a98 <__sfputs_r+0xa>
1a006ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a006ab2:	Address 0x000000001a006ab2 is out of bounds.


1a006ab4 <_vfiprintf_r>:
1a006ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a006ab8:	460c      	mov	r4, r1
1a006aba:	b09d      	sub	sp, #116	; 0x74
1a006abc:	4617      	mov	r7, r2
1a006abe:	461d      	mov	r5, r3
1a006ac0:	4606      	mov	r6, r0
1a006ac2:	b118      	cbz	r0, 1a006acc <_vfiprintf_r+0x18>
1a006ac4:	6983      	ldr	r3, [r0, #24]
1a006ac6:	b90b      	cbnz	r3, 1a006acc <_vfiprintf_r+0x18>
1a006ac8:	f7ff fc7a 	bl	1a0063c0 <__sinit>
1a006acc:	4b7c      	ldr	r3, [pc, #496]	; (1a006cc0 <_vfiprintf_r+0x20c>)
1a006ace:	429c      	cmp	r4, r3
1a006ad0:	d158      	bne.n	1a006b84 <_vfiprintf_r+0xd0>
1a006ad2:	6874      	ldr	r4, [r6, #4]
1a006ad4:	89a3      	ldrh	r3, [r4, #12]
1a006ad6:	0718      	lsls	r0, r3, #28
1a006ad8:	d55e      	bpl.n	1a006b98 <_vfiprintf_r+0xe4>
1a006ada:	6923      	ldr	r3, [r4, #16]
1a006adc:	2b00      	cmp	r3, #0
1a006ade:	d05b      	beq.n	1a006b98 <_vfiprintf_r+0xe4>
1a006ae0:	2300      	movs	r3, #0
1a006ae2:	9309      	str	r3, [sp, #36]	; 0x24
1a006ae4:	2320      	movs	r3, #32
1a006ae6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a006aea:	2330      	movs	r3, #48	; 0x30
1a006aec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a006af0:	9503      	str	r5, [sp, #12]
1a006af2:	f04f 0b01 	mov.w	fp, #1
1a006af6:	46b8      	mov	r8, r7
1a006af8:	4645      	mov	r5, r8
1a006afa:	f815 3b01 	ldrb.w	r3, [r5], #1
1a006afe:	b10b      	cbz	r3, 1a006b04 <_vfiprintf_r+0x50>
1a006b00:	2b25      	cmp	r3, #37	; 0x25
1a006b02:	d154      	bne.n	1a006bae <_vfiprintf_r+0xfa>
1a006b04:	ebb8 0a07 	subs.w	sl, r8, r7
1a006b08:	d00b      	beq.n	1a006b22 <_vfiprintf_r+0x6e>
1a006b0a:	4653      	mov	r3, sl
1a006b0c:	463a      	mov	r2, r7
1a006b0e:	4621      	mov	r1, r4
1a006b10:	4630      	mov	r0, r6
1a006b12:	f7ff ffbc 	bl	1a006a8e <__sfputs_r>
1a006b16:	3001      	adds	r0, #1
1a006b18:	f000 80c2 	beq.w	1a006ca0 <_vfiprintf_r+0x1ec>
1a006b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a006b1e:	4453      	add	r3, sl
1a006b20:	9309      	str	r3, [sp, #36]	; 0x24
1a006b22:	f898 3000 	ldrb.w	r3, [r8]
1a006b26:	2b00      	cmp	r3, #0
1a006b28:	f000 80ba 	beq.w	1a006ca0 <_vfiprintf_r+0x1ec>
1a006b2c:	2300      	movs	r3, #0
1a006b2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a006b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a006b36:	9304      	str	r3, [sp, #16]
1a006b38:	9307      	str	r3, [sp, #28]
1a006b3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a006b3e:	931a      	str	r3, [sp, #104]	; 0x68
1a006b40:	46a8      	mov	r8, r5
1a006b42:	2205      	movs	r2, #5
1a006b44:	f818 1b01 	ldrb.w	r1, [r8], #1
1a006b48:	485e      	ldr	r0, [pc, #376]	; (1a006cc4 <_vfiprintf_r+0x210>)
1a006b4a:	f000 fa51 	bl	1a006ff0 <memchr>
1a006b4e:	9b04      	ldr	r3, [sp, #16]
1a006b50:	bb78      	cbnz	r0, 1a006bb2 <_vfiprintf_r+0xfe>
1a006b52:	06d9      	lsls	r1, r3, #27
1a006b54:	bf44      	itt	mi
1a006b56:	2220      	movmi	r2, #32
1a006b58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a006b5c:	071a      	lsls	r2, r3, #28
1a006b5e:	bf44      	itt	mi
1a006b60:	222b      	movmi	r2, #43	; 0x2b
1a006b62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a006b66:	782a      	ldrb	r2, [r5, #0]
1a006b68:	2a2a      	cmp	r2, #42	; 0x2a
1a006b6a:	d02a      	beq.n	1a006bc2 <_vfiprintf_r+0x10e>
1a006b6c:	9a07      	ldr	r2, [sp, #28]
1a006b6e:	46a8      	mov	r8, r5
1a006b70:	2000      	movs	r0, #0
1a006b72:	250a      	movs	r5, #10
1a006b74:	4641      	mov	r1, r8
1a006b76:	f811 3b01 	ldrb.w	r3, [r1], #1
1a006b7a:	3b30      	subs	r3, #48	; 0x30
1a006b7c:	2b09      	cmp	r3, #9
1a006b7e:	d969      	bls.n	1a006c54 <_vfiprintf_r+0x1a0>
1a006b80:	b360      	cbz	r0, 1a006bdc <_vfiprintf_r+0x128>
1a006b82:	e024      	b.n	1a006bce <_vfiprintf_r+0x11a>
1a006b84:	4b50      	ldr	r3, [pc, #320]	; (1a006cc8 <_vfiprintf_r+0x214>)
1a006b86:	429c      	cmp	r4, r3
1a006b88:	d101      	bne.n	1a006b8e <_vfiprintf_r+0xda>
1a006b8a:	68b4      	ldr	r4, [r6, #8]
1a006b8c:	e7a2      	b.n	1a006ad4 <_vfiprintf_r+0x20>
1a006b8e:	4b4f      	ldr	r3, [pc, #316]	; (1a006ccc <_vfiprintf_r+0x218>)
1a006b90:	429c      	cmp	r4, r3
1a006b92:	bf08      	it	eq
1a006b94:	68f4      	ldreq	r4, [r6, #12]
1a006b96:	e79d      	b.n	1a006ad4 <_vfiprintf_r+0x20>
1a006b98:	4621      	mov	r1, r4
1a006b9a:	4630      	mov	r0, r6
1a006b9c:	f7ff fe8c 	bl	1a0068b8 <__swsetup_r>
1a006ba0:	2800      	cmp	r0, #0
1a006ba2:	d09d      	beq.n	1a006ae0 <_vfiprintf_r+0x2c>
1a006ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a006ba8:	b01d      	add	sp, #116	; 0x74
1a006baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a006bae:	46a8      	mov	r8, r5
1a006bb0:	e7a2      	b.n	1a006af8 <_vfiprintf_r+0x44>
1a006bb2:	4a44      	ldr	r2, [pc, #272]	; (1a006cc4 <_vfiprintf_r+0x210>)
1a006bb4:	1a80      	subs	r0, r0, r2
1a006bb6:	fa0b f000 	lsl.w	r0, fp, r0
1a006bba:	4318      	orrs	r0, r3
1a006bbc:	9004      	str	r0, [sp, #16]
1a006bbe:	4645      	mov	r5, r8
1a006bc0:	e7be      	b.n	1a006b40 <_vfiprintf_r+0x8c>
1a006bc2:	9a03      	ldr	r2, [sp, #12]
1a006bc4:	1d11      	adds	r1, r2, #4
1a006bc6:	6812      	ldr	r2, [r2, #0]
1a006bc8:	9103      	str	r1, [sp, #12]
1a006bca:	2a00      	cmp	r2, #0
1a006bcc:	db01      	blt.n	1a006bd2 <_vfiprintf_r+0x11e>
1a006bce:	9207      	str	r2, [sp, #28]
1a006bd0:	e004      	b.n	1a006bdc <_vfiprintf_r+0x128>
1a006bd2:	4252      	negs	r2, r2
1a006bd4:	f043 0302 	orr.w	r3, r3, #2
1a006bd8:	9207      	str	r2, [sp, #28]
1a006bda:	9304      	str	r3, [sp, #16]
1a006bdc:	f898 3000 	ldrb.w	r3, [r8]
1a006be0:	2b2e      	cmp	r3, #46	; 0x2e
1a006be2:	d10e      	bne.n	1a006c02 <_vfiprintf_r+0x14e>
1a006be4:	f898 3001 	ldrb.w	r3, [r8, #1]
1a006be8:	2b2a      	cmp	r3, #42	; 0x2a
1a006bea:	d138      	bne.n	1a006c5e <_vfiprintf_r+0x1aa>
1a006bec:	9b03      	ldr	r3, [sp, #12]
1a006bee:	1d1a      	adds	r2, r3, #4
1a006bf0:	681b      	ldr	r3, [r3, #0]
1a006bf2:	9203      	str	r2, [sp, #12]
1a006bf4:	2b00      	cmp	r3, #0
1a006bf6:	bfb8      	it	lt
1a006bf8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a006bfc:	f108 0802 	add.w	r8, r8, #2
1a006c00:	9305      	str	r3, [sp, #20]
1a006c02:	4d33      	ldr	r5, [pc, #204]	; (1a006cd0 <_vfiprintf_r+0x21c>)
1a006c04:	f898 1000 	ldrb.w	r1, [r8]
1a006c08:	2203      	movs	r2, #3
1a006c0a:	4628      	mov	r0, r5
1a006c0c:	f000 f9f0 	bl	1a006ff0 <memchr>
1a006c10:	b140      	cbz	r0, 1a006c24 <_vfiprintf_r+0x170>
1a006c12:	2340      	movs	r3, #64	; 0x40
1a006c14:	1b40      	subs	r0, r0, r5
1a006c16:	fa03 f000 	lsl.w	r0, r3, r0
1a006c1a:	9b04      	ldr	r3, [sp, #16]
1a006c1c:	4303      	orrs	r3, r0
1a006c1e:	f108 0801 	add.w	r8, r8, #1
1a006c22:	9304      	str	r3, [sp, #16]
1a006c24:	f898 1000 	ldrb.w	r1, [r8]
1a006c28:	482a      	ldr	r0, [pc, #168]	; (1a006cd4 <_vfiprintf_r+0x220>)
1a006c2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a006c2e:	2206      	movs	r2, #6
1a006c30:	f108 0701 	add.w	r7, r8, #1
1a006c34:	f000 f9dc 	bl	1a006ff0 <memchr>
1a006c38:	2800      	cmp	r0, #0
1a006c3a:	d037      	beq.n	1a006cac <_vfiprintf_r+0x1f8>
1a006c3c:	4b26      	ldr	r3, [pc, #152]	; (1a006cd8 <_vfiprintf_r+0x224>)
1a006c3e:	bb1b      	cbnz	r3, 1a006c88 <_vfiprintf_r+0x1d4>
1a006c40:	9b03      	ldr	r3, [sp, #12]
1a006c42:	3307      	adds	r3, #7
1a006c44:	f023 0307 	bic.w	r3, r3, #7
1a006c48:	3308      	adds	r3, #8
1a006c4a:	9303      	str	r3, [sp, #12]
1a006c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a006c4e:	444b      	add	r3, r9
1a006c50:	9309      	str	r3, [sp, #36]	; 0x24
1a006c52:	e750      	b.n	1a006af6 <_vfiprintf_r+0x42>
1a006c54:	fb05 3202 	mla	r2, r5, r2, r3
1a006c58:	2001      	movs	r0, #1
1a006c5a:	4688      	mov	r8, r1
1a006c5c:	e78a      	b.n	1a006b74 <_vfiprintf_r+0xc0>
1a006c5e:	2300      	movs	r3, #0
1a006c60:	f108 0801 	add.w	r8, r8, #1
1a006c64:	9305      	str	r3, [sp, #20]
1a006c66:	4619      	mov	r1, r3
1a006c68:	250a      	movs	r5, #10
1a006c6a:	4640      	mov	r0, r8
1a006c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
1a006c70:	3a30      	subs	r2, #48	; 0x30
1a006c72:	2a09      	cmp	r2, #9
1a006c74:	d903      	bls.n	1a006c7e <_vfiprintf_r+0x1ca>
1a006c76:	2b00      	cmp	r3, #0
1a006c78:	d0c3      	beq.n	1a006c02 <_vfiprintf_r+0x14e>
1a006c7a:	9105      	str	r1, [sp, #20]
1a006c7c:	e7c1      	b.n	1a006c02 <_vfiprintf_r+0x14e>
1a006c7e:	fb05 2101 	mla	r1, r5, r1, r2
1a006c82:	2301      	movs	r3, #1
1a006c84:	4680      	mov	r8, r0
1a006c86:	e7f0      	b.n	1a006c6a <_vfiprintf_r+0x1b6>
1a006c88:	ab03      	add	r3, sp, #12
1a006c8a:	9300      	str	r3, [sp, #0]
1a006c8c:	4622      	mov	r2, r4
1a006c8e:	4b13      	ldr	r3, [pc, #76]	; (1a006cdc <_vfiprintf_r+0x228>)
1a006c90:	a904      	add	r1, sp, #16
1a006c92:	4630      	mov	r0, r6
1a006c94:	f3af 8000 	nop.w
1a006c98:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a006c9c:	4681      	mov	r9, r0
1a006c9e:	d1d5      	bne.n	1a006c4c <_vfiprintf_r+0x198>
1a006ca0:	89a3      	ldrh	r3, [r4, #12]
1a006ca2:	065b      	lsls	r3, r3, #25
1a006ca4:	f53f af7e 	bmi.w	1a006ba4 <_vfiprintf_r+0xf0>
1a006ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
1a006caa:	e77d      	b.n	1a006ba8 <_vfiprintf_r+0xf4>
1a006cac:	ab03      	add	r3, sp, #12
1a006cae:	9300      	str	r3, [sp, #0]
1a006cb0:	4622      	mov	r2, r4
1a006cb2:	4b0a      	ldr	r3, [pc, #40]	; (1a006cdc <_vfiprintf_r+0x228>)
1a006cb4:	a904      	add	r1, sp, #16
1a006cb6:	4630      	mov	r0, r6
1a006cb8:	f000 f888 	bl	1a006dcc <_printf_i>
1a006cbc:	e7ec      	b.n	1a006c98 <_vfiprintf_r+0x1e4>
1a006cbe:	bf00      	nop
1a006cc0:	1a0075a8 	.word	0x1a0075a8
1a006cc4:	1a0075ec 	.word	0x1a0075ec
1a006cc8:	1a0075c8 	.word	0x1a0075c8
1a006ccc:	1a007588 	.word	0x1a007588
1a006cd0:	1a0075f2 	.word	0x1a0075f2
1a006cd4:	1a0075f6 	.word	0x1a0075f6
1a006cd8:	00000000 	.word	0x00000000
1a006cdc:	1a006a8f 	.word	0x1a006a8f

1a006ce0 <_printf_common>:
1a006ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a006ce4:	4691      	mov	r9, r2
1a006ce6:	461f      	mov	r7, r3
1a006ce8:	688a      	ldr	r2, [r1, #8]
1a006cea:	690b      	ldr	r3, [r1, #16]
1a006cec:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a006cf0:	4293      	cmp	r3, r2
1a006cf2:	bfb8      	it	lt
1a006cf4:	4613      	movlt	r3, r2
1a006cf6:	f8c9 3000 	str.w	r3, [r9]
1a006cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a006cfe:	4606      	mov	r6, r0
1a006d00:	460c      	mov	r4, r1
1a006d02:	b112      	cbz	r2, 1a006d0a <_printf_common+0x2a>
1a006d04:	3301      	adds	r3, #1
1a006d06:	f8c9 3000 	str.w	r3, [r9]
1a006d0a:	6823      	ldr	r3, [r4, #0]
1a006d0c:	0699      	lsls	r1, r3, #26
1a006d0e:	bf42      	ittt	mi
1a006d10:	f8d9 3000 	ldrmi.w	r3, [r9]
1a006d14:	3302      	addmi	r3, #2
1a006d16:	f8c9 3000 	strmi.w	r3, [r9]
1a006d1a:	6825      	ldr	r5, [r4, #0]
1a006d1c:	f015 0506 	ands.w	r5, r5, #6
1a006d20:	d107      	bne.n	1a006d32 <_printf_common+0x52>
1a006d22:	f104 0a19 	add.w	sl, r4, #25
1a006d26:	68e3      	ldr	r3, [r4, #12]
1a006d28:	f8d9 2000 	ldr.w	r2, [r9]
1a006d2c:	1a9b      	subs	r3, r3, r2
1a006d2e:	42ab      	cmp	r3, r5
1a006d30:	dc28      	bgt.n	1a006d84 <_printf_common+0xa4>
1a006d32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a006d36:	6822      	ldr	r2, [r4, #0]
1a006d38:	3300      	adds	r3, #0
1a006d3a:	bf18      	it	ne
1a006d3c:	2301      	movne	r3, #1
1a006d3e:	0692      	lsls	r2, r2, #26
1a006d40:	d42d      	bmi.n	1a006d9e <_printf_common+0xbe>
1a006d42:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a006d46:	4639      	mov	r1, r7
1a006d48:	4630      	mov	r0, r6
1a006d4a:	47c0      	blx	r8
1a006d4c:	3001      	adds	r0, #1
1a006d4e:	d020      	beq.n	1a006d92 <_printf_common+0xb2>
1a006d50:	6823      	ldr	r3, [r4, #0]
1a006d52:	68e5      	ldr	r5, [r4, #12]
1a006d54:	f8d9 2000 	ldr.w	r2, [r9]
1a006d58:	f003 0306 	and.w	r3, r3, #6
1a006d5c:	2b04      	cmp	r3, #4
1a006d5e:	bf08      	it	eq
1a006d60:	1aad      	subeq	r5, r5, r2
1a006d62:	68a3      	ldr	r3, [r4, #8]
1a006d64:	6922      	ldr	r2, [r4, #16]
1a006d66:	bf0c      	ite	eq
1a006d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a006d6c:	2500      	movne	r5, #0
1a006d6e:	4293      	cmp	r3, r2
1a006d70:	bfc4      	itt	gt
1a006d72:	1a9b      	subgt	r3, r3, r2
1a006d74:	18ed      	addgt	r5, r5, r3
1a006d76:	f04f 0900 	mov.w	r9, #0
1a006d7a:	341a      	adds	r4, #26
1a006d7c:	454d      	cmp	r5, r9
1a006d7e:	d11a      	bne.n	1a006db6 <_printf_common+0xd6>
1a006d80:	2000      	movs	r0, #0
1a006d82:	e008      	b.n	1a006d96 <_printf_common+0xb6>
1a006d84:	2301      	movs	r3, #1
1a006d86:	4652      	mov	r2, sl
1a006d88:	4639      	mov	r1, r7
1a006d8a:	4630      	mov	r0, r6
1a006d8c:	47c0      	blx	r8
1a006d8e:	3001      	adds	r0, #1
1a006d90:	d103      	bne.n	1a006d9a <_printf_common+0xba>
1a006d92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a006d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a006d9a:	3501      	adds	r5, #1
1a006d9c:	e7c3      	b.n	1a006d26 <_printf_common+0x46>
1a006d9e:	18e1      	adds	r1, r4, r3
1a006da0:	1c5a      	adds	r2, r3, #1
1a006da2:	2030      	movs	r0, #48	; 0x30
1a006da4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a006da8:	4422      	add	r2, r4
1a006daa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a006dae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a006db2:	3302      	adds	r3, #2
1a006db4:	e7c5      	b.n	1a006d42 <_printf_common+0x62>
1a006db6:	2301      	movs	r3, #1
1a006db8:	4622      	mov	r2, r4
1a006dba:	4639      	mov	r1, r7
1a006dbc:	4630      	mov	r0, r6
1a006dbe:	47c0      	blx	r8
1a006dc0:	3001      	adds	r0, #1
1a006dc2:	d0e6      	beq.n	1a006d92 <_printf_common+0xb2>
1a006dc4:	f109 0901 	add.w	r9, r9, #1
1a006dc8:	e7d8      	b.n	1a006d7c <_printf_common+0x9c>
1a006dca:	Address 0x000000001a006dca is out of bounds.


1a006dcc <_printf_i>:
1a006dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a006dd0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a006dd4:	460c      	mov	r4, r1
1a006dd6:	7e09      	ldrb	r1, [r1, #24]
1a006dd8:	b085      	sub	sp, #20
1a006dda:	296e      	cmp	r1, #110	; 0x6e
1a006ddc:	4617      	mov	r7, r2
1a006dde:	4606      	mov	r6, r0
1a006de0:	4698      	mov	r8, r3
1a006de2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a006de4:	f000 80b3 	beq.w	1a006f4e <_printf_i+0x182>
1a006de8:	d822      	bhi.n	1a006e30 <_printf_i+0x64>
1a006dea:	2963      	cmp	r1, #99	; 0x63
1a006dec:	d036      	beq.n	1a006e5c <_printf_i+0x90>
1a006dee:	d80a      	bhi.n	1a006e06 <_printf_i+0x3a>
1a006df0:	2900      	cmp	r1, #0
1a006df2:	f000 80b9 	beq.w	1a006f68 <_printf_i+0x19c>
1a006df6:	2958      	cmp	r1, #88	; 0x58
1a006df8:	f000 8083 	beq.w	1a006f02 <_printf_i+0x136>
1a006dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a006e00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a006e04:	e032      	b.n	1a006e6c <_printf_i+0xa0>
1a006e06:	2964      	cmp	r1, #100	; 0x64
1a006e08:	d001      	beq.n	1a006e0e <_printf_i+0x42>
1a006e0a:	2969      	cmp	r1, #105	; 0x69
1a006e0c:	d1f6      	bne.n	1a006dfc <_printf_i+0x30>
1a006e0e:	6820      	ldr	r0, [r4, #0]
1a006e10:	6813      	ldr	r3, [r2, #0]
1a006e12:	0605      	lsls	r5, r0, #24
1a006e14:	f103 0104 	add.w	r1, r3, #4
1a006e18:	d52a      	bpl.n	1a006e70 <_printf_i+0xa4>
1a006e1a:	681b      	ldr	r3, [r3, #0]
1a006e1c:	6011      	str	r1, [r2, #0]
1a006e1e:	2b00      	cmp	r3, #0
1a006e20:	da03      	bge.n	1a006e2a <_printf_i+0x5e>
1a006e22:	222d      	movs	r2, #45	; 0x2d
1a006e24:	425b      	negs	r3, r3
1a006e26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a006e2a:	486f      	ldr	r0, [pc, #444]	; (1a006fe8 <_printf_i+0x21c>)
1a006e2c:	220a      	movs	r2, #10
1a006e2e:	e039      	b.n	1a006ea4 <_printf_i+0xd8>
1a006e30:	2973      	cmp	r1, #115	; 0x73
1a006e32:	f000 809d 	beq.w	1a006f70 <_printf_i+0x1a4>
1a006e36:	d808      	bhi.n	1a006e4a <_printf_i+0x7e>
1a006e38:	296f      	cmp	r1, #111	; 0x6f
1a006e3a:	d020      	beq.n	1a006e7e <_printf_i+0xb2>
1a006e3c:	2970      	cmp	r1, #112	; 0x70
1a006e3e:	d1dd      	bne.n	1a006dfc <_printf_i+0x30>
1a006e40:	6823      	ldr	r3, [r4, #0]
1a006e42:	f043 0320 	orr.w	r3, r3, #32
1a006e46:	6023      	str	r3, [r4, #0]
1a006e48:	e003      	b.n	1a006e52 <_printf_i+0x86>
1a006e4a:	2975      	cmp	r1, #117	; 0x75
1a006e4c:	d017      	beq.n	1a006e7e <_printf_i+0xb2>
1a006e4e:	2978      	cmp	r1, #120	; 0x78
1a006e50:	d1d4      	bne.n	1a006dfc <_printf_i+0x30>
1a006e52:	2378      	movs	r3, #120	; 0x78
1a006e54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a006e58:	4864      	ldr	r0, [pc, #400]	; (1a006fec <_printf_i+0x220>)
1a006e5a:	e055      	b.n	1a006f08 <_printf_i+0x13c>
1a006e5c:	6813      	ldr	r3, [r2, #0]
1a006e5e:	1d19      	adds	r1, r3, #4
1a006e60:	681b      	ldr	r3, [r3, #0]
1a006e62:	6011      	str	r1, [r2, #0]
1a006e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a006e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a006e6c:	2301      	movs	r3, #1
1a006e6e:	e08c      	b.n	1a006f8a <_printf_i+0x1be>
1a006e70:	681b      	ldr	r3, [r3, #0]
1a006e72:	6011      	str	r1, [r2, #0]
1a006e74:	f010 0f40 	tst.w	r0, #64	; 0x40
1a006e78:	bf18      	it	ne
1a006e7a:	b21b      	sxthne	r3, r3
1a006e7c:	e7cf      	b.n	1a006e1e <_printf_i+0x52>
1a006e7e:	6813      	ldr	r3, [r2, #0]
1a006e80:	6825      	ldr	r5, [r4, #0]
1a006e82:	1d18      	adds	r0, r3, #4
1a006e84:	6010      	str	r0, [r2, #0]
1a006e86:	0628      	lsls	r0, r5, #24
1a006e88:	d501      	bpl.n	1a006e8e <_printf_i+0xc2>
1a006e8a:	681b      	ldr	r3, [r3, #0]
1a006e8c:	e002      	b.n	1a006e94 <_printf_i+0xc8>
1a006e8e:	0668      	lsls	r0, r5, #25
1a006e90:	d5fb      	bpl.n	1a006e8a <_printf_i+0xbe>
1a006e92:	881b      	ldrh	r3, [r3, #0]
1a006e94:	4854      	ldr	r0, [pc, #336]	; (1a006fe8 <_printf_i+0x21c>)
1a006e96:	296f      	cmp	r1, #111	; 0x6f
1a006e98:	bf14      	ite	ne
1a006e9a:	220a      	movne	r2, #10
1a006e9c:	2208      	moveq	r2, #8
1a006e9e:	2100      	movs	r1, #0
1a006ea0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a006ea4:	6865      	ldr	r5, [r4, #4]
1a006ea6:	60a5      	str	r5, [r4, #8]
1a006ea8:	2d00      	cmp	r5, #0
1a006eaa:	f2c0 8095 	blt.w	1a006fd8 <_printf_i+0x20c>
1a006eae:	6821      	ldr	r1, [r4, #0]
1a006eb0:	f021 0104 	bic.w	r1, r1, #4
1a006eb4:	6021      	str	r1, [r4, #0]
1a006eb6:	2b00      	cmp	r3, #0
1a006eb8:	d13d      	bne.n	1a006f36 <_printf_i+0x16a>
1a006eba:	2d00      	cmp	r5, #0
1a006ebc:	f040 808e 	bne.w	1a006fdc <_printf_i+0x210>
1a006ec0:	4665      	mov	r5, ip
1a006ec2:	2a08      	cmp	r2, #8
1a006ec4:	d10b      	bne.n	1a006ede <_printf_i+0x112>
1a006ec6:	6823      	ldr	r3, [r4, #0]
1a006ec8:	07db      	lsls	r3, r3, #31
1a006eca:	d508      	bpl.n	1a006ede <_printf_i+0x112>
1a006ecc:	6923      	ldr	r3, [r4, #16]
1a006ece:	6862      	ldr	r2, [r4, #4]
1a006ed0:	429a      	cmp	r2, r3
1a006ed2:	bfde      	ittt	le
1a006ed4:	2330      	movle	r3, #48	; 0x30
1a006ed6:	f805 3c01 	strble.w	r3, [r5, #-1]
1a006eda:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a006ede:	ebac 0305 	sub.w	r3, ip, r5
1a006ee2:	6123      	str	r3, [r4, #16]
1a006ee4:	f8cd 8000 	str.w	r8, [sp]
1a006ee8:	463b      	mov	r3, r7
1a006eea:	aa03      	add	r2, sp, #12
1a006eec:	4621      	mov	r1, r4
1a006eee:	4630      	mov	r0, r6
1a006ef0:	f7ff fef6 	bl	1a006ce0 <_printf_common>
1a006ef4:	3001      	adds	r0, #1
1a006ef6:	d14d      	bne.n	1a006f94 <_printf_i+0x1c8>
1a006ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a006efc:	b005      	add	sp, #20
1a006efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a006f02:	4839      	ldr	r0, [pc, #228]	; (1a006fe8 <_printf_i+0x21c>)
1a006f04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a006f08:	6813      	ldr	r3, [r2, #0]
1a006f0a:	6821      	ldr	r1, [r4, #0]
1a006f0c:	1d1d      	adds	r5, r3, #4
1a006f0e:	681b      	ldr	r3, [r3, #0]
1a006f10:	6015      	str	r5, [r2, #0]
1a006f12:	060a      	lsls	r2, r1, #24
1a006f14:	d50b      	bpl.n	1a006f2e <_printf_i+0x162>
1a006f16:	07ca      	lsls	r2, r1, #31
1a006f18:	bf44      	itt	mi
1a006f1a:	f041 0120 	orrmi.w	r1, r1, #32
1a006f1e:	6021      	strmi	r1, [r4, #0]
1a006f20:	b91b      	cbnz	r3, 1a006f2a <_printf_i+0x15e>
1a006f22:	6822      	ldr	r2, [r4, #0]
1a006f24:	f022 0220 	bic.w	r2, r2, #32
1a006f28:	6022      	str	r2, [r4, #0]
1a006f2a:	2210      	movs	r2, #16
1a006f2c:	e7b7      	b.n	1a006e9e <_printf_i+0xd2>
1a006f2e:	064d      	lsls	r5, r1, #25
1a006f30:	bf48      	it	mi
1a006f32:	b29b      	uxthmi	r3, r3
1a006f34:	e7ef      	b.n	1a006f16 <_printf_i+0x14a>
1a006f36:	4665      	mov	r5, ip
1a006f38:	fbb3 f1f2 	udiv	r1, r3, r2
1a006f3c:	fb02 3311 	mls	r3, r2, r1, r3
1a006f40:	5cc3      	ldrb	r3, [r0, r3]
1a006f42:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a006f46:	460b      	mov	r3, r1
1a006f48:	2900      	cmp	r1, #0
1a006f4a:	d1f5      	bne.n	1a006f38 <_printf_i+0x16c>
1a006f4c:	e7b9      	b.n	1a006ec2 <_printf_i+0xf6>
1a006f4e:	6813      	ldr	r3, [r2, #0]
1a006f50:	6825      	ldr	r5, [r4, #0]
1a006f52:	6961      	ldr	r1, [r4, #20]
1a006f54:	1d18      	adds	r0, r3, #4
1a006f56:	6010      	str	r0, [r2, #0]
1a006f58:	0628      	lsls	r0, r5, #24
1a006f5a:	681b      	ldr	r3, [r3, #0]
1a006f5c:	d501      	bpl.n	1a006f62 <_printf_i+0x196>
1a006f5e:	6019      	str	r1, [r3, #0]
1a006f60:	e002      	b.n	1a006f68 <_printf_i+0x19c>
1a006f62:	066a      	lsls	r2, r5, #25
1a006f64:	d5fb      	bpl.n	1a006f5e <_printf_i+0x192>
1a006f66:	8019      	strh	r1, [r3, #0]
1a006f68:	2300      	movs	r3, #0
1a006f6a:	6123      	str	r3, [r4, #16]
1a006f6c:	4665      	mov	r5, ip
1a006f6e:	e7b9      	b.n	1a006ee4 <_printf_i+0x118>
1a006f70:	6813      	ldr	r3, [r2, #0]
1a006f72:	1d19      	adds	r1, r3, #4
1a006f74:	6011      	str	r1, [r2, #0]
1a006f76:	681d      	ldr	r5, [r3, #0]
1a006f78:	6862      	ldr	r2, [r4, #4]
1a006f7a:	2100      	movs	r1, #0
1a006f7c:	4628      	mov	r0, r5
1a006f7e:	f000 f837 	bl	1a006ff0 <memchr>
1a006f82:	b108      	cbz	r0, 1a006f88 <_printf_i+0x1bc>
1a006f84:	1b40      	subs	r0, r0, r5
1a006f86:	6060      	str	r0, [r4, #4]
1a006f88:	6863      	ldr	r3, [r4, #4]
1a006f8a:	6123      	str	r3, [r4, #16]
1a006f8c:	2300      	movs	r3, #0
1a006f8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a006f92:	e7a7      	b.n	1a006ee4 <_printf_i+0x118>
1a006f94:	6923      	ldr	r3, [r4, #16]
1a006f96:	462a      	mov	r2, r5
1a006f98:	4639      	mov	r1, r7
1a006f9a:	4630      	mov	r0, r6
1a006f9c:	47c0      	blx	r8
1a006f9e:	3001      	adds	r0, #1
1a006fa0:	d0aa      	beq.n	1a006ef8 <_printf_i+0x12c>
1a006fa2:	6823      	ldr	r3, [r4, #0]
1a006fa4:	079b      	lsls	r3, r3, #30
1a006fa6:	d413      	bmi.n	1a006fd0 <_printf_i+0x204>
1a006fa8:	68e0      	ldr	r0, [r4, #12]
1a006faa:	9b03      	ldr	r3, [sp, #12]
1a006fac:	4298      	cmp	r0, r3
1a006fae:	bfb8      	it	lt
1a006fb0:	4618      	movlt	r0, r3
1a006fb2:	e7a3      	b.n	1a006efc <_printf_i+0x130>
1a006fb4:	2301      	movs	r3, #1
1a006fb6:	464a      	mov	r2, r9
1a006fb8:	4639      	mov	r1, r7
1a006fba:	4630      	mov	r0, r6
1a006fbc:	47c0      	blx	r8
1a006fbe:	3001      	adds	r0, #1
1a006fc0:	d09a      	beq.n	1a006ef8 <_printf_i+0x12c>
1a006fc2:	3501      	adds	r5, #1
1a006fc4:	68e3      	ldr	r3, [r4, #12]
1a006fc6:	9a03      	ldr	r2, [sp, #12]
1a006fc8:	1a9b      	subs	r3, r3, r2
1a006fca:	42ab      	cmp	r3, r5
1a006fcc:	dcf2      	bgt.n	1a006fb4 <_printf_i+0x1e8>
1a006fce:	e7eb      	b.n	1a006fa8 <_printf_i+0x1dc>
1a006fd0:	2500      	movs	r5, #0
1a006fd2:	f104 0919 	add.w	r9, r4, #25
1a006fd6:	e7f5      	b.n	1a006fc4 <_printf_i+0x1f8>
1a006fd8:	2b00      	cmp	r3, #0
1a006fda:	d1ac      	bne.n	1a006f36 <_printf_i+0x16a>
1a006fdc:	7803      	ldrb	r3, [r0, #0]
1a006fde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a006fe2:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a006fe6:	e76c      	b.n	1a006ec2 <_printf_i+0xf6>
1a006fe8:	1a0075fd 	.word	0x1a0075fd
1a006fec:	1a00760e 	.word	0x1a00760e

1a006ff0 <memchr>:
1a006ff0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a006ff4:	2a10      	cmp	r2, #16
1a006ff6:	db2b      	blt.n	1a007050 <memchr+0x60>
1a006ff8:	f010 0f07 	tst.w	r0, #7
1a006ffc:	d008      	beq.n	1a007010 <memchr+0x20>
1a006ffe:	f810 3b01 	ldrb.w	r3, [r0], #1
1a007002:	3a01      	subs	r2, #1
1a007004:	428b      	cmp	r3, r1
1a007006:	d02d      	beq.n	1a007064 <memchr+0x74>
1a007008:	f010 0f07 	tst.w	r0, #7
1a00700c:	b342      	cbz	r2, 1a007060 <memchr+0x70>
1a00700e:	d1f6      	bne.n	1a006ffe <memchr+0xe>
1a007010:	b4f0      	push	{r4, r5, r6, r7}
1a007012:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a007016:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00701a:	f022 0407 	bic.w	r4, r2, #7
1a00701e:	f07f 0700 	mvns.w	r7, #0
1a007022:	2300      	movs	r3, #0
1a007024:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a007028:	3c08      	subs	r4, #8
1a00702a:	ea85 0501 	eor.w	r5, r5, r1
1a00702e:	ea86 0601 	eor.w	r6, r6, r1
1a007032:	fa85 f547 	uadd8	r5, r5, r7
1a007036:	faa3 f587 	sel	r5, r3, r7
1a00703a:	fa86 f647 	uadd8	r6, r6, r7
1a00703e:	faa5 f687 	sel	r6, r5, r7
1a007042:	b98e      	cbnz	r6, 1a007068 <memchr+0x78>
1a007044:	d1ee      	bne.n	1a007024 <memchr+0x34>
1a007046:	bcf0      	pop	{r4, r5, r6, r7}
1a007048:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00704c:	f002 0207 	and.w	r2, r2, #7
1a007050:	b132      	cbz	r2, 1a007060 <memchr+0x70>
1a007052:	f810 3b01 	ldrb.w	r3, [r0], #1
1a007056:	3a01      	subs	r2, #1
1a007058:	ea83 0301 	eor.w	r3, r3, r1
1a00705c:	b113      	cbz	r3, 1a007064 <memchr+0x74>
1a00705e:	d1f8      	bne.n	1a007052 <memchr+0x62>
1a007060:	2000      	movs	r0, #0
1a007062:	4770      	bx	lr
1a007064:	3801      	subs	r0, #1
1a007066:	4770      	bx	lr
1a007068:	2d00      	cmp	r5, #0
1a00706a:	bf06      	itte	eq
1a00706c:	4635      	moveq	r5, r6
1a00706e:	3803      	subeq	r0, #3
1a007070:	3807      	subne	r0, #7
1a007072:	f015 0f01 	tst.w	r5, #1
1a007076:	d107      	bne.n	1a007088 <memchr+0x98>
1a007078:	3001      	adds	r0, #1
1a00707a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00707e:	bf02      	ittt	eq
1a007080:	3001      	addeq	r0, #1
1a007082:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a007086:	3001      	addeq	r0, #1
1a007088:	bcf0      	pop	{r4, r5, r6, r7}
1a00708a:	3801      	subs	r0, #1
1a00708c:	4770      	bx	lr
1a00708e:	bf00      	nop
1a007090:	75657551 	.word	0x75657551
1a007094:	68732065 	.word	0x68732065
1a007098:	646c756f 	.word	0x646c756f
1a00709c:	76616820 	.word	0x76616820
1a0070a0:	65622065 	.word	0x65622065
1a0070a4:	65206e65 	.word	0x65206e65
1a0070a8:	7974706d 	.word	0x7974706d
1a0070ac:	000a0d21 	.word	0x000a0d21
1a0070b0:	706d6554 	.word	0x706d6554
1a0070b4:	74617265 	.word	0x74617265
1a0070b8:	3a617275 	.word	0x3a617275
1a0070bc:	00000020 	.word	0x00000020
1a0070c0:	61726720 	.word	0x61726720
1a0070c4:	20736f64 	.word	0x20736f64
1a0070c8:	000a0d43 	.word	0x000a0d43
1a0070cc:	73206f4e 	.word	0x73206f4e
1a0070d0:	75702065 	.word	0x75702065
1a0070d4:	72206f64 	.word	0x72206f64
1a0070d8:	62696365 	.word	0x62696365
1a0070dc:	64207269 	.word	0x64207269
1a0070e0:	4d412065 	.word	0x4d412065
1a0070e4:	31303332 	.word	0x31303332
1a0070e8:	000a0d2e 	.word	0x000a0d2e
1a0070ec:	6f6d7548 	.word	0x6f6d7548
1a0070f0:	0000203a 	.word	0x0000203a
1a0070f4:	43202520 	.word	0x43202520
1a0070f8:	00000a0d 	.word	0x00000a0d
1a0070fc:	73206f4e 	.word	0x73206f4e
1a007100:	75702065 	.word	0x75702065
1a007104:	72206f64 	.word	0x72206f64
1a007108:	62696365 	.word	0x62696365
1a00710c:	64207269 	.word	0x64207269
1a007110:	514d2065 	.word	0x514d2065
1a007114:	0a0d2e32 	.word	0x0a0d2e32
1a007118:	ffffff00 	.word	0xffffff00
1a00711c:	6c756f43 	.word	0x6c756f43
1a007120:	6f6e2064 	.word	0x6f6e2064
1a007124:	65732074 	.word	0x65732074
1a007128:	7420646e 	.word	0x7420646e
1a00712c:	6874206f 	.word	0x6874206f
1a007130:	75712065 	.word	0x75712065
1a007134:	2e657565 	.word	0x2e657565
1a007138:	ff000a0d 	.word	0xff000a0d
1a00713c:	6c756f43 	.word	0x6c756f43
1a007140:	6f6e2064 	.word	0x6f6e2064
1a007144:	65732074 	.word	0x65732074
1a007148:	7420646e 	.word	0x7420646e
1a00714c:	6874206f 	.word	0x6874206f
1a007150:	75712065 	.word	0x75712065
1a007154:	20657565 	.word	0x20657565
1a007158:	2e32514d 	.word	0x2e32514d
1a00715c:	00000a0d 	.word	0x00000a0d
1a007160:	6c756f43 	.word	0x6c756f43
1a007164:	6f6e2064 	.word	0x6f6e2064
1a007168:	65732074 	.word	0x65732074
1a00716c:	7420646e 	.word	0x7420646e
1a007170:	6874206f 	.word	0x6874206f
1a007174:	75712065 	.word	0x75712065
1a007178:	20657565 	.word	0x20657565
1a00717c:	0d2e4453 	.word	0x0d2e4453
1a007180:	ffff000a 	.word	0xffff000a
1a007184:	33326d61 	.word	0x33326d61
1a007188:	00003130 	.word	0x00003130
1a00718c:	0032716d 	.word	0x0032716d
1a007190:	65636552 	.word	0x65636552
1a007194:	72657669 	.word	0x72657669
1a007198:	ffffff00 	.word	0xffffff00
1a00719c:	6c707041 	.word	0x6c707041
1a0071a0:	74616369 	.word	0x74616369
1a0071a4:	206e6f69 	.word	0x206e6f69
1a0071a8:	6c6c614d 	.word	0x6c6c614d
1a0071ac:	4620636f 	.word	0x4620636f
1a0071b0:	656c6961 	.word	0x656c6961
1a0071b4:	6f482064 	.word	0x6f482064
1a0071b8:	0d216b6f 	.word	0x0d216b6f
1a0071bc:	00000000 	.word	0x00000000
1a0071c0:	7362696c 	.word	0x7362696c
1a0071c4:	6572662f 	.word	0x6572662f
1a0071c8:	6f747265 	.word	0x6f747265
1a0071cc:	6f732f73 	.word	0x6f732f73
1a0071d0:	65637275 	.word	0x65637275
1a0071d4:	6f6f682f 	.word	0x6f6f682f
1a0071d8:	632e736b 	.word	0x632e736b
1a0071dc:	ffffff00 	.word	0xffffff00
1a0071e0:	70410a0d 	.word	0x70410a0d
1a0071e4:	63696c70 	.word	0x63696c70
1a0071e8:	6f697461 	.word	0x6f697461
1a0071ec:	7453206e 	.word	0x7453206e
1a0071f0:	206b6361 	.word	0x206b6361
1a0071f4:	7265764f 	.word	0x7265764f
1a0071f8:	776f6c66 	.word	0x776f6c66
1a0071fc:	6f202121 	.word	0x6f202121
1a007200:	6154206e 	.word	0x6154206e
1a007204:	203a6b73 	.word	0x203a6b73
1a007208:	0a0d7325 	.word	0x0a0d7325
1a00720c:	ffffff00 	.word	0xffffff00
1a007210:	41760a0d 	.word	0x41760a0d
1a007214:	72657373 	.word	0x72657373
1a007218:	6c614374 	.word	0x6c614374
1a00721c:	2864656c 	.word	0x2864656c
1a007220:	200a0d29 	.word	0x200a0d29
1a007224:	4c4c2020 	.word	0x4c4c2020
1a007228:	20656e69 	.word	0x20656e69
1a00722c:	626d754e 	.word	0x626d754e
1a007230:	3d207265 	.word	0x3d207265
1a007234:	0d642520 	.word	0x0d642520
1a007238:	2020200a 	.word	0x2020200a
1a00723c:	656c6946 	.word	0x656c6946
1a007240:	6d614e20 	.word	0x6d614e20
1a007244:	203d2065 	.word	0x203d2065
1a007248:	0a0d7325 	.word	0x0a0d7325
1a00724c:	ff000a0d 	.word	0xff000a0d
1a007250:	454c4449 	.word	0x454c4449
1a007254:	ffffff00 	.word	0xffffff00
1a007258:	51726d54 	.word	0x51726d54
1a00725c:	ffffff00 	.word	0xffffff00
1a007260:	20726d54 	.word	0x20726d54
1a007264:	00637653 	.word	0x00637653

1a007268 <keys>:
1a007268:	27262524 ff007325                       $%&'%s..

1a007270 <ExtRateIn>:
1a007270:	00000000                                ....

1a007274 <GpioButtons>:
1a007274:	08000400 09010900                       ........

1a00727c <GpioLeds>:
1a00727c:	01050005 0e000205 0c010b01              ............

1a007288 <GpioPorts>:
1a007288:	03030003 0f050403 05031005 07030603     ................
1a007298:	ffff0802                                ....

1a00729c <OscRateIn>:
1a00729c:	00b71b00                                ....

1a0072a0 <InitClkStates>:
1a0072a0:	01010f01                                ....

1a0072a4 <pinmuxing>:
1a0072a4:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0072b4:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0072c4:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0072d4:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0072e4:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0072f4:	00d50301 00d50401 00160107 00560207     ..............V.
1a007304:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a007314:	00570206                                ..W.

1a007318 <UART_BClock>:
1a007318:	01a201c2 01620182                       ......b.

1a007320 <UART_PClock>:
1a007320:	00820081 00a200a1 08040201 0f0f0f03     ................
1a007330:	ffff00ff                                ....

1a007334 <periph_to_base>:
1a007334:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a007344:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a007354:	000100e0 01000100 01200003 00060120     .......... . ...
1a007364:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a007374:	01820013 00120182 01a201a2 01c20011     ................
1a007384:	001001c2 01e201e2 0202000f 000e0202     ................
1a007394:	02220222 0223000d 001c0223              "."...#.#...

1a0073a0 <InitClkStates>:
1a0073a0:	00010100 00010909 0001090a 01010701     ................
1a0073b0:	00010902 00010906 0101090c 0001090d     ................
1a0073c0:	0001090e 0001090f 00010910 00010911     ................
1a0073d0:	00010912 00010913 00011114 00011119     ................
1a0073e0:	0001111a 0001111b                       ........

1a0073e8 <lpcUarts>:
1a0073e8:	40081000 06020406 00180205 40081000     ...@...........@
1a0073f8:	09070509 00180706 40082000 00000000     ......... .@....
1a007408:	00190000 400c1000 07060107 001a0602     .......@........
1a007418:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a007428:	02020302 001b0204                       ........

1a007430 <gpioPinsInit>:
1a007430:	02000104 00050701 05010d03 04080100     ................
1a007440:	02020002 02000304 00000403 04070002     ................
1a007450:	030c0300 09050402 05040103 04030208     ................
1a007460:	04020305 06040504 0802000c 03000b06     ................
1a007470:	00090607 07060503 060f0504 03030004     ................
1a007480:	02000404 00050404 06040502 04060200     ................
1a007490:	0c050408 05040a04 0003010e 14010a00     ................
1a0074a0:	010f0000 0d000012 00001101 0010010c     ................
1a0074b0:	07070300 000f0300 01000001 00000000     ................
1a0074c0:	000a0600 08060603 06100504 04030005     ................
1a0074d0:	03000106 04090400 04010d05 010b0000     ................
1a0074e0:	0200000f 00000001 00010104 02010800     ................
1a0074f0:	01090000 09010006 05040002 04010200     ................
1a007500:	02020105 02020504 0e00000a 01000b02     ................
1a007510:	000c020b ffff0c01                       ........

1a007518 <rounders>:
1a007518:	00000000 3fe00000 9999999a 3fa99999     .......?.......?
1a007528:	47ae147b 3f747ae1 d2f1a9fc 3f40624d     {..G.zt?....Mb@?
1a007538:	eb1c432d 3f0a36e2 88e368f1 3ed4f8b5     -C...6.?.h.....>
1a007548:	a0b5ed8d 3ea0c6f7 9abcaf48 3e6ad7f2     .......>H.....j>
1a007558:	e2308c3a 3e35798e e826d695 3e012e0b     :.0..y5>..&....>
1a007568:	d9d7bdbb 3dcb7cdf 00676f6c 00776f70     .....|.=log.pow.

1a007578 <TWO52>:
1a007578:	00000000 43300000 00000000 c3300000     ......0C......0.

1a007588 <__sf_fake_stderr>:
	...

1a0075a8 <__sf_fake_stdin>:
	...

1a0075c8 <__sf_fake_stdout>:
	...

1a0075e8 <_global_impure_ptr>:
1a0075e8:	10000088 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a0075f8:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a007608:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a007618:	64636261 ff006665                       abcdef..
