Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 20:59:00 2024
| Host         : DESKTOP-1Z07TFJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file summer_design_wrapper_utilization_synth.rpt -pb summer_design_wrapper_utilization_synth.pb
| Design       : summer_design_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 14405 |     0 |          0 |    425280 |  3.39 |
|   LUT as Logic             | 12111 |     0 |          0 |    425280 |  2.85 |
|   LUT as Memory            |  2294 |     0 |          0 |    213600 |  1.07 |
|     LUT as Distributed RAM |    52 |     0 |            |           |       |
|     LUT as Shift Register  |  2242 |     0 |            |           |       |
| CLB Registers              | 18768 |     0 |          0 |    850560 |  2.21 |
|   Register as Flip Flop    | 18768 |     0 |          0 |    850560 |  2.21 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   205 |     0 |          0 |     53160 |  0.39 |
| F7 Muxes                   |   198 |     0 |          0 |    212640 |  0.09 |
| F8 Muxes                   |    15 |     0 |          0 |    106320 |  0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 40    |          Yes |           - |        Reset |
| 435   |          Yes |         Set |            - |
| 18293 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 403.5 |     0 |          0 |      1080 | 37.36 |
|   RAMB36/FIFO*    |   401 |     0 |          0 |      1080 | 37.13 |
|     RAMB36E2 only |   401 |       |            |           |       |
|   RAMB18          |     5 |     0 |          0 |      2160 |  0.23 |
|     RAMB18E2 only |     5 |       |            |           |       |
| URAM              |     0 |     0 |          0 |        80 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+--------+
|  Site Type | Used | Fixed | Prohibited | Available |  Util% |
+------------+------+-------+------------+-----------+--------+
| Bonded IOB |    0 |     0 |          0 |       347 |   0.00 |
| HSADC      |    4 |     0 |          0 |         4 | 100.00 |
| HSDAC      |    2 |     0 |          0 |         4 |  50.00 |
+------------+------+-------+------------+-----------+--------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       696 |  0.29 |
|   BUFGCE             |    0 |     0 |          0 |       216 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| HSADC           |    4 |     0 |          0 |         4 | 100.00 |
| HSDAC           |    2 |     0 |          0 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 18293 |            Register |
| LUT6         |  5342 |                 CLB |
| LUT3         |  2727 |                 CLB |
| LUT2         |  2320 |                 CLB |
| SRL16E       |  2075 |                 CLB |
| LUT4         |  1771 |                 CLB |
| LUT5         |  1730 |                 CLB |
| SRLC32E      |   871 |                 CLB |
| LUT1         |   574 |                 CLB |
| FDSE         |   435 |            Register |
| RAMB36E2     |   401 |            BLOCKRAM |
| CARRY8       |   205 |                 CLB |
| MUXF7        |   198 |                 CLB |
| RAMD32       |    88 |                 CLB |
| FDCE         |    40 |            Register |
| MUXF8        |    15 |                 CLB |
| RAMS32       |    12 |                 CLB |
| SRLC16E      |     8 |                 CLB |
| RAMB18E2     |     5 |            BLOCKRAM |
| HSADC        |     4 |            Advanced |
| HSDAC        |     2 |            Advanced |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| PS8          |     1 |            Advanced |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


