# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PAPILLON_v2023.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../PAPILLON_v2023.srcs/sources_1/ip/divider/sim/divider.vhd" \
"../../../../PAPILLON_v2023.srcs/sources_1/ip/mult_gen_2/sim/mult_gen_2.vhd" \
"../../../../PAPILLON_v2023.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../PAPILLON_v2023.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
