

================================================================
== Vivado HLS Report for 'img_filter_hw'
================================================================
* Date:           Sat Jan 23 17:42:51 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        VentanaDeslizanteHLS
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.453|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  307841|  307841|  307841|  307841|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- L3      |     637|     637|         1|          -|          -|     637|    no    |
        |- L1_L2   |  307201|  307201|         3|          1|          1|  307200|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    338|    -|
|FIFO             |        2|      -|      76|    116|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        -|      -|     256|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     368|    791|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |img_filter_hw_AXILiteS_s_axi_U  |img_filter_hw_AXILiteS_s_axi  |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |Total                           |                              |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_hw_am_bkb_U1  |img_filter_hw_am_bkb  | i0 * (i1 + i2) |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+------+-----+---------+
    |buff1_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    |buff2_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    +------------------+---------+----+----+------+-----+---------+
    |Total             |        2|  76| 116|  1280|   16|    10240|
    +------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_2_fu_338_p2                   |     +    |      0|  0|  17|          10|           1|
    |col_3_fu_619_p2                   |     +    |      0|  0|  17|           1|          10|
    |indvar_flatten_next_fu_350_p2     |     +    |      0|  0|  26|          19|           1|
    |ret_V_4_fu_545_p2                 |     +    |      0|  0|  22|          10|          10|
    |ret_V_fu_388_p2                   |     +    |      0|  0|  16|           9|           9|
    |row_s_fu_480_p2                   |     +    |      0|  0|  16|           1|           9|
    |ret_V_2_fu_522_p2                 |     -    |      0|  0|  16|           9|           9|
    |ret_V_3_fu_536_p2                 |     -    |      0|  0|  22|          10|          10|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_612_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_344_p2        |   icmp   |      0|  0|  20|          19|          19|
    |icmp_fu_577_p2                    |   icmp   |      0|  0|   8|           2|           1|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_492_p2                   |   icmp   |      0|  0|  13|           9|           7|
    |tmp_3_fu_606_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_5_mid1_fu_486_p2              |   icmp   |      0|  0|  13|           9|           7|
    |tmp_fu_332_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_466_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |col_1_mid2_fu_472_p3              |  select  |      0|  0|   9|           1|           1|
    |p_s_fu_559_p3                     |  select  |      0|  0|   9|           1|           1|
    |row_mid2_fu_506_p3                |  select  |      0|  0|   9|           1|           9|
    |tmp_5_mid2_fu_498_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_9_fu_587_p3                   |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 338|         165|         157|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |buff1_V_V_din            |  15|          3|    8|         24|
    |buff2_V_V_din            |  15|          3|    8|         24|
    |col_1_reg_321            |   9|          2|   10|         20|
    |col_reg_288              |   9|          2|   10|         20|
    |in_V_data_V_0_data_out   |   9|          2|   24|         48|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_299   |   9|          2|   19|         38|
    |out_V_data_V_1_data_out  |   9|          2|   24|         48|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |row_reg_310              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 297|         61|  136|        310|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |col_1_reg_321                           |  10|   0|   10|          0|
    |col_reg_288                             |  10|   0|   10|          0|
    |exitcond_flatten_reg_717                |   1|   0|    1|          0|
    |exitcond_flatten_reg_717_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_V_data_V_0_payload_A                 |  24|   0|   24|          0|
    |in_V_data_V_0_payload_B                 |  24|   0|   24|          0|
    |in_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |in_V_data_V_0_state                     |   2|   0|    2|          0|
    |in_V_dest_V_0_state                     |   2|   0|    2|          0|
    |indvar_flatten_reg_299                  |  19|   0|   19|          0|
    |out_V_data_V_1_payload_A                |  24|   0|   24|          0|
    |out_V_data_V_1_payload_B                |  24|   0|   24|          0|
    |out_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |out_V_data_V_1_state                    |   2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_dest_V_1_state                    |   2|   0|    2|          0|
    |out_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |out_V_id_V_1_state                      |   2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_keep_V_1_state                    |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |out_V_last_V_1_state                    |   2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_strb_V_1_state                    |   2|   0|    2|          0|
    |out_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_user_V_1_state                    |   2|   0|    2|          0|
    |row_reg_310                             |   9|   0|    9|          0|
    |swin_0_1_V_fu_188                       |   8|   0|    8|          0|
    |swin_1_0_V_fu_196                       |   8|   0|    8|          0|
    |swin_1_1_V_fu_200                       |   8|   0|    8|          0|
    |swin_2_0_V_fu_208                       |   8|   0|    8|          0|
    |swin_2_1_V_fu_212                       |   8|   0|    8|          0|
    |swin_2_2_V_reg_726                      |   8|   0|    8|          0|
    |swin_V_0_1_1_fu_184                     |   8|   0|    8|          0|
    |tmp_V_1_fu_204                          |   8|   0|    8|          0|
    |tmp_V_fu_192                            |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 256|   0|  256|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | img_filter_hw | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | img_filter_hw | return value |
|interrupt               | out |    1| ap_ctrl_hs | img_filter_hw | return value |
|in_r_TDATA              |  in |   24|    axis    |  in_V_data_V  |    pointer   |
|in_r_TVALID             |  in |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TREADY             | out |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TDEST              |  in |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TKEEP              |  in |    3|    axis    |  in_V_keep_V  |    pointer   |
|in_r_TSTRB              |  in |    3|    axis    |  in_V_strb_V  |    pointer   |
|in_r_TUSER              |  in |    1|    axis    |  in_V_user_V  |    pointer   |
|in_r_TLAST              |  in |    1|    axis    |  in_V_last_V  |    pointer   |
|in_r_TID                |  in |    1|    axis    |   in_V_id_V   |    pointer   |
|out_r_TDATA             | out |   24|    axis    |  out_V_data_V |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |  out_V_data_V |    pointer   |
|out_r_TVALID            | out |    1|    axis    |  out_V_dest_V |    pointer   |
|out_r_TDEST             | out |    1|    axis    |  out_V_dest_V |    pointer   |
|out_r_TKEEP             | out |    3|    axis    |  out_V_keep_V |    pointer   |
|out_r_TSTRB             | out |    3|    axis    |  out_V_strb_V |    pointer   |
|out_r_TUSER             | out |    1|    axis    |  out_V_user_V |    pointer   |
|out_r_TLAST             | out |    1|    axis    |  out_V_last_V |    pointer   |
|out_r_TID               | out |    1|    axis    |   out_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	3  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_data_V), !map !128"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_keep_V), !map !132"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_strb_V), !map !136"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !140"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !144"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !148"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !152"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_V_data_V), !map !156"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_keep_V), !map !160"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_strb_V), !map !164"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !168"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !172"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !176"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !180"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @img_filter_hw_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff1_V_V = alloca i8, align 1" [filtro_imagen/top.cpp:9]   --->   Operation 22 'alloca' 'buff1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @buff1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 640, i32 640, i8* %buff1_V_V, i8* %buff1_V_V)"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %buff1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str25, [1 x i8]* @p_str26, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str27, [1 x i8]* @p_str28)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff2_V_V = alloca i8, align 1" [filtro_imagen/top.cpp:10]   --->   Operation 25 'alloca' 'buff2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @buff2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 640, i32 640, i8* %buff2_V_V, i8* %buff2_V_V)"   --->   Operation 26 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %buff2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str31, [1 x i8]* @p_str32, [1 x i8]* @p_str33, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str34, [1 x i8]* @p_str35)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:5]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:6]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:7]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:16]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col = phi i10 [ %col_2, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%tmp = icmp eq i10 %col, -387" [filtro_imagen/top.cpp:16]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 637, i64 637, i64 637)"   --->   Operation 34 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.93ns)   --->   "%col_2 = add i10 %col, 1" [filtro_imagen/top.cpp:16]   --->   Operation 35 'add' 'col_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader29.preheader.preheader, label %0" [filtro_imagen/top.cpp:16]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind" [filtro_imagen/top.cpp:16]   --->   Operation 37 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %buff1_V_V, i8 0)" [filtro_imagen/top.cpp:17]   --->   Operation 38 'write' <Predicate = (!tmp)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_2 : Operation 39 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %buff2_V_V, i8 0)" [filtro_imagen/top.cpp:18]   --->   Operation 39 'write' <Predicate = (!tmp)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:16]   --->   Operation 40 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%swin_V_0_1_1 = alloca i8"   --->   Operation 41 'alloca' 'swin_V_0_1_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%swin_0_1_V = alloca i8"   --->   Operation 42 'alloca' 'swin_0_1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V = alloca i8"   --->   Operation 43 'alloca' 'tmp_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%swin_1_0_V = alloca i8"   --->   Operation 44 'alloca' 'swin_1_0_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%swin_1_1_V = alloca i8"   --->   Operation 45 'alloca' 'swin_1_1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i8"   --->   Operation 46 'alloca' 'tmp_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%swin_2_0_V = alloca i8"   --->   Operation 47 'alloca' 'swin_2_0_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%swin_2_1_V = alloca i8"   --->   Operation 48 'alloca' 'swin_2_1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.75ns)   --->   "br label %.preheader29.preheader"   --->   Operation 49 'br' <Predicate = (tmp)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ %indvar_flatten_next, %.preheader29 ], [ 0, %.preheader29.preheader.preheader ]"   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.91ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -217088"   --->   Operation 51 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.05ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 52 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)" [filtro_imagen/top.cpp:27]   --->   Operation 53 'read' 'empty_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_12, 0" [filtro_imagen/top.cpp:27]   --->   Operation 54 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)" [filtro_imagen/top.cpp:42]   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [filtro_imagen/top.cpp:42]   --->   Operation 56 'partselect' 'p_Result_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %p_Result_s to i9" [filtro_imagen/top.cpp:42]   --->   Operation 57 'zext' 'lhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_Result_1 to i9" [filtro_imagen/top.cpp:42]   --->   Operation 58 'zext' 'rhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.90ns)   --->   "%ret_V = add i9 %rhs_V_cast, %lhs_V_cast" [filtro_imagen/top.cpp:42]   --->   Operation 59 'add' 'ret_V' <Predicate = (!exitcond_flatten)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i24 %tmp_data_V_1 to i8" [filtro_imagen/top.cpp:42]   --->   Operation 60 'trunc' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i9 %ret_V to i10" [filtro_imagen/top.cpp:42]   --->   Operation 61 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %tmp_2 to i10" [filtro_imagen/top.cpp:42]   --->   Operation 62 'zext' 'rhs_V_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%ret_V_1 = add i10 %lhs_V_1_cast, %rhs_V_1_cast" [filtro_imagen/top.cpp:42]   --->   Operation 63 'add' 'ret_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%zext_cast = zext i10 %ret_V_1 to i22" [filtro_imagen/top.cpp:42]   --->   Operation 64 'zext' 'zext_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul = mul i22 1366, %zext_cast" [filtro_imagen/top.cpp:42]   --->   Operation 65 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 2.84> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%swin_2_2_V = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [filtro_imagen/top.cpp:42]   --->   Operation 66 'partselect' 'swin_2_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%row = phi i9 [ %row_mid2, %.preheader29 ], [ 0, %.preheader29.preheader.preheader ]" [filtro_imagen/top.cpp:25]   --->   Operation 67 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%col_1 = phi i10 [ %col_3, %.preheader29 ], [ 0, %.preheader29.preheader.preheader ]"   --->   Operation 68 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%swin_V_0_1_1_load = load i8* %swin_V_0_1_1" [filtro_imagen/top.cpp:45]   --->   Operation 69 'load' 'swin_V_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%swin_0_1_V_load = load i8* %swin_0_1_V"   --->   Operation 70 'load' 'swin_0_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_load = load i8* %tmp_V" [filtro_imagen/top.cpp:33]   --->   Operation 71 'load' 'tmp_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%swin_1_0_V_load = load i8* %swin_1_0_V"   --->   Operation 72 'load' 'swin_1_0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%swin_1_1_V_load = load i8* %swin_1_1_V"   --->   Operation 73 'load' 'swin_1_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V_1_load = load i8* %tmp_V_1" [filtro_imagen/top.cpp:38]   --->   Operation 74 'load' 'tmp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%swin_2_0_V_load = load i8* %swin_2_0_V"   --->   Operation 75 'load' 'swin_2_0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%swin_2_1_V_load = load i8* %swin_2_1_V"   --->   Operation 76 'load' 'swin_2_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %swin_2_1_V_load, i8* %swin_2_0_V"   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %swin_2_0_V_load, i8* %tmp_V_1"   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %swin_1_1_V_load, i8* %swin_1_0_V"   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %swin_1_0_V_load, i8* %tmp_V"   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %swin_0_1_V_load, i8* %swin_V_0_1_1"   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader29"   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "%tmp_s = icmp eq i10 %col_1, -384" [filtro_imagen/top.cpp:25]   --->   Operation 83 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.47ns)   --->   "%col_1_mid2 = select i1 %tmp_s, i10 0, i10 %col_1" [filtro_imagen/top.cpp:25]   --->   Operation 84 'select' 'col_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.92ns)   --->   "%row_s = add i9 1, %row" [filtro_imagen/top.cpp:24]   --->   Operation 85 'add' 'row_s' <Predicate = (!exitcond_flatten)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.85ns)   --->   "%tmp_5_mid1 = icmp eq i9 %row_s, -33" [filtro_imagen/top.cpp:52]   --->   Operation 86 'icmp' 'tmp_5_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.85ns)   --->   "%tmp_1 = icmp eq i9 %row, -33" [filtro_imagen/top.cpp:52]   --->   Operation 87 'icmp' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%tmp_5_mid2 = select i1 %tmp_s, i1 %tmp_5_mid1, i1 %tmp_1" [filtro_imagen/top.cpp:52]   --->   Operation 88 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.45ns)   --->   "%row_mid2 = select i1 %tmp_s, i9 %row_s, i9 %row" [filtro_imagen/top.cpp:25]   --->   Operation 89 'select' 'row_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.99ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %buff1_V_V)" [filtro_imagen/top.cpp:32]   --->   Operation 90 'read' 'tmp_V_4' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 91 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %buff1_V_V, i8 %tmp_V_load)" [filtro_imagen/top.cpp:33]   --->   Operation 91 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 92 [1/1] (1.99ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %buff2_V_V)" [filtro_imagen/top.cpp:37]   --->   Operation 92 'read' 'tmp_V_5' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 93 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %buff2_V_V, i8 %tmp_V_1_load)" [filtro_imagen/top.cpp:38]   --->   Operation 93 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %swin_V_0_1_1_load to i9" [filtro_imagen/top.cpp:45]   --->   Operation 94 'zext' 'lhs_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V_4 to i9" [filtro_imagen/top.cpp:45]   --->   Operation 95 'zext' 'rhs_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.90ns)   --->   "%ret_V_2 = sub i9 %lhs_V, %rhs_V" [filtro_imagen/top.cpp:45]   --->   Operation 96 'sub' 'ret_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i9 %ret_V_2 to i10" [filtro_imagen/top.cpp:45]   --->   Operation 97 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %swin_2_0_V_load to i10" [filtro_imagen/top.cpp:45]   --->   Operation 98 'zext' 'rhs_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_3 = sub i10 %lhs_V_1, %rhs_V_1" [filtro_imagen/top.cpp:45]   --->   Operation 99 'sub' 'ret_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i8 %swin_2_2_V to i10" [filtro_imagen/top.cpp:45]   --->   Operation 100 'zext' 'rhs_V_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i10 %ret_V_3, %rhs_V_4_cast" [filtro_imagen/top.cpp:45]   --->   Operation 101 'add' 'ret_V_4' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ret_V_4, i32 9)" [filtro_imagen/top.cpp:47]   --->   Operation 102 'bitselect' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.47ns)   --->   "%p_s = select i1 %tmp_4, i10 0, i10 %ret_V_4" [filtro_imagen/top.cpp:47]   --->   Operation 103 'select' 'p_s' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %p_s, i32 8, i32 9)" [filtro_imagen/top.cpp:48]   --->   Operation 104 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.51ns)   --->   "%icmp = icmp eq i2 %tmp_5, 1" [filtro_imagen/top.cpp:48]   --->   Operation 105 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i10 %p_s to i8" [filtro_imagen/top.cpp:50]   --->   Operation 106 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.44ns)   --->   "%tmp_9 = select i1 %icmp, i8 -1, i8 %tmp_6" [filtro_imagen/top.cpp:48]   --->   Operation 107 'select' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_9, i8 %tmp_9, i8 %tmp_9)" [filtro_imagen/top.cpp:50]   --->   Operation 108 'bitconcatenate' 'tmp_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.85ns)   --->   "%tmp_3 = icmp eq i10 %col_1_mid2, -385" [filtro_imagen/top.cpp:52]   --->   Operation 109 'icmp' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_last_V = and i1 %tmp_5_mid2, %tmp_3" [filtro_imagen/top.cpp:52]   --->   Operation 110 'and' 'tmp_last_V' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %tmp_data_V, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 111 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 112 [1/1] (0.93ns)   --->   "%col_3 = add i10 1, %col_1_mid2" [filtro_imagen/top.cpp:25]   --->   Operation 112 'add' 'col_3' <Predicate = (!exitcond_flatten)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "store i8 %swin_2_2_V, i8* %swin_2_1_V" [filtro_imagen/top.cpp:42]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "store i8 %tmp_V_5, i8* %swin_1_1_V" [filtro_imagen/top.cpp:37]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "store i8 %tmp_V_4, i8* %swin_0_1_V" [filtro_imagen/top.cpp:32]   --->   Operation 115 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 116 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str7) nounwind" [filtro_imagen/top.cpp:25]   --->   Operation 117 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str7)" [filtro_imagen/top.cpp:25]   --->   Operation 118 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:26]   --->   Operation 119 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %tmp_data_V, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 120 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str7, i32 %tmp_7)" [filtro_imagen/top.cpp:53]   --->   Operation 121 'specregionend' 'empty_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader29.preheader"   --->   Operation 122 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [filtro_imagen/top.cpp:55]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specbitsmap      ) [ 0000000]
StgValue_8          (specbitsmap      ) [ 0000000]
StgValue_9          (specbitsmap      ) [ 0000000]
StgValue_10         (specbitsmap      ) [ 0000000]
StgValue_11         (specbitsmap      ) [ 0000000]
StgValue_12         (specbitsmap      ) [ 0000000]
StgValue_13         (specbitsmap      ) [ 0000000]
StgValue_14         (specbitsmap      ) [ 0000000]
StgValue_15         (specbitsmap      ) [ 0000000]
StgValue_16         (specbitsmap      ) [ 0000000]
StgValue_17         (specbitsmap      ) [ 0000000]
StgValue_18         (specbitsmap      ) [ 0000000]
StgValue_19         (specbitsmap      ) [ 0000000]
StgValue_20         (specbitsmap      ) [ 0000000]
StgValue_21         (spectopmodule    ) [ 0000000]
buff1_V_V           (alloca           ) [ 0111110]
empty               (specchannel      ) [ 0000000]
StgValue_24         (specinterface    ) [ 0000000]
buff2_V_V           (alloca           ) [ 0111110]
empty_10            (specchannel      ) [ 0000000]
StgValue_27         (specinterface    ) [ 0000000]
StgValue_28         (specinterface    ) [ 0000000]
StgValue_29         (specinterface    ) [ 0000000]
StgValue_30         (specinterface    ) [ 0000000]
StgValue_31         (br               ) [ 0110000]
col                 (phi              ) [ 0010000]
tmp                 (icmp             ) [ 0011110]
empty_11            (speclooptripcount) [ 0000000]
col_2               (add              ) [ 0110000]
StgValue_36         (br               ) [ 0000000]
StgValue_37         (specloopname     ) [ 0000000]
StgValue_38         (write            ) [ 0000000]
StgValue_39         (write            ) [ 0000000]
StgValue_40         (br               ) [ 0110000]
swin_V_0_1_1        (alloca           ) [ 0001110]
swin_0_1_V          (alloca           ) [ 0001110]
tmp_V               (alloca           ) [ 0001110]
swin_1_0_V          (alloca           ) [ 0001110]
swin_1_1_V          (alloca           ) [ 0001110]
tmp_V_1             (alloca           ) [ 0001110]
swin_2_0_V          (alloca           ) [ 0001110]
swin_2_1_V          (alloca           ) [ 0001110]
StgValue_49         (br               ) [ 0011110]
indvar_flatten      (phi              ) [ 0001000]
exitcond_flatten    (icmp             ) [ 0001110]
indvar_flatten_next (add              ) [ 0011110]
empty_12            (read             ) [ 0000000]
tmp_data_V_1        (extractvalue     ) [ 0000000]
p_Result_s          (partselect       ) [ 0000000]
p_Result_1          (partselect       ) [ 0000000]
lhs_V_cast          (zext             ) [ 0000000]
rhs_V_cast          (zext             ) [ 0000000]
ret_V               (add              ) [ 0000000]
tmp_2               (trunc            ) [ 0000000]
lhs_V_1_cast        (zext             ) [ 0000000]
rhs_V_1_cast        (zext             ) [ 0000000]
ret_V_1             (add              ) [ 0000000]
zext_cast           (zext             ) [ 0000000]
mul                 (mul              ) [ 0000000]
swin_2_2_V          (partselect       ) [ 0001100]
row                 (phi              ) [ 0001100]
col_1               (phi              ) [ 0001100]
swin_V_0_1_1_load   (load             ) [ 0000000]
swin_0_1_V_load     (load             ) [ 0000000]
tmp_V_load          (load             ) [ 0000000]
swin_1_0_V_load     (load             ) [ 0000000]
swin_1_1_V_load     (load             ) [ 0000000]
tmp_V_1_load        (load             ) [ 0000000]
swin_2_0_V_load     (load             ) [ 0000000]
swin_2_1_V_load     (load             ) [ 0000000]
StgValue_77         (store            ) [ 0000000]
StgValue_78         (store            ) [ 0000000]
StgValue_79         (store            ) [ 0000000]
StgValue_80         (store            ) [ 0000000]
StgValue_81         (store            ) [ 0000000]
StgValue_82         (br               ) [ 0000000]
tmp_s               (icmp             ) [ 0000000]
col_1_mid2          (select           ) [ 0000000]
row_s               (add              ) [ 0000000]
tmp_5_mid1          (icmp             ) [ 0000000]
tmp_1               (icmp             ) [ 0000000]
tmp_5_mid2          (select           ) [ 0000000]
row_mid2            (select           ) [ 0011110]
tmp_V_4             (read             ) [ 0000000]
StgValue_91         (write            ) [ 0000000]
tmp_V_5             (read             ) [ 0000000]
StgValue_93         (write            ) [ 0000000]
lhs_V               (zext             ) [ 0000000]
rhs_V               (zext             ) [ 0000000]
ret_V_2             (sub              ) [ 0000000]
lhs_V_1             (sext             ) [ 0000000]
rhs_V_1             (zext             ) [ 0000000]
ret_V_3             (sub              ) [ 0000000]
rhs_V_4_cast        (zext             ) [ 0000000]
ret_V_4             (add              ) [ 0000000]
tmp_4               (bitselect        ) [ 0000000]
p_s                 (select           ) [ 0000000]
tmp_5               (partselect       ) [ 0000000]
icmp                (icmp             ) [ 0000000]
tmp_6               (trunc            ) [ 0000000]
tmp_9               (select           ) [ 0000000]
tmp_data_V          (bitconcatenate   ) [ 0001010]
tmp_3               (icmp             ) [ 0000000]
tmp_last_V          (and              ) [ 0001010]
col_3               (add              ) [ 0011110]
StgValue_113        (store            ) [ 0000000]
StgValue_114        (store            ) [ 0000000]
StgValue_115        (store            ) [ 0000000]
StgValue_116        (specloopname     ) [ 0000000]
StgValue_117        (specloopname     ) [ 0000000]
tmp_7               (specregionbegin  ) [ 0000000]
StgValue_119        (specpipeline     ) [ 0000000]
StgValue_120        (write            ) [ 0000000]
empty_13            (specregionend    ) [ 0000000]
StgValue_122        (br               ) [ 0011110]
StgValue_123        (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_filter_hw_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff2_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="buff1_V_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff1_V_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buff2_V_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff2_V_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="swin_V_0_1_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_V_0_1_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="swin_0_1_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_0_1_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="swin_1_0_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_1_0_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="swin_1_1_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_1_1_V/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="swin_2_0_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_2_0_V/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="swin_2_1_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swin_2_1_V/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/2 StgValue_91/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="1"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/2 StgValue_93/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_12_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="34" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="0" index="3" bw="3" slack="0"/>
<pin id="235" dir="0" index="4" bw="1" slack="0"/>
<pin id="236" dir="0" index="5" bw="1" slack="0"/>
<pin id="237" dir="0" index="6" bw="1" slack="0"/>
<pin id="238" dir="0" index="7" bw="1" slack="0"/>
<pin id="239" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_V_4_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="3"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_V_5_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="3"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="3" slack="0"/>
<pin id="263" dir="0" index="4" bw="1" slack="0"/>
<pin id="264" dir="0" index="5" bw="1" slack="0"/>
<pin id="265" dir="0" index="6" bw="1" slack="0"/>
<pin id="266" dir="0" index="7" bw="1" slack="0"/>
<pin id="267" dir="0" index="8" bw="24" slack="0"/>
<pin id="268" dir="0" index="9" bw="1" slack="0"/>
<pin id="269" dir="0" index="10" bw="1" slack="0"/>
<pin id="270" dir="0" index="11" bw="1" slack="0"/>
<pin id="271" dir="0" index="12" bw="1" slack="0"/>
<pin id="272" dir="0" index="13" bw="1" slack="0"/>
<pin id="273" dir="0" index="14" bw="1" slack="0"/>
<pin id="274" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_111/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="col_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="col_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_flatten_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="1"/>
<pin id="301" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_flatten_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="row_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="2"/>
<pin id="312" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="row_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="2"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="col_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="2"/>
<pin id="323" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="col_1_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="2"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="col_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond_flatten_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="19" slack="0"/>
<pin id="346" dir="0" index="1" bw="19" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten_next_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="19" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_data_V_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="34" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="24" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lhs_V_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="rhs_V_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ret_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lhs_V_1_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="rhs_V_1_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="swin_2_2_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="22" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="0" index="3" bw="6" slack="0"/>
<pin id="411" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="swin_2_2_V/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="swin_V_0_1_1_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="2"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_V_0_1_1_load/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="swin_0_1_V_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_0_1_V_load/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_V_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="swin_1_0_V_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_1_0_V_load/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="swin_1_1_V_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="2"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_1_1_V_load/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_V_1_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_1_load/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="swin_2_0_V_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_2_0_V_load/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="swin_2_1_V_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swin_2_1_V_load/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_77_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_78_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="StgValue_79_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="2"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_80_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_81_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="col_1_mid2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_1_mid2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="row_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="9" slack="0"/>
<pin id="483" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_s/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_5_mid1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_mid1/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_5_mid2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="row_mid2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid2/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="lhs_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="rhs_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ret_V_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="lhs_V_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="rhs_V_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ret_V_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="rhs_V_4_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4_cast/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="ret_V_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="10" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_6_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_9_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_data_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="8" slack="0"/>
<pin id="600" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_last_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="col_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="StgValue_113_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="0" index="1" bw="8" slack="2"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="StgValue_114_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="2"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="StgValue_115_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="2"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/4 "/>
</bind>
</comp>

<comp id="639" class="1007" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="0" index="2" bw="22" slack="0"/>
<pin id="643" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_1/3 zext_cast/3 mul/3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="buff1_V_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff1_V_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="buff2_V_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff2_V_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="664" class="1005" name="col_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="swin_V_0_1_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="2"/>
<pin id="671" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_V_0_1_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="swin_0_1_V_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="2"/>
<pin id="677" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_0_1_V "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="2"/>
<pin id="683" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="687" class="1005" name="swin_1_0_V_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="2"/>
<pin id="689" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_1_0_V "/>
</bind>
</comp>

<comp id="693" class="1005" name="swin_1_1_V_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="2"/>
<pin id="695" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_1_1_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_V_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="2"/>
<pin id="701" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="swin_2_0_V_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="2"/>
<pin id="707" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_2_0_V "/>
</bind>
</comp>

<comp id="711" class="1005" name="swin_2_1_V_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="2"/>
<pin id="713" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="swin_2_1_V "/>
</bind>
</comp>

<comp id="717" class="1005" name="exitcond_flatten_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="721" class="1005" name="indvar_flatten_next_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="19" slack="0"/>
<pin id="723" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="726" class="1005" name="swin_2_2_V_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="swin_2_2_V "/>
</bind>
</comp>

<comp id="732" class="1005" name="row_mid2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_mid2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_data_V_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="24" slack="1"/>
<pin id="739" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_last_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="747" class="1005" name="col_3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="0"/>
<pin id="749" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="106" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="108" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="108" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="240"><net_src comp="116" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="230" pin=6"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="230" pin=7"/></net>

<net id="252"><net_src comp="142" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="142" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="275"><net_src comp="158" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="283"><net_src comp="160" pin="0"/><net_sink comp="258" pin=9"/></net>

<net id="284"><net_src comp="160" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="285"><net_src comp="162" pin="0"/><net_sink comp="258" pin=11"/></net>

<net id="286"><net_src comp="162" pin="0"/><net_sink comp="258" pin=13"/></net>

<net id="287"><net_src comp="162" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="291"><net_src comp="92" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="110" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="134" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="292" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="94" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="292" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="100" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="303" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="112" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="303" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="114" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="230" pin="8"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="118" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="120" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="118" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="356" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="122" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="124" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="360" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="370" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="356" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="128" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="130" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="132" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="435" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="428" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="425" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="418" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="325" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="136" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="325" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="138" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="314" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="140" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="314" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="140" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="466" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="486" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="466" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="480" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="314" pin="4"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="415" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="248" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="514" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="435" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="528" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="144" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="146" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="545" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="573"><net_src comp="148" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="559" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="122" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="146" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="581"><net_src comp="567" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="150" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="559" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="577" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="152" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="583" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="601"><net_src comp="154" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="587" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="587" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="587" pin="3"/><net_sink comp="595" pin=3"/></net>

<net id="605"><net_src comp="595" pin="4"/><net_sink comp="258" pin=8"/></net>

<net id="610"><net_src comp="472" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="156" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="498" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="612" pin="2"/><net_sink comp="258" pin=12"/></net>

<net id="623"><net_src comp="100" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="472" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="633"><net_src comp="253" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="248" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="398" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="402" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="126" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="651"><net_src comp="176" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="657"><net_src comp="180" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="663"><net_src comp="332" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="338" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="672"><net_src comp="184" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="678"><net_src comp="188" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="684"><net_src comp="192" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="690"><net_src comp="196" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="696"><net_src comp="200" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="702"><net_src comp="204" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="708"><net_src comp="208" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="714"><net_src comp="212" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="720"><net_src comp="344" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="350" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="729"><net_src comp="406" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="735"><net_src comp="506" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="740"><net_src comp="595" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="258" pin=8"/></net>

<net id="745"><net_src comp="612" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="258" pin=12"/></net>

<net id="750"><net_src comp="619" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {5 }
	Port: out_V_keep_V | {5 }
	Port: out_V_strb_V | {5 }
	Port: out_V_user_V | {5 }
	Port: out_V_last_V | {5 }
	Port: out_V_id_V | {5 }
	Port: out_V_dest_V | {5 }
 - Input state : 
	Port: img_filter_hw : in_V_data_V | {3 }
	Port: img_filter_hw : in_V_keep_V | {3 }
	Port: img_filter_hw : in_V_strb_V | {3 }
	Port: img_filter_hw : in_V_user_V | {3 }
	Port: img_filter_hw : in_V_last_V | {3 }
	Port: img_filter_hw : in_V_id_V | {3 }
	Port: img_filter_hw : in_V_dest_V | {3 }
  - Chain level:
	State 1
		empty : 1
		StgValue_24 : 1
		empty_10 : 1
		StgValue_27 : 1
	State 2
		tmp : 1
		col_2 : 1
		StgValue_36 : 2
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		p_Result_s : 1
		p_Result_1 : 1
		lhs_V_cast : 2
		rhs_V_cast : 2
		ret_V : 3
		tmp_2 : 1
		lhs_V_1_cast : 4
		rhs_V_1_cast : 2
		ret_V_1 : 5
		zext_cast : 6
		mul : 7
		swin_2_2_V : 8
	State 4
		StgValue_77 : 1
		StgValue_78 : 1
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		tmp_s : 1
		col_1_mid2 : 2
		row_s : 1
		tmp_5_mid1 : 2
		tmp_1 : 1
		tmp_5_mid2 : 3
		row_mid2 : 2
		StgValue_91 : 1
		StgValue_93 : 1
		lhs_V : 1
		ret_V_2 : 1
		lhs_V_1 : 2
		rhs_V_1 : 1
		ret_V_3 : 3
		ret_V_4 : 4
		tmp_4 : 5
		p_s : 6
		tmp_5 : 7
		icmp : 8
		tmp_6 : 7
		tmp_9 : 9
		tmp_data_V : 10
		tmp_3 : 3
		tmp_last_V : 4
		StgValue_111 : 11
		col_3 : 3
	State 5
		empty_13 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        col_2_fu_338        |    0    |    0    |    17   |
|          | indvar_flatten_next_fu_350 |    0    |    0    |    26   |
|    add   |        ret_V_fu_388        |    0    |    0    |    15   |
|          |        row_s_fu_480        |    0    |    0    |    16   |
|          |       ret_V_4_fu_545       |    0    |    0    |    22   |
|          |        col_3_fu_619        |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_332         |    0    |    0    |    13   |
|          |   exitcond_flatten_fu_344  |    0    |    0    |    20   |
|          |        tmp_s_fu_466        |    0    |    0    |    13   |
|   icmp   |      tmp_5_mid1_fu_486     |    0    |    0    |    13   |
|          |        tmp_1_fu_492        |    0    |    0    |    13   |
|          |         icmp_fu_577        |    0    |    0    |    8    |
|          |        tmp_3_fu_606        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |      col_1_mid2_fu_472     |    0    |    0    |    9    |
|          |      tmp_5_mid2_fu_498     |    0    |    0    |    2    |
|  select  |       row_mid2_fu_506      |    0    |    0    |    9    |
|          |         p_s_fu_559         |    0    |    0    |    9    |
|          |        tmp_9_fu_587        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    sub   |       ret_V_2_fu_522       |    0    |    0    |    15   |
|          |       ret_V_3_fu_536       |    0    |    0    |    22   |
|----------|----------------------------|---------|---------|---------|
|    and   |      tmp_last_V_fu_612     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  addmul  |         grp_fu_639         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      grp_write_fu_216      |    0    |    0    |    0    |
|   write  |      grp_write_fu_223      |    0    |    0    |    0    |
|          |      grp_write_fu_258      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    empty_12_read_fu_230    |    0    |    0    |    0    |
|   read   |     tmp_V_4_read_fu_248    |    0    |    0    |    0    |
|          |     tmp_V_5_read_fu_253    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|extractvalue|     tmp_data_V_1_fu_356    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_360     |    0    |    0    |    0    |
|partselect|      p_Result_1_fu_370     |    0    |    0    |    0    |
|          |      swin_2_2_V_fu_406     |    0    |    0    |    0    |
|          |        tmp_5_fu_567        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      lhs_V_cast_fu_380     |    0    |    0    |    0    |
|          |      rhs_V_cast_fu_384     |    0    |    0    |    0    |
|          |     lhs_V_1_cast_fu_398    |    0    |    0    |    0    |
|   zext   |     rhs_V_1_cast_fu_402    |    0    |    0    |    0    |
|          |        lhs_V_fu_514        |    0    |    0    |    0    |
|          |        rhs_V_fu_518        |    0    |    0    |    0    |
|          |       rhs_V_1_fu_532       |    0    |    0    |    0    |
|          |     rhs_V_4_cast_fu_542    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_2_fu_394        |    0    |    0    |    0    |
|          |        tmp_6_fu_583        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |       lhs_V_1_fu_528       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_551        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|      tmp_data_V_fu_595     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   282   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     buff1_V_V_reg_648     |    8   |
|     buff2_V_V_reg_654     |    8   |
|       col_1_reg_321       |   10   |
|       col_2_reg_664       |   10   |
|       col_3_reg_747       |   10   |
|        col_reg_288        |   10   |
|  exitcond_flatten_reg_717 |    1   |
|indvar_flatten_next_reg_721|   19   |
|   indvar_flatten_reg_299  |   19   |
|      row_mid2_reg_732     |    9   |
|        row_reg_310        |    9   |
|     swin_0_1_V_reg_675    |    8   |
|     swin_1_0_V_reg_687    |    8   |
|     swin_1_1_V_reg_693    |    8   |
|     swin_2_0_V_reg_705    |    8   |
|     swin_2_1_V_reg_711    |    8   |
|     swin_2_2_V_reg_726    |    8   |
|    swin_V_0_1_1_reg_669   |    8   |
|      tmp_V_1_reg_699      |    8   |
|       tmp_V_reg_681       |    8   |
|     tmp_data_V_reg_737    |   24   |
|     tmp_last_V_reg_742    |    1   |
|        tmp_reg_660        |    1   |
+---------------------------+--------+
|           Total           |   211  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_216 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_223 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_258 |  p8  |   2  |  24  |   48   ||    9    |
| grp_write_fu_258 |  p12 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   282  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   211  |   318  |
+-----------+--------+--------+--------+--------+
