	 	 instructionsRAM[5248] <= 32'b01101100000000000000000000000000;//Nop
	 	 instructionsRAM[5249] <= 32'b01010100000000000000000001010001;//Jump to #81
	 	 instructionsRAM[5250] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[5251] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5252] <= 32'b01100100111000000000000000001001;//Store r[7] in m[#9]
	 	 instructionsRAM[5253] <= 32'b01100000011000000000000000001100;//Load m[#12] to r[3]
	 	 instructionsRAM[5254] <= 32'b00001100001000110000000000000001;//SUBi r[3], #1 to r[1]
	 	 instructionsRAM[5255] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5256] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5257] <= 32'b00000100100001110000000000000000;//ADDi r[7], #0 to r[4]
	 	 instructionsRAM[5258] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[5259] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5260] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[5261] <= 32'b01001100000000000000000001000001;//Branch on Zero #65
	 	 instructionsRAM[5262] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5263] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[5264] <= 32'b01100100111000000000000000001101;//Store r[7] in m[#13]
	 	 instructionsRAM[5265] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5266] <= 32'b00000100001000110000000000000001;//ADDi r[3], #1 to r[1]
	 	 instructionsRAM[5267] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5268] <= 32'b01100100111000000000000000001010;//Store r[7] in m[#10]
	 	 instructionsRAM[5269] <= 32'b01100000011000000000000000001010;//Load m[#10] to r[3]
	 	 instructionsRAM[5270] <= 32'b01100000100000000000000000001100;//Load m[#12] to r[4]
	 	 instructionsRAM[5271] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[5272] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5273] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[5274] <= 32'b01001100000000000000000000010110;//Branch on Zero #22
	 	 instructionsRAM[5275] <= 32'b01100000011000000000000000001010;//Load m[#10] to r[3]
	 	 instructionsRAM[5276] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5277] <= 32'b10000100001001000000000000000000;//Loadr m[r[4]] to r[1]
	 	 instructionsRAM[5278] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5279] <= 32'b01100000011000000000000000001101;//Load m[#13] to r[3]
	 	 instructionsRAM[5280] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5281] <= 32'b10000100001001000000000000000000;//Loadr m[r[4]] to r[1]
	 	 instructionsRAM[5282] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[5283] <= 32'b00000100011001110000000000000000;//ADDi r[7], #0 to r[3]
	 	 instructionsRAM[5284] <= 32'b00000100100010000000000000000000;//ADDi r[8], #0 to r[4]
	 	 instructionsRAM[5285] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[5286] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5287] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[5288] <= 32'b01001100000000000000000000000011;//Branch on Zero #3
	 	 instructionsRAM[5289] <= 32'b01100000011000000000000000001010;//Load m[#10] to r[3]
	 	 instructionsRAM[5290] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[5291] <= 32'b01100100111000000000000000001101;//Store r[7] in m[#13]
	 	 instructionsRAM[5292] <= 32'b01100000011000000000000000001010;//Load m[#10] to r[3]
	 	 instructionsRAM[5293] <= 32'b00000100001000110000000000000001;//ADDi r[3], #1 to r[1]
	 	 instructionsRAM[5294] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5295] <= 32'b01100100111000000000000000001010;//Store r[7] in m[#10]
	 	 instructionsRAM[5296] <= 32'b01010100000000000000000000010101;//Jump to #21
	 	 instructionsRAM[5297] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5298] <= 32'b01100000100000000000000000001101;//Load m[#13] to r[4]
	 	 instructionsRAM[5299] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[5300] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[5301] <= 32'b00100100001000010001100000000000;//OR r[1],r[3] to r[1]
	 	 instructionsRAM[5302] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5303] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[5304] <= 32'b01001100000000000000000000010001;//Branch on Zero #17
	 	 instructionsRAM[5305] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5306] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5307] <= 32'b10000100001001000000000000000000;//Loadr m[r[4]] to r[1]
	 	 instructionsRAM[5308] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5309] <= 32'b01100100111000000000000000001011;//Store r[7] in m[#11]
	 	 instructionsRAM[5310] <= 32'b01100000011000000000000000001101;//Load m[#13] to r[3]
	 	 instructionsRAM[5311] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5312] <= 32'b10000100001001000000000000000000;//Loadr m[r[4]] to r[1]
	 	 instructionsRAM[5313] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5314] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5315] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5316] <= 32'b10001000111001000000000000000000;//rStore to r[7] in m[r[4]] 
	 	 instructionsRAM[5317] <= 32'b01100000011000000000000000001011;//Load m[#11] to r[3]
	 	 instructionsRAM[5318] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[5319] <= 32'b01100000011000000000000000001101;//Load m[#13] to r[3]
	 	 instructionsRAM[5320] <= 32'b00000100100000110000000000001110;//ADDi r[3], #14 to r[4]
	 	 instructionsRAM[5321] <= 32'b10001000111001000000000000000000;//rStore to r[7] in m[r[4]] 
	 	 instructionsRAM[5322] <= 32'b01100000011000000000000000001001;//Load m[#9] to r[3]
	 	 instructionsRAM[5323] <= 32'b00000100001000110000000000000001;//ADDi r[3], #1 to r[1]
	 	 instructionsRAM[5324] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5325] <= 32'b01100100111000000000000000001001;//Store r[7] in m[#9]
	 	 instructionsRAM[5326] <= 32'b01010100000000000000000000000101;//Jump to #5
	 	 instructionsRAM[5327] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[5328] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[5329] <= 32'b01101000001000000000000000001001;//Loadi #9 to r[1]
	 	 instructionsRAM[5330] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5331] <= 32'b01100100111000000000000000000010;//Store r[7] in m[#2]
	 	 instructionsRAM[5332] <= 32'b01101000001000000000000000000110;//Loadi #6 to r[1]
	 	 instructionsRAM[5333] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5334] <= 32'b01100100111000000000000000000011;//Store r[7] in m[#3]
	 	 instructionsRAM[5335] <= 32'b01101000001000000000000000001000;//Loadi #8 to r[1]
	 	 instructionsRAM[5336] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5337] <= 32'b01100100111000000000000000000100;//Store r[7] in m[#4]
	 	 instructionsRAM[5338] <= 32'b01101000001000000000000000000111;//Loadi #7 to r[1]
	 	 instructionsRAM[5339] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5340] <= 32'b01100100111000000000000000000101;//Store r[7] in m[#5]
	 	 instructionsRAM[5341] <= 32'b01100000001000000000000000000010;//Load m[#2] to r[1]
	 	 instructionsRAM[5342] <= 32'b01100000001000000000000000000010;//Load m[#2] to r[1]
	 	 instructionsRAM[5343] <= 32'b01100100001000000000000000001110;//Store r[1] in m[#14]
	 	 instructionsRAM[5344] <= 32'b01100000001000000000000000000011;//Load m[#3] to r[1]
	 	 instructionsRAM[5345] <= 32'b01100100001000000000000000001111;//Store r[1] in m[#15]
	 	 instructionsRAM[5346] <= 32'b01100000001000000000000000000100;//Load m[#4] to r[1]
	 	 instructionsRAM[5347] <= 32'b01100100001000000000000000010000;//Store r[1] in m[#16]
	 	 instructionsRAM[5348] <= 32'b01100000001000000000000000000101;//Load m[#5] to r[1]
	 	 instructionsRAM[5349] <= 32'b01100100001000000000000000010001;//Store r[1] in m[#17]
	 	 instructionsRAM[5350] <= 32'b01100000001000000000000000000110;//Load m[#6] to r[1]
	 	 instructionsRAM[5351] <= 32'b01100100001000000000000000010010;//Store r[1] in m[#18]
	 	 instructionsRAM[5352] <= 32'b01101000001000000000000000000100;//Loadi #4 to r[1]
	 	 instructionsRAM[5353] <= 32'b01100100001000000000000000001100;//Store r[1] in m[#12]
	 	 instructionsRAM[5354] <= 32'b01101010010000000000000000010100;//Loadi #20 to r[18]
	 	 instructionsRAM[5355] <= 32'b00000110010100100000000000000001;//ADDi r[18], #1 to r[18]
	 	 instructionsRAM[5356] <= 32'b01101000001000000000000001101111;//Loadi #111 to r[1]
	 	 instructionsRAM[5357] <= 32'b10001000001100100000000000000000;//rStore to r[1] in m[r[18]] 
	 	 instructionsRAM[5358] <= 32'b01010100000000000000000000000010;//Jump to #2
	 	 instructionsRAM[5359] <= 32'b00001110010100100000000000000001;//SUBi r[18], #1 to r[18]
	 	 instructionsRAM[5360] <= 32'b01100000001000000000000000001110;//Load m[#14] to r[1]
	 	 instructionsRAM[5361] <= 32'b01100100001000000000000000000010;//Store r[1] in m[#2]
	 	 instructionsRAM[5362] <= 32'b01100000001000000000000000001111;//Load m[#15] to r[1]
	 	 instructionsRAM[5363] <= 32'b01100100001000000000000000000011;//Store r[1] in m[#3]
	 	 instructionsRAM[5364] <= 32'b01100000001000000000000000010000;//Load m[#16] to r[1]
	 	 instructionsRAM[5365] <= 32'b01100100001000000000000000000100;//Store r[1] in m[#4]
	 	 instructionsRAM[5366] <= 32'b01100000001000000000000000010001;//Load m[#17] to r[1]
	 	 instructionsRAM[5367] <= 32'b01100100001000000000000000000101;//Store r[1] in m[#5]
	 	 instructionsRAM[5368] <= 32'b01100000001000000000000000010010;//Load m[#18] to r[1]
	 	 instructionsRAM[5369] <= 32'b01100100001000000000000000000110;//Store r[1] in m[#6]
	 	 instructionsRAM[5370] <= 32'b01101000001000000000000000000001;//Loadi #1 to r[1]
	 	 instructionsRAM[5371] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5372] <= 32'b01100100111000000000000000000111;//Store r[7] in m[#7]
	 	 instructionsRAM[5373] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[5374] <= 32'b00000100100000110000000000000010;//ADDi r[3], #2 to r[4]
	 	 instructionsRAM[5375] <= 32'b10000100001001000000000000000000;//Loadr m[r[4]] to r[1]
	 	 instructionsRAM[5376] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[5377] <= 32'b00000100001001110000000000000000;//ADDi r[7], #0 to r[1]
	 	 instructionsRAM[5378] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[5379] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[5380] <= 32'b01110000000000000000000000000000;//Hlt

