module ram(
    input [9:0] address,
    input [7:0] data_in,
    input clk,
    input we,
    output [7:0] data_out
    
);

     reg [7:0] memory [0:1023];

    always @(posedge clk) begin
        if (we) begin
            memory[address] <= data_in;
        end
        data_out <= memory[address];
    end

endmodule
 
