#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 25 14:58:14 2023
# Process ID: 32412
# Current directory: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/xsim.log
# Journal file: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source matrixmul.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_matrixmul_top/AESL_inst_matrixmul/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set res_group [add_wave_group res(fifo) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $res_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $b_group -radix hex
## set a_group [add_wave_group a(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 315 ns : File "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 25 14:58:20 2023...
