Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Dec 12 23:13:30 2020
| Host         : DESKTOP-PS7LJIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Inmultire_wallace_16_mainn_timing_summary_routed.rpt -rpx Inmultire_wallace_16_mainn_timing_summary_routed.rpx
| Design       : Inmultire_wallace_16_mainn
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.162      -32.959                     17                  165        0.210        0.000                      0                  165        4.500        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.162      -32.959                     17                  165        0.210        0.000                      0                  165        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -3.162ns,  Total Violation      -32.959ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.183ns  (logic 2.860ns (21.694%)  route 10.323ns (78.306%))
  Logic Levels:           17  (LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.313    17.327    mul_CPA1/cout_1609
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.451 r  Data_aux[28]_i_3/O
                         net (fo=3, routed)           0.166    17.617    mul_CPA1/cout_1611
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.741 r  Data_aux[31]_i_5/O
                         net (fo=3, routed)           0.437    18.177    mul_CPA1/cout_1613
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.124    18.301 r  Data_aux[31]_i_2/O
                         net (fo=1, routed)           0.000    18.301    mul_CPA1/p31
    SLICE_X4Y33          FDRE                                         r  Data_aux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.513    14.885    Clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  Data_aux_reg[31]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.031    15.139    Data_aux_reg[31]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 2.860ns (21.628%)  route 10.364ns (78.372%))
  Logic Levels:           17  (LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.313    17.327    mul_CPA1/cout_1609
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.451 r  Data_aux[28]_i_3/O
                         net (fo=3, routed)           0.166    17.617    mul_CPA1/cout_1611
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.741 r  Data_aux[31]_i_5/O
                         net (fo=3, routed)           0.477    18.217    mul_CPA1/cout_1613
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.341 r  Data_aux[30]_i_1/O
                         net (fo=1, routed)           0.000    18.341    mul_CPA1/p30
    SLICE_X6Y33          FDRE                                         r  Data_aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.513    14.885    Clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  Data_aux_reg[30]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.079    15.187    Data_aux_reg[30]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.051ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.122ns  (logic 2.860ns (21.795%)  route 10.262ns (78.205%))
  Logic Levels:           17  (LUT3=1 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.313    17.327    mul_CPA1/cout_1609
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.451 r  Data_aux[28]_i_3/O
                         net (fo=3, routed)           0.166    17.617    mul_CPA1/cout_1611
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.741 r  Data_aux[31]_i_5/O
                         net (fo=3, routed)           0.375    18.116    mul_CPA1/cout_1613
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.124    18.240 r  Data_aux[29]_i_1/O
                         net (fo=1, routed)           0.000    18.240    mul_CPA1/p29
    SLICE_X6Y32          FDRE                                         r  Data_aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.512    14.884    Clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  Data_aux_reg[29]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.081    15.188    Data_aux_reg[29]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -18.240    
  -------------------------------------------------------------------
                         slack                                 -3.051    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.875ns  (logic 2.736ns (21.251%)  route 10.139ns (78.749%))
  Logic Levels:           16  (LUT3=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.313    17.327    mul_CPA1/cout_1609
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.451 r  Data_aux[28]_i_3/O
                         net (fo=3, routed)           0.418    17.869    mul_CPA1/cout_1611
    SLICE_X7Y34          LUT3 (Prop_lut3_I2_O)        0.124    17.993 r  Data_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    17.993    mul_CPA1/p27
    SLICE_X7Y34          FDRE                                         r  Data_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.514    14.886    Clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  Data_aux_reg[27]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.031    15.140    Data_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.870ns  (logic 2.731ns (21.220%)  route 10.139ns (78.780%))
  Logic Levels:           16  (LUT4=6 LUT5=3 LUT6=7)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.313    17.327    mul_CPA1/cout_1609
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    17.451 r  Data_aux[28]_i_3/O
                         net (fo=3, routed)           0.418    17.869    mul_CPA1/cout_1611
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.119    17.988 r  Data_aux[28]_i_1/O
                         net (fo=1, routed)           0.000    17.988    mul_CPA1/p28
    SLICE_X7Y34          FDRE                                         r  Data_aux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.514    14.886    Clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  Data_aux_reg[28]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.075    15.184    Data_aux_reg[28]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -17.988    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 2.612ns (20.719%)  route 9.995ns (79.281%))
  Logic Levels:           15  (LUT3=1 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.587    17.601    mul_CPA1/cout_1609
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124    17.725 r  Data_aux[25]_i_1/O
                         net (fo=1, routed)           0.000    17.725    mul_CPA1/p25
    SLICE_X7Y31          FDRE                                         r  Data_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.882    Clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Data_aux_reg[25]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.031    15.136    Data_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -17.725    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 2.638ns (20.882%)  route 9.995ns (79.118%))
  Logic Levels:           15  (LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124    17.014 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.587    17.601    mul_CPA1/cout_1609
    SLICE_X7Y31          LUT5 (Prop_lut5_I1_O)        0.150    17.751 r  Data_aux[26]_i_1/O
                         net (fo=1, routed)           0.000    17.751    mul_CPA1/p26
    SLICE_X7Y31          FDRE                                         r  Data_aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.882    Clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Data_aux_reg[26]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.075    15.180    Data_aux_reg[26]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 2.483ns (20.231%)  route 9.790ns (79.769%))
  Logic Levels:           14  (LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.467    16.890    mul_CPA1/cout_1607
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.119    17.009 r  Data_aux[24]_i_1/O
                         net (fo=1, routed)           0.383    17.391    mul_CPA1/p24
    SLICE_X7Y33          FDRE                                         r  Data_aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.513    14.885    Clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  Data_aux_reg[24]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.269    14.839    Data_aux_reg[24]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -17.391    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.899ns  (logic 2.393ns (20.112%)  route 9.506ns (79.888%))
  Logic Levels:           13  (LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.153    16.452 r  Data_aux[22]_i_1/O
                         net (fo=1, routed)           0.565    17.016    mul_CPA1/p22
    SLICE_X7Y33          FDRE                                         r  Data_aux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.513    14.885    Clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  Data_aux_reg[22]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.284    14.824    Data_aux_reg[22]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -17.016    
  -------------------------------------------------------------------
                         slack                                 -2.192    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 nr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 2.488ns (21.201%)  route 9.247ns (78.799%))
  Logic Levels:           14  (LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.118    Clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  nr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  nr1_reg[15]/Q
                         net (fo=27, routed)          1.148     6.784    nr1[15]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  Data_aux[31]_i_53/O
                         net (fo=5, routed)           0.840     7.748    mul_CPA1/s_214
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.898 r  Data_aux[24]_i_92/O
                         net (fo=3, routed)           0.675     8.573    mul_CPA1/s_313
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.332     8.905 r  Data_aux[24]_i_74/O
                         net (fo=4, routed)           0.595     9.500    mul_CPA1/cout_512
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.624 r  Data_aux[24]_i_51/O
                         net (fo=2, routed)           0.745    10.369    mul_CPA1/cout_612
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.493 r  Data_aux[28]_i_30/O
                         net (fo=3, routed)           0.364    10.857    mul_CPA1/cout_712
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.981 r  Data_aux[28]_i_25/O
                         net (fo=3, routed)           0.467    11.448    mul_CPA1/cout_812
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  Data_aux[28]_i_27/O
                         net (fo=2, routed)           0.602    12.174    mul_CPA1/s_912
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.298 r  Data_aux[28]_i_22/O
                         net (fo=4, routed)           0.818    13.115    mul_CPA1/cout_1011
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  Data_aux[24]_i_30/O
                         net (fo=1, routed)           0.578    13.818    Data_aux[24]_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.942 r  Data_aux[24]_i_17/O
                         net (fo=1, routed)           0.576    14.518    mul_CPA1/s_1310
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.642 r  Data_aux[24]_i_9/O
                         net (fo=2, routed)           0.888    15.530    mul_CPA1/s_1409
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  Data_aux[22]_i_5/O
                         net (fo=2, routed)           0.644    16.299    mul_CPA1/s_1508
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  Data_aux[24]_i_3/O
                         net (fo=3, routed)           0.306    16.729    mul_CPA1/cout_1607
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124    16.853 r  Data_aux[23]_i_1/O
                         net (fo=1, routed)           0.000    16.853    mul_CPA1/p23
    SLICE_X7Y32          FDRE                                         r  Data_aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.512    14.884    Clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Data_aux_reg[23]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.029    15.136    Data_aux_reg[23]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -16.853    
  -------------------------------------------------------------------
                         slack                                 -1.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MPG_term/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_term/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.205%)  route 0.140ns (49.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.507    MPG_term/Clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  MPG_term/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  MPG_term/Q2_reg/Q
                         net (fo=4, routed)           0.140     1.788    MPG_term/Q2
    SLICE_X1Y37          FDRE                                         r  MPG_term/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.022    MPG_term/Clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  MPG_term/Q3_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.071     1.578    MPG_term/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MPG_start2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_start2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.353%)  route 0.177ns (55.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.500    MPG_start2/Clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  MPG_start2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  MPG_start2/Q1_reg/Q
                         net (fo=16, routed)          0.177     1.818    MPG_start2/Q1
    SLICE_X1Y29          FDRE                                         r  MPG_start2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.015    MPG_start2/Clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  MPG_start2/Q2_reg/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070     1.585    MPG_start2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nr2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.902%)  route 0.172ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586     1.499    Clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  nr2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  nr2_reg[14]/Q
                         net (fo=44, routed)          0.172     1.813    MPG_start2/Q[10]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  MPG_start2/Data_aux[14]_i_1/O
                         net (fo=1, routed)           0.000     1.858    p_1_in[14]
    SLICE_X5Y29          FDRE                                         r  Data_aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.013    Clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  Data_aux_reg[14]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091     1.603    Data_aux_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display1/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  display1/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  display1/Num_reg[0]/Q
                         net (fo=3, routed)           0.179     1.819    display1/Num_reg_n_0_[0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  display1/Num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    display1/Num[0]
    SLICE_X1Y23          FDRE                                         r  display1/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.011    display1/Clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  display1/Num_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.091     1.589    display1/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display1/Num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.497    display1/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display1/Num_reg[11]/Q
                         net (fo=2, routed)           0.133     1.771    display1/Num_reg_n_0_[11]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  display1/Num0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.882    display1/data0[11]
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.010    display1/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[11]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    display1/Num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 display1/Num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.497    display1/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  display1/Num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display1/Num_reg[7]/Q
                         net (fo=2, routed)           0.134     1.772    display1/Num_reg_n_0_[7]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  display1/Num0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.883    display1/data0[7]
    SLICE_X0Y24          FDRE                                         r  display1/Num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.010    display1/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  display1/Num_reg[7]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    display1/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 display1/Num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  display1/Num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display1/Num_reg[15]/Q
                         net (fo=2, routed)           0.134     1.773    display1/Num_reg_n_0_[15]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  display1/Num0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.884    display1/data0[15]
    SLICE_X0Y26          FDRE                                         r  display1/Num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.011    display1/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  display1/Num_reg[15]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    display1/Num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display1/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.500    display1/Clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  display1/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display1/Num_reg[19]/Q
                         net (fo=17, routed)          0.146     1.787    display1/sel0[2]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  display1/Num0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.898    display1/data0[19]
    SLICE_X0Y27          FDRE                                         r  display1/Num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.013    display1/Clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  display1/Num_reg[19]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    display1/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.576%)  route 0.272ns (59.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    Clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  nr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  nr1_reg[2]/Q
                         net (fo=39, routed)          0.272     1.912    MPG_start/Q[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.957 r  MPG_start/Data_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    p_1_in[2]
    SLICE_X2Y28          FDRE                                         r  Data_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.014    Clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  Data_aux_reg[2]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     1.655    Data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display1/Num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.497    display1/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display1/Num_reg[11]/Q
                         net (fo=2, routed)           0.133     1.771    display1/Num_reg_n_0_[11]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.915 r  display1/Num0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.915    display1/data0[12]
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.010    display1/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  display1/Num_reg[12]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    display1/Num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Data_aux_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31     Data_aux_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34     Data_aux_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34     Data_aux_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32     Data_aux_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28     Data_aux_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33     Data_aux_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33     Data_aux_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30     Data_aux_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34     Data_aux_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34     Data_aux_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33     Data_aux_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     Data_aux_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34     nr1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     nr1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     nr1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     nr1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     nr1_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36     nr2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34     Data_aux_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34     Data_aux_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y32     Data_aux_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33     Data_aux_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     Data_aux_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     display1/Num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     display1/Num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     display1/Num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     display1/Num_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     display1/Num_reg[6]/C



