EDA Netlist Writer report for syntest_fifo_generic
Wed Apr  3 13:30:07 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                       ;
+---------------------------+------------------------------------------------------+
; EDA Netlist Writer Status ; No Output Files Generated - Wed Apr  3 13:30:07 2019 ;
; Revision Name             ; syntest_fifo_generic                                 ;
; Top-level Entity Name     ; syntest_fifo_generic                                 ;
; Family                    ; Arria 10                                             ;
+---------------------------+------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Wed Apr  3 13:30:03 2019
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Warning (199027): Can't generate simulation output files. Update EDA Tool Settings to specify an EDA Simulation tool and output format. Alternatively, specify the settings with command-line options or Tcl script.
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5136 megabytes
    Info: Processing ended: Wed Apr  3 13:30:07 2019
    Info: Elapsed time: 00:00:04


