/*
 * Copyright (c) Hunan Goke,Chengdu Goke,Shandong Goke. 2021. All rights reserved.
 */

#ifndef __ARM_ARCH_MMU_H
#define __ARM_ARCH_MMU_H

#include <linux/types.h>
#ifdef CONFIG_ARCH_MMU
/*
 * Translation Table Base Bit Masks
 */
#define ARM_TRANSLATION_TABLE_MASK               0xFFFFC000

/*
 * Domain Access Control Bit Masks
 */
#define arm_access_type_no_access(domain_num)    (0x0 << (domain_num)*2)
#define arm_access_type_client(domain_num)       (0x1 << (domain_num)*2)
#define arm_access_type_manager(domain_num)      (0x3 << (domain_num)*2)


#define ARM_MMU_FIRST_LEVEL_FAULT_ID 0x0

struct arm_mmu_first_level_fault {
	unsigned int id: 2;
	unsigned int sbz: 30;
};

#define ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID 0x1

struct arm_mmu_first_level_page_table {
	unsigned int id: 2;
	unsigned int sbz0: 1;
	unsigned int ns: 1;
	unsigned int sbz1: 1;
	unsigned int domain: 4;
	unsigned int imp: 1;
	unsigned int base_address: 22;
};

#define ARM_MMU_FIRST_LEVEL_SECTION_ID 0x2

struct arm_mmu_first_level_section {
	unsigned int id: 2;
	unsigned int b: 1;
	unsigned int c: 1;
	unsigned int xn: 1;
	unsigned int domain: 4;
	unsigned int imp: 1;
	unsigned int ap0: 2;
	unsigned int tex: 3;
	unsigned int ap1: 1;
	unsigned int s: 1;
	unsigned int ng: 1;
	unsigned int reserved: 1;
	unsigned int ns: 1;
	unsigned int base_address: 12;
};

struct arm_mmu_first_level_reserved {
	unsigned int id: 2;
	unsigned int sbz: 30;
};

#define ARM_MMU_SECOND_LEVEL_FAULT_ID 0x0

struct arm_mmu_second_level_fault {
	unsigned int id: 2;
	unsigned int sbz: 30;
};

#define ARM_MMU_SECOND_LEVEL_SMALL_ID 0x2

struct arm_mmu_second_level_small {
	unsigned int id: 2;
	unsigned int b: 1;
	unsigned int c: 1;
	unsigned int ap0: 2;
	unsigned int tex: 3;
	unsigned int ap1: 1;
	unsigned int s: 1;
	unsigned int ng: 1;
	unsigned int base_address: 20;
};

#define ARM_MMU_FIRST_LEVEL_RESERVED_ID 0x3

#define arm_mmu_first_level_descriptor_address(ttb_base, table_index) \
	(unsigned long *)((unsigned long)(ttb_base) + ((table_index) << 2))

#define ARM_FIRST_LEVEL_PAGE_TABLE_SIZE 0x4000

union arm_mmu_first_level_descriptor {
	unsigned long word;
	struct arm_mmu_first_level_fault fault;
	struct arm_mmu_first_level_page_table page_table;
	struct arm_mmu_first_level_section section;
	struct arm_mmu_first_level_reserved reserved;
};

union arm_mmu_second_level_descriptor {
	unsigned long word;
	struct arm_mmu_second_level_fault fault;
	struct arm_mmu_second_level_small small;
};

static inline void arm_mmu_section(int ttb_base, int actual_base,
			int virtual_base, unsigned int tex, unsigned int cacheable,
			unsigned int bufferable, unsigned int perm,
			unsigned int shareable)
{
	register union arm_mmu_first_level_descriptor desc;

	desc.word = 0;
	desc.section.id = ARM_MMU_FIRST_LEVEL_SECTION_ID;
	desc.section.c = cacheable;
	desc.section.b = bufferable;
	desc.section.xn = 0;
	desc.section.domain = 0;
	desc.section.ap0 = perm;
	desc.section.tex = tex;
	desc.section.ap1 = 0;
	desc.section.s = shareable;
	desc.section.base_address = actual_base;
	*arm_mmu_first_level_descriptor_address(ttb_base, (virtual_base))
		= desc.word;
}

static inline void x_arm_mmu_section(int abase, int vbase, int size,
									 unsigned int tex, unsigned int cache, unsigned int buff,
									 unsigned int access, unsigned int shareable)
{
	int i;
	int j = abase;
	int k = vbase;
	unsigned long ttb_base = CONFIG_TTB_ADDR;

	for (i = size; i > 0 ; i--, j++, k++)
		arm_mmu_section(ttb_base, j, k, tex, cache,
						buff, access, shareable);
}

#define ARM_UNCACHEABLE     0
#define ARM_CACHEABLE       1
#define ARM_UNBUFFERABLE    0
#define ARM_BUFFERABLE      1

#define ARM_ACCESS_PERM_NONE_NONE   0
#define ARM_ACCESS_PERM_RW_NONE     1
#define ARM_ACCESS_PERM_RW_RO       2
#define ARM_ACCESS_PERM_RW_RW       3

#define ARM_NOSHAREABLE     0
#define ARM_SHAREABLE       1

#define ARM_MEMTYPE_STRONGORDER      0
#define ARM_MEMTYPE_DEVICE           1
#define ARM_MEMTYPE_NORMAL           2
#define ARM_MEMTYPE_RESERVED         3


#define ARM_CACHETYPE_NOCACHE        0
#define ARM_CACHETYPE_WRITEBACK      1
#define ARM_CACHETYPE_WRITETHROUGH   2
#define ARM_CACHETYPE_WRITEBACK_ONLY 3


/*
 * Initialization for the Domain Access Control Register
 */
#define ARM_ACCESS_DACR_DEFAULT      (  \
	arm_access_type_manager(0)    | \
	arm_access_type_no_access(1)  | \
	arm_access_type_no_access(2)  | \
	arm_access_type_no_access(3)  | \
	arm_access_type_no_access(4)  | \
	arm_access_type_no_access(5)  | \
	arm_access_type_no_access(6)  | \
	arm_access_type_no_access(7)  | \
	arm_access_type_no_access(8)  | \
	arm_access_type_no_access(9)  | \
	arm_access_type_no_access(10) | \
	arm_access_type_no_access(11) | \
	arm_access_type_no_access(12) | \
	arm_access_type_no_access(13) | \
	arm_access_type_no_access(14) | \
	arm_access_type_no_access(15))

#endif
#endif
