[2025-09-17 02:11:26] START suite=qualcomm_srv trace=srv551_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2803325 heartbeat IPC: 3.567 cumulative IPC: 3.567 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5190361 heartbeat IPC: 4.189 cumulative IPC: 3.853 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5190361 cumulative IPC: 3.853 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5190361 cumulative IPC: 3.853 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16558877 heartbeat IPC: 0.8796 cumulative IPC: 0.8796 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 28285508 heartbeat IPC: 0.8528 cumulative IPC: 0.866 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 39801349 heartbeat IPC: 0.8684 cumulative IPC: 0.8668 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 54434821 heartbeat IPC: 0.6834 cumulative IPC: 0.8123 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 75203238 heartbeat IPC: 0.4815 cumulative IPC: 0.7142 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 86834765 heartbeat IPC: 0.8597 cumulative IPC: 0.7349 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 97840563 heartbeat IPC: 0.9086 cumulative IPC: 0.7555 (Simulation time: 00 hr 12 min 00 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 109048103 heartbeat IPC: 0.8923 cumulative IPC: 0.7703 (Simulation time: 00 hr 13 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 119819262 heartbeat IPC: 0.9284 cumulative IPC: 0.7851 (Simulation time: 00 hr 14 min 43 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 125279942 cumulative IPC: 0.7982 (Simulation time: 00 hr 16 min 00 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 125279942 cumulative IPC: 0.7982 (Simulation time: 00 hr 16 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7982 instructions: 100000003 cycles: 125279942
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 12.87 Average ROB Occupancy at Mispredict: 36.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3492
BRANCH_INDIRECT: 0.4176
BRANCH_CONDITIONAL: 10.71
BRANCH_DIRECT_CALL: 0.6606
BRANCH_INDIRECT_CALL: 0.1684
BRANCH_RETURN: 0.5581


====Backend Stall Breakdown====
ROB_STALL: 1283158
LQ_STALL: 5138674
SQ_STALL: 219745


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 138.86235
REPLAY_LOAD: 76.11862
NON_REPLAY_LOAD: 13.742621

== Total ==
ADDR_TRANS: 152332
REPLAY_LOAD: 165558
NON_REPLAY_LOAD: 965268

== Counts ==
ADDR_TRANS: 1097
REPLAY_LOAD: 2175
NON_REPLAY_LOAD: 70239

cpu0->cpu0_STLB TOTAL        ACCESS:    2686782 HIT:    2481997 MISS:     204785 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2686782 HIT:    2481997 MISS:     204785 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 101.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6110959 HIT:    3941632 MISS:    2169327 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    5020894 HIT:    3323389 MISS:    1697505 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     187749 HIT:      85305 MISS:     102444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     489918 HIT:     487110 MISS:       2808 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     412398 HIT:      45828 MISS:     366570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13271795 HIT:   10245396 MISS:    3026399 MSHR_MERGE:     787234
cpu0->cpu0_L1I LOAD         ACCESS:   13271795 HIT:   10245396 MISS:    3026399 MSHR_MERGE:     787234
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 26.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27100259 HIT:   23082897 MISS:    4017362 MSHR_MERGE:     635483
cpu0->cpu0_L1D LOAD         ACCESS:   16986031 HIT:   13880666 MISS:    3105365 MSHR_MERGE:     323636
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9656465 HIT:    9160324 MISS:     496141 MSHR_MERGE:     308389
cpu0->cpu0_L1D TRANSLATION  ACCESS:     457763 HIT:      41907 MISS:     415856 MSHR_MERGE:       3458
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10862455 HIT:   10174441 MISS:     688014 MSHR_MERGE:     347848
cpu0->cpu0_ITLB LOAD         ACCESS:   10862455 HIT:   10174441 MISS:     688014 MSHR_MERGE:     347848
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 25.33 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25611677 HIT:   22243325 MISS:    3368352 MSHR_MERGE:    1021736
cpu0->cpu0_DTLB LOAD         ACCESS:   25611677 HIT:   22243325 MISS:    3368352 MSHR_MERGE:    1021736
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.65 cycles
cpu0->LLC TOTAL        ACCESS:    2456009 HIT:    2263457 MISS:     192552 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1697505 HIT:    1567027 MISS:     130478 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     102444 HIT:      79083 MISS:      23361 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     289490 HIT:     289338 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     366570 HIT:     328009 MISS:      38561 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.79 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2798
  ROW_BUFFER_MISS:     189593
  AVG DBUS CONGESTED CYCLE: 7.245
Channel 0 WQ ROW_BUFFER_HIT:      12661
  ROW_BUFFER_MISS:      85830
  FULL:          0
Channel 0 REFRESHES ISSUED:      10440

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1520431      1342575       135055         7732
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          815         6344        54561         5168
  STLB miss resolved @ L2C                0         1242        10583        44450         3665
  STLB miss resolved @ LLC                0         1357        25483       176937         8830
  STLB miss resolved @ MEM                0          152         4833        26869        10575

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              97418        12691       259058       120719         2266
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          213         1685        20062          950
  STLB miss resolved @ L2C                0          194         3150        10936          363
  STLB miss resolved @ LLC                0          460        10944       124074         3210
  STLB miss resolved @ MEM                0           32         2234        15828         2715
[2025-09-17 02:27:27] END   suite=qualcomm_srv trace=srv551_ap (rc=0)
