/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef __CONN_HOST_CSR_TOP_REGS_H__
#define __CONN_HOST_CSR_TOP_REGS_H__

/* ************************************************************************** */
/* */
/* CONN_HOST_CSR_TOP CR Definitions */
/* */
/* ************************************************************************** */

#if defined(_HIF_AXI)
#define CONN_HOST_CSR_TOP_BASE \
	(0x18060000 + CONN_INFRA_REMAPPING_OFFSET)
#endif

#if defined(_HIF_PCIE)
#define CONN_HOST_CSR_TOP_BASE                                 (0x7C060000)
#endif

#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0000) /* 0000 */
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0010) /* 0010 */
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0014) /* 0014 */
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0018) /* 0018 */
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0020) /* 0020 */
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0024) /* 0024 */
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0028) /* 0028 */
#define CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0030) /* 0030 */
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0034) /* 0034 */
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0038) /* 0038 */
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x003C) /* 003C */
#define CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0040) /* 0040 */
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0044) /* 0044 */
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0048) /* 0048 */
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0050) /* 0050 */
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0054) /* 0054 */
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0058) /* 0058 */
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0080) /* 0080 */
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0084) /* 0084 */
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0088) /* 0088 */
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x008c) /* 008C */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0090) /* 0090 */
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0094) /* 0094 */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_IDS_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0098) /* 0098 */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x009c) /* 009C */
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00a0) /* 00A0 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DBG_IDS_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00a4) /* 00A4 */
#define CONN_HOST_CSR_TOP_BGF_MCU_DBG_IDS_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00a8) /* 00A8 */
#define CONN_HOST_CSR_TOP_HOST2BGF_DEGUG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00ac) /* 00AC */
#define CONN_HOST_CSR_TOP_HOST2GPS_DEGUG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00b0) /* 00B0 */
#define CONN_HOST_CSR_TOP_BGF_DBG_IDS_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00b4) /* 00B4 */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00c0) /* 00C0 */
#define CONN_HOST_CSR_TOP_MESSAGE_WF2AP_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00d0) /* 00D0 */
#define CONN_HOST_CSR_TOP_MESSAGE_AP2WF_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00d4) /* 00D4 */
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00d8) /* 00D8 */
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00dc) /* 00DC */
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00f0) /* 00F0 */
#define CONN_HOST_CSR_TOP_RESERVE_CR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00f4) /* 00F4 */
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00f8) /* 00F8 */
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x00fc) /* 00FC */
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0120) /* 0120 */
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0124) /* 0124 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_DEBUGSYS_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0138) /* 0138 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TO_IO_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x013c) /* 013C */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0140) /* 0140 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0144) /* 0144 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0148) /* 0148 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x014c) /* 014C */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0150) /* 0150 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0154) /* 0154 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_DBG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x015c) /* 015C */
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0160) /* 0160 */
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0164) /* 0164 */
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_OUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0168) /* 0168 */
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_TIMOUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x016c) /* 016C */
#define CONN_HOST_CSR_TOP_DUMMY_CR_0_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0180) /* 0180 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0188) /* 0188 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01a0) /* 01A0 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01a4) /* 01A4 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01a8) /* 01A8 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01ac) /* 01AC */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01b0) /* 01B0 */
#define CONN_HOST_CSR_TOP_CONN2AP_BUS_REMAP_BYPASS_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01c0) /* 01C0 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01c4) /* 01C4 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01c8) /* 01C8 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01cc) /* 01CC */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01d0) /* 01D0 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_WF_PERI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01d4) /* 01D4 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_BT_PERI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01d8) /* 01D8 */
#define CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01dc) /* 01DC */
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01f0) /* 01F0 */
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x01f4) /* 01F4 */
#define CONN_HOST_CSR_TOP_WF_SYSSTRAP_RD_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0200) /* 0200 */
#define CONN_HOST_CSR_TOP_WM_MCU_PC_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0204) /* 0204 */
#define CONN_HOST_CSR_TOP_WM_MCU_GPR_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0208) /* 0208 */
#define CONN_HOST_CSR_TOP_WA_MCU_PC_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x020c) /* 020C */
#define CONN_HOST_CSR_TOP_WA_MCU_GPR_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0210) /* 0210 */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0214) /* 0214 */
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0218) /* 0218 */
#define CONN_HOST_CSR_TOP_WFSYS_MONFLG_OUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x021c) /* 021C */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0220) /* 0220 */
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x022c) /* 022C */
#define CONN_HOST_CSR_TOP_BGF_SYSSTRAP_RD_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0230) /* 0230 */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0234) /* 0234 */
#define CONN_HOST_CSR_TOP_BGFSYS_MONFLG_OUT_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0238) /* 0238 */
#define CONN_HOST_CSR_TOP_BT_CFG2HOST_DEBUG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x023c) /* 023C */
#define CONN_HOST_CSR_TOP_GPS_CFG2HOST_DEBUG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0240) /* 0240 */
#define CONN_HOST_CSR_TOP_GPS_AON2HOST_DEBUG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0244) /* 0244 */
#define CONN_HOST_CSR_TOP_WF_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0260) /* 0260 */
#define CONN_HOST_CSR_TOP_N13_MCU_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0264) /* 0264 */
#define CONN_HOST_CSR_TOP_N9_MCU_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0268) /* 0268 */
#define CONN_HOST_CSR_TOP_BT_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x026c) /* 026C */
#define CONN_HOST_CSR_TOP_GPS_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0270) /* 0270 */
#define CONN_HOST_CSR_TOP_MD_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0274) /* 0274 */
#define CONN_HOST_CSR_TOP_BT1_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0278) /* 0278 */
#define CONN_HOST_CSR_TOP_N9_MCU_1_MAILBOX_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x027c) /* 027C */
#define CONN_HOST_CSR_TOP_CONN_HIF_HOST_DEBUG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0280) /* 0280 */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_GLUE_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0284) /* 0284 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_MONFLAG_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0288) /* 0288 */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x028c) /* 028C */
#define CONN_HOST_CSR_TOP_CONN_HIF_BUSY_DEBUG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0290) /* 0290 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0294) /* 0294 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_0_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02c0) /* 02C0 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02c4) /* 02C4 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02c8) /* 02C8 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_3_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02cc) /* 02CC */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_4_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02d0) /* 02D0 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02d4) /* 02D4 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_6_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02d8) /* 02D8 */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_7_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02dc) /* 02DC */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02e0) /* 02E0 */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02e4) /* 02E4 */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02e8) /* 02E8 */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_3_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02ec) /* 02EC */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02f0) /* 02F0 */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02f4) /* 02F4 */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02f8) /* 02F8 */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_3_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x02fc) /* 02FC */
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0300) /* 0300 */
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0304) /* 0304 */
#define CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0308) /* 0308 */
#define CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x030C) /* 030C */
#define CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0310) /* 0310 */
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0314) /* 0314 */
#define CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0318) /* 0318 */
#define CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x031C) /* 031C */
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0320) /* 0320 */
#define CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0324) /* 0324 */
#define CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0328) /* 0328 */
#define CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x032C) /* 032C */
#define CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0330) /* 0330 */
#define CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0334) /* 0334 */
#define CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0338) /* 0338 */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0380) /* 0380 */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0384) /* 0384 */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0388) /* 0388 */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x038C) /* 038C */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0390) /* 0390 */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0394) /* 0394 */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0398) /* 0398 */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x039C) /* 039C */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x03A0) /* 03A0 */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x03A4) /* 03A4 */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_CTRL_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x03A8) /* 03A8 */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL0_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x03AC) /* 03AC */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x03B0) /* 03B0 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0400) /* 0400 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0404) /* 0404 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0408) /* 0408 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0410) /* 0410 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0414) /* 0414 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0418) /* 0418 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x041C) /* 041C */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0420) /* 0420 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0424) /* 0424 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0428) /* 0428 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_1_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x042C) /* 042C */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_2_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0430) /* 0430 */
#define CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_ADDR \
	(CONN_HOST_CSR_TOP_BASE + 0x0434) /* 0434 */




/*
* ---BUS_MCU_STAT (0x18060000 + 0x0000)---
* CLK_DETECT_BUS_CLR_PULSE[0] - (WO) Host set this bit to reset bus detect state
* This cr will generate a reset signal for bus clock detecion state
* After write 1, you have to write 0 to release reset
* HCLK_FR_CK_DETECT[1] - (RO) Connsys bus hclk detection status
* 0 : bus hclk non-alive
* 1 : bus hclk alive
* User could write 1 to clear detection status.
* After write 1 clear status and then read back to check clock status. It can
* check bus hclk alive or not.
* OSC_CLK_DETECT[2] - (RO) Connsys osc clock detection status
* 0 : osc clock non-alive
* 1 : osc clock alive
* User could write 1 to clear detection status.
* After write 1 clear status and then read back to check clock status. It can
* check osc clock alive or not.
* RESERVED3[13..3] - (RO) Reserved bits
* BGF_MCU_PWR_STAT_IS_SLEEP[14] - (RO) Connsys wf bgfsys bus clock status
* 0 : mcu bus clock active (mcu active)
* 1 : mcu bus clock gated (mcu non-active)
* WF_MCU_PWR_STAT_IS_SLEEP[15] - (RO) Connsys wf mcusys bus clock status
* 0 : mcu bus clock active (mcu active)
* 1 : mcu bus clock gated (mcu non-active)
* CSR_DBG_SEL[23..16] - (RW) debug selection control to host csr top
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CSR_DBG_SEL_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CSR_DBG_SEL_MASK \
	0x00FF0000 /* CSR_DBG_SEL[23..16] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CSR_DBG_SEL_SHFT        16
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_WF_MCU_PWR_STAT_IS_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_WF_MCU_PWR_STAT_IS_SLEEP_MASK \
	0x00008000 /* WF_MCU_PWR_STAT_IS_SLEEP[15] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_WF_MCU_PWR_STAT_IS_SLEEP_SHFT 15
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_BGF_MCU_PWR_STAT_IS_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_BGF_MCU_PWR_STAT_IS_SLEEP_MASK \
	0x00004000 /* BGF_MCU_PWR_STAT_IS_SLEEP[14] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_BGF_MCU_PWR_STAT_IS_SLEEP_SHFT 14
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_OSC_CLK_DETECT_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_OSC_CLK_DETECT_MASK \
	0x00000004 /* OSC_CLK_DETECT[2] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_OSC_CLK_DETECT_SHFT     2
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_HCLK_FR_CK_DETECT_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_HCLK_FR_CK_DETECT_MASK \
	0x00000002 /* HCLK_FR_CK_DETECT[1] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_HCLK_FR_CK_DETECT_SHFT  1
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CLK_DETECT_BUS_CLR_PULSE_ADDR \
	CONN_HOST_CSR_TOP_BUS_MCU_STAT_ADDR
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CLK_DETECT_BUS_CLR_PULSE_MASK \
	0x00000001 /* CLK_DETECT_BUS_CLR_PULSE[0] */
#define CONN_HOST_CSR_TOP_BUS_MCU_STAT_CLK_DETECT_BUS_CLR_PULSE_SHFT 0

/*
* ---WF_BAND0_LPCTL (0x18060000 + 0x0010)---
* WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (WO) Host set this bit to transfer
* ownership to FW (WF Band 0).
* This will introduce an interrupt to FW and u_conn_infra_cfg.
* u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404]
* bit[0] will be set to 1.
* WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (WO) Host set this bit to request
* ownership back to HOST from FW (WF Band 0).
* This will introduce an interrupt to FW and u_conn_infra_cfg.
* u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404]
* bit[1] will be set to 1.
* WF_B0_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 0)
* ap host_csr firmware own status (0: driver own, 1:firmware own)
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_MASK \
	0x00000004 /* WF_B0_AP_HOST_OWNER_STATE_SYNC[2] */
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_SHFT 2
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK \
	0x00000002 /* WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1] */
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT \
	1
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_MASK \
	0x00000001 /* WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0] */
#define \
CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT \
	0

/*
* ---WF_BAND0_IRQ_STAT (0x18060000 + 0x0014)---
* WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF
* Band 0)
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: host_own interrupt
* When firmware write 1 clear
* u_conn_infra_cfg.u_conn_infra_csr_ctrl.
* conn_wf_b0_host_lpcr_fw_own [0x1800_1408]
* bit[0] . Hardware would trigger host side host_own_int. It means firmware
* transfer ownership to driver.
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_MASK \
	0x00000001 /* WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0] */
#define \
CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_SHFT \
	0

/*
* ---WF_BAND0_IRQ_ENA (0x18060000 + 0x0018)---
* WF_B0_IRQ_ENA[3..0] - (RW) host AP own interrupt enable(only bit0 used) (cause
* by WF Band 0)
* 0 : interrupt disable
* 1 : interrupt enable
* RESERVED4[31..4] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_MASK \
	0x0000000F /* WF_B0_IRQ_ENA[3..0] */
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_SHFT  0

/*
* ---WF_BAND1_LPCTL (0x18060000 + 0x0020)---
* WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (WO) Host set this bit to transfer
* ownership to FW (WF Band 1).
* This will introduce an interrupt to FW and u_conn_infra_cfg.
* u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C]
* bit[0] will be set to 1.
* WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (WO) Host set this bit to request
* ownership back to HOST from FW (WF Band 1).
* This will introduce an interrupt to FW and u_conn_infra_cfg.
* u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C]
* bit[1] will be set to 1.
* WF_B1_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 1)
* ap host_csr firmware own status (0: driver own, 1:firmware own)
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_MASK \
	0x00000004 /* WF_B1_AP_HOST_OWNER_STATE_SYNC[2] */
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_SHFT 2
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK \
	0x00000002 /* WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1] */
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT \
	1
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_MASK \
	0x00000001 /* WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0] */
#define \
CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT \
	0

/*
* ---WF_BAND1_IRQ_STAT (0x18060000 + 0x0024)---
* WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF
* Band 1)
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: host_own interrupt
* When firmware write 1 clear
* u_conn_infra_cfg.u_conn_infra_csr_ctrl.
* conn_wf_b1_host_lpcr_fw_own [0x1800_1410]
* bit[0] . Hardware would trigger host side host_own_int. It means firmware
* transfer ownership to driver.
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR
#define \
CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_MASK \
	0x00000001 /* WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0] */
#define \
CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_SHFT \
	0

/*
* ---WF_BAND1_IRQ_ENA (0x18060000 + 0x0028)---
* WF_B1_IRQ_ENA[3..0] - (RW) host AP own interrupt enable(only bit0 used) (cause
* by WF Band 1)
* 0 : interrupt disable
* 1 : interrupt enable
* RESERVED4[31..4] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_ADDR \
	CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_MASK \
	0x0000000F /* WF_B1_IRQ_ENA[3..0] */
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_SHFT  0

/*
* ---BGF_LPCTL (0x18060000 + 0x0030)---
* BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (WO) Host set this bit to transfer
* ownership to FW (WF Band 1).
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C]
* bit[0] will be set to 1.
* BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (WO) Host set this bit to request
* ownership back to HOST from FW (BGF).
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C]
* bit[1] will be set to 1.
* BGF_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [BGF_Driver_Own_DBG]
* ap host_csr firmware own status (0: driver own, 1:firmware own)
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_ADDR \
	CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_MASK \
	0x00000004 /* BGF_AP_HOST_OWNER_STATE_SYNC[2] */
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_SHFT 2
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK \
	0x00000002 /* BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1] */
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_MASK \
	0x00000001 /* BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0] */
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0

/*
* ---BGF_IRQ_STAT (0x18060000 + 0x0034)---
* BGF_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by BGF)
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: host_own interrupt
* When firmware write 1 clear
* u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_lpcr_fw_own [0x1800_1420]
* bit[0] . Hardware would trigger host side host_own_int. It means firmware
* transfer ownership to driver.
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_ADDR \
	CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_MASK \
	0x00000001 /* BGF_HOST_LPCR_FW_OWN_CLR_STAT[0] */
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0

/*
* ---BGF_IRQ_ENA (0x18060000 + 0x0038)---
* BGF_IRQ_DRIVER_OWN_ENA[0] - (RW) host AP own interrupt enable for driver
* own(cause by BGF)
* 0 : interrupt disable
* 1 : interrupt enable
* BGF_IRQ_FW_OWN_ENA[1] - (RW) host AP own interrupt enable for fw own (cause by
BGF)
* 0 : interrupt disable
* 1 : interrupt enable
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_ADDR \
	CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_MASK \
	0x00000002 /* BGF_IRQ_FW_OWN_ENA[1] */
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_SHFT  1
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_ADDR \
	CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_MASK \
	0x00000001 /* BGF_IRQ_DRIVER_OWN_ENA[0] */
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_SHFT 0

/*
* ---BGF_FW_OWN_IRQ (0x18060000 + 0x003C)---
* BGF_FW_OWN_IRQ[0] - (W1C) FW own interrupt. (cause by BGF)
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: fw_own interrupt
* HOST write 1 to this bit to clear irq from bgf fw own
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_ADDR \
	CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_MASK \
	0x00000001 /* BGF_FW_OWN_IRQ[0] */
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_SHFT   0

/*
* ---GPS_LPCTL (0x18060000 + 0x0040)---
* GPS_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (WO) Host set this bit to transfer
* ownership to FW (WF Band 1).
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_csr_fw_own_sts[0x1800_141C]
* bit[0] will be set to 1.
* GPS_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (WO) Host set this bit to request
* ownership back to HOST from FW (GPS).
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_csr_fw_own_sts[0x1800_141C]
* bit[1] will be set to 1.
* GPS_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [GPS_Driver_Own_DBG]
* ap host_csr firmware own status (0: driver own, 1:firmware own)
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_ADDR \
	CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_MASK \
	0x00000004 /* GPS_AP_HOST_OWNER_STATE_SYNC[2] */
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_SHFT 2
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK \
	0x00000002 /* GPS_AP_HOST_CLR_FW_OWN_HS_PULSE[1] */
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_MASK \
	0x00000001 /* GPS_AP_HOST_SET_FW_OWN_HS_PULSE[0] */
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0

/*
* ---GPS_IRQ_STAT (0x18060000 + 0x0044)---
* GPS_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by GPS)
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: host_own interrupt
* When firmware write 1 clear
* u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_lpcr_fw_own [0x1800_1420]
* bit[0] . Hardware would trigger host side host_own_int. It means firmware
* transfer ownership to driver.
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_ADDR \
	CONN_HOST_CSR_TOP_GPS_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_MASK \
	0x00000001 /* GPS_HOST_LPCR_FW_OWN_CLR_STAT[0] */
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0

/*
* ---GPS_IRQ_ENA (0x18060000 + 0x0048)---
* GPS_IRQ_ENA[3..0] - (RW) host AP own interrupt enable(only bit0 used) (cause
* by GPS)
* 0 : interrupt disable
* 1 : interrupt enable
* RESERVED4[31..4] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_ADDR \
	CONN_HOST_CSR_TOP_GPS_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_MASK \
	0x0000000F /* GPS_IRQ_ENA[3..0] */
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_SHFT         0

/*
* ---WF_MD_LPCTL (0x18060000 + 0x0050)---
* WF_MD_HOST_SET_FW_OWN_HS_PULSE[0] - (WO) MD set this bit to transfer ownership
* to FW.
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414]
* bit[0] will be set to 1.
* WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1] - (WO) MD set this bit to request ownership
* back to MD from FW.
* This will introduce an interrupt to FW and
u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414]
* bit[1] will be set to 1.
* WF_MD_HOST_OWNER_STATE_SYNC[2] - (RO) [MD_Driver_Own_DBG]
* MD host_csr firmware own status (0: driver own, 1:firmware own)
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_ADDR \
	CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_MASK \
	0x00000004 /* WF_MD_HOST_OWNER_STATE_SYNC[2] */
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_SHFT 2
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_MASK \
	0x00000002 /* WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1] */
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_ADDR \
	CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_MASK \
	0x00000001 /* WF_MD_HOST_SET_FW_OWN_HS_PULSE[0] */
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_SHFT 0

/*
* ---WF_MD_IRQ_STAT (0x18060000 + 0x0054)---
* WF_MD_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Modem own interrupt.
* Write 1 clear interrupt status.
* 0 : no interrupt
* 1: host_own interrupt
* When firmware write 1 clear
* u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_lpcr_fw_own [0x1800_1418]
* bit[0] . Hardware would trigger host side host_own_int. It means firmware
* transfer ownership to driver.
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_ADDR \
	CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_MASK \
	0x00000001 /* WF_MD_LPCR_FW_OWN_CLR_STAT[0] */
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_SHFT 0

/*
* ---WF_MD_IRQ_ENA (0x18060000 + 0x0058)---
* MD_IRQ_ENA[3..0] - (RW) Modem own interrupt enable(only bit0 used)
* 0 : interrupt disable
* 1 : interrupt enable
* RESERVED4[31..4] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_ADDR \
	CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_MASK \
	0x0000000F /* MD_IRQ_ENA[3..0] */
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_SHFT        0

/*
* ---BT0_MCU_JTAG_CTRL (0x18060000 + 0x0080)---
* JTAG_DISABLE[0] - (RW) BT0 MCU jtag disable control
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_MASK \
	0x00000001 /* JTAG_DISABLE[0] */
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT  0

/*
* ---BT1_MCU_JTAG_CTRL (0x18060000 + 0x0084)---
* JTAG_DISABLE[0] - (RW) BT1 MCU jtag disable control
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_MASK \
	0x00000001 /* JTAG_DISABLE[0] */
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT  0

/*
* ---WF_MCU_JTAG_CTRL (0x18060000 + 0x0088)---
* JTAG_DISABLE[0] - (RW) WF MCU jtag disable control
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_MASK \
	0x00000001 /* JTAG_DISABLE[0] */
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT   0

/*
* ---MCU_JTAG_STATUS (0x18060000 + 0x008c)---
* WM_MCU_JTAG_STATUS[0] - (RO) WM MCU JTAG STATUS
* BT0_MCU_JTAG_STATUS[1] - (RO) BT0 MCU JTAG STATUS
* BT1_MCU_JTAG_STATUS[2] - (RO) BT1 MCU JTAG STATUS
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_ADDR \
	CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_MASK \
	0x00000004 /* BT1_MCU_JTAG_STATUS[2] */
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_SHFT 2
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_ADDR \
	CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_MASK \
	0x00000002 /* BT0_MCU_JTAG_STATUS[1] */
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_SHFT 1
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_ADDR \
	CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_MASK \
	0x00000001 /* WM_MCU_JTAG_STATUS[0] */
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_SHFT 0

/*
* ---WF_MCU_PC_LOG_SEL (0x18060000 + 0x0090)---
* WF_RG_MCU_PWR_STAT_CHK_DISABLE[0] - (RW) ap2conn axi bus was protect by
* mcu_pwr_stat to prevent bus hang.
* Mcu_pwr_sta_chk_disable was used for debug. When this register was set,
* mcu_pwr_stat protect would be disable.
* RESERVED1[1] - (RO) Reserved bits
* WF_WM_MCU_DBG_PC_LOG_SEL[7..2] - (RW) Mcusys wm_dbg_pc_log selection.
* The mcu_dbg_pc_log can be read on conn_hif_on_dbgcr01
* WF_WM_MCU_DBG_GPR_LOG_SEL[13..8] - (RW) Mcusys wm_dbg_gpr_log selection.
* The mcu_dbg_pc_log can be read on conn_hif_on_dbgcr02
* WF_WA_MCU_DBG_PC_LOG_SEL[19..14] - (RW) Mcusys wa_dbg_pc_log selection.
* The mcu_dbg_pc_log can be read on conn_hif_on_dbgcr03
* WF_WA_MCU_DBG_GPR_LOG_SEL[25..20] - (RW) Mcusys wa_dbg_gpr_log selection.
* The mcu_dbg_pc_log can be read on conn_hif_on_dbgcr04
* WF_CORE_PC_INDEX_FR_HIF[31..26] - (RW) WF MCU PC Index selecion
*/
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_CORE_PC_INDEX_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_CORE_PC_INDEX_FR_HIF_MASK \
	0xFC000000 /* WF_CORE_PC_INDEX_FR_HIF[31..26] */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_CORE_PC_INDEX_FR_HIF_SHFT 26
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_GPR_LOG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_GPR_LOG_SEL_MASK \
	0x03F00000 /* WF_WA_MCU_DBG_GPR_LOG_SEL[25..20] */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_GPR_LOG_SEL_SHFT 20
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_PC_LOG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_PC_LOG_SEL_MASK \
	0x000FC000 /* WF_WA_MCU_DBG_PC_LOG_SEL[19..14] */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WA_MCU_DBG_PC_LOG_SEL_SHFT 14
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_GPR_LOG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_GPR_LOG_SEL_MASK \
	0x00003F00 /* WF_WM_MCU_DBG_GPR_LOG_SEL[13..8] */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_GPR_LOG_SEL_SHFT 8
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_PC_LOG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_PC_LOG_SEL_MASK \
	0x000000FC /* WF_WM_MCU_DBG_PC_LOG_SEL[7..2] */
#define CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_WM_MCU_DBG_PC_LOG_SEL_SHFT 2
#define \
CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_RG_MCU_PWR_STAT_CHK_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_ADDR
#define \
CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_RG_MCU_PWR_STAT_CHK_DISABLE_MASK \
	0x00000001 /* WF_RG_MCU_PWR_STAT_CHK_DISABLE[0] */
#define \
CONN_HOST_CSR_TOP_WF_MCU_PC_LOG_SEL_WF_RG_MCU_PWR_STAT_CHK_DISABLE_SHFT \
	0

/*
* ---WF_MONFLG_CTRL (0x18060000 + 0x0094)---
* WF_MONFLG_SEL_FR_HIF[19..0] - (RW) WF monflag selection
* WF_MONFLG_EN_FR_HIF[20] - (RW) WF monflag enable
* RESERVED21[31..21] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_EN_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_EN_FR_HIF_MASK \
	0x00100000 /* WF_MONFLG_EN_FR_HIF[20] */
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_EN_FR_HIF_SHFT 20
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_SEL_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_SEL_FR_HIF_MASK \
	0x000FFFFF /* WF_MONFLG_SEL_FR_HIF[19..0] */
#define CONN_HOST_CSR_TOP_WF_MONFLG_CTRL_WF_MONFLG_SEL_FR_HIF_SHFT 0

/*
* ---WF_MCU_DBG_IDS_SEL (0x18060000 + 0x0098)---
* WF_MCU_DBG_IDS_SEL[31..0] - (RW) No connection
*/
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_IDS_SEL_WF_MCU_DBG_IDS_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_DBG_IDS_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_IDS_SEL_WF_MCU_DBG_IDS_SEL_MASK \
	0xFFFFFFFF /* WF_MCU_DBG_IDS_SEL[31..0] */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_IDS_SEL_WF_MCU_DBG_IDS_SEL_SHFT 0

/*
* ---WF_MCU_DBG_CTRL (0x18060000 + 0x009c)---
* WF_MCU_DBG_SEL_FR_HIF[27..0] - (RW) WF mcusys off debug selection
* WF_MCU_DBG_EN_FR_HIF[28] - (RW) WF mcusys off debug enable
* WF_MCU_ON_DBG_SEL_FR_HIF[31..29] - (RW) WF mcusys on debug selection
*/
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_ON_DBG_SEL_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_ON_DBG_SEL_FR_HIF_MASK \
	0xE0000000 /* WF_MCU_ON_DBG_SEL_FR_HIF[31..29] */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_ON_DBG_SEL_FR_HIF_SHFT 29
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_EN_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_EN_FR_HIF_MASK \
	0x10000000 /* WF_MCU_DBG_EN_FR_HIF[28] */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_EN_FR_HIF_SHFT 28
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_SEL_FR_HIF_ADDR \
	CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_SEL_FR_HIF_MASK \
	0x0FFFFFFF /* WF_MCU_DBG_SEL_FR_HIF[27..0] */
#define CONN_HOST_CSR_TOP_WF_MCU_DBG_CTRL_WF_MCU_DBG_SEL_FR_HIF_SHFT 0

/*
* ---BGF_MCU_PC_LOG_SEL (0x18060000 + 0x00a0)---
* BGF_RG_MCU_PWR_STAT_CHK_DISABLE[0] - (RW) ap2conn axi bus was protect by
* mcu_pwr_stat to prevent bus hang.
* Mcu_pwr_sta_chk_disable was used for debug. When this register was set,
* mcu_pwr_stat protect would be disable.
* RESERVED1[1] - (RO) Reserved bits
* BGF_MCU_DBG_PC_LOG_SEL[7..2] - (RW) Mcusys bgf_dbg_pc_log selection.
* The mcu_dbg_pc_log can be read on conn_hif_on_dbgcr11
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_MCU_DBG_PC_LOG_SEL_ADDR \
	CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_ADDR
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_MCU_DBG_PC_LOG_SEL_MASK \
	0x000000FC /* BGF_MCU_DBG_PC_LOG_SEL[7..2] */
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_MCU_DBG_PC_LOG_SEL_SHFT 2
#define \
CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_RG_MCU_PWR_STAT_CHK_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_ADDR
#define \
CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_RG_MCU_PWR_STAT_CHK_DISABLE_MASK \
	0x00000001 /* BGF_RG_MCU_PWR_STAT_CHK_DISABLE[0] */
#define \
CONN_HOST_CSR_TOP_BGF_MCU_PC_LOG_SEL_BGF_RG_MCU_PWR_STAT_CHK_DISABLE_SHFT \
	0

/*
* ---CONN_INFRA_DBG_IDS_SEL (0x18060000 + 0x00a4)---
* CONN_INFRA_DBG_IDS_SEL[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_DBG_IDS_SEL_CONN_INFRA_DBG_IDS_SEL_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DBG_IDS_SEL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_DBG_IDS_SEL_CONN_INFRA_DBG_IDS_SEL_MASK \
	0xFFFFFFFF /* CONN_INFRA_DBG_IDS_SEL[31..0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DBG_IDS_SEL_CONN_INFRA_DBG_IDS_SEL_SHFT 0

/*
* ---BGF_MCU_DBG_IDS_SEL (0x18060000 + 0x00a8)---
* BGF_MCU_DBG_IDS_SEL[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_MCU_DBG_IDS_SEL_BGF_MCU_DBG_IDS_SEL_ADDR \
	CONN_HOST_CSR_TOP_BGF_MCU_DBG_IDS_SEL_ADDR
#define CONN_HOST_CSR_TOP_BGF_MCU_DBG_IDS_SEL_BGF_MCU_DBG_IDS_SEL_MASK \
	0xFFFFFFFF /* BGF_MCU_DBG_IDS_SEL[31..0] */
#define CONN_HOST_CSR_TOP_BGF_MCU_DBG_IDS_SEL_BGF_MCU_DBG_IDS_SEL_SHFT 0

/*
* ---HOST2BGF_DEGUG_SEL (0x18060000 + 0x00ac)---
* HOST2BGF_DEGUG_SEL[7..0] - (RW) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_HOST2BGF_DEGUG_SEL_HOST2BGF_DEGUG_SEL_ADDR \
	CONN_HOST_CSR_TOP_HOST2BGF_DEGUG_SEL_ADDR
#define CONN_HOST_CSR_TOP_HOST2BGF_DEGUG_SEL_HOST2BGF_DEGUG_SEL_MASK \
	0x000000FF /* HOST2BGF_DEGUG_SEL[7..0] */
#define CONN_HOST_CSR_TOP_HOST2BGF_DEGUG_SEL_HOST2BGF_DEGUG_SEL_SHFT 0

/*
* ---HOST2GPS_DEGUG_SEL (0x18060000 + 0x00b0)---
* HOST2GPS_DEGUG_SEL[7..0] - (RW) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_HOST2GPS_DEGUG_SEL_HOST2GPS_DEGUG_SEL_ADDR \
	CONN_HOST_CSR_TOP_HOST2GPS_DEGUG_SEL_ADDR
#define CONN_HOST_CSR_TOP_HOST2GPS_DEGUG_SEL_HOST2GPS_DEGUG_SEL_MASK \
	0x000000FF /* HOST2GPS_DEGUG_SEL[7..0] */
#define CONN_HOST_CSR_TOP_HOST2GPS_DEGUG_SEL_HOST2GPS_DEGUG_SEL_SHFT 0

/*
* ---BGF_DBG_IDS_SEL (0x18060000 + 0x00b4)---
* BGF_DBG_IDS_SEL[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_DBG_IDS_SEL_BGF_DBG_IDS_SEL_ADDR \
	CONN_HOST_CSR_TOP_BGF_DBG_IDS_SEL_ADDR
#define CONN_HOST_CSR_TOP_BGF_DBG_IDS_SEL_BGF_DBG_IDS_SEL_MASK \
	0xFFFFFFFF /* BGF_DBG_IDS_SEL[31..0] */
#define CONN_HOST_CSR_TOP_BGF_DBG_IDS_SEL_BGF_DBG_IDS_SEL_SHFT 0

/*
* ---CONN_HIF_ON_MISC (0x18060000 + 0x00c0)---
* RG_AP2CONN_CLK_ALWAYS_ON[0] - (RW) Internal design option. User could not
* write this register.
* Ap2conn_ahb_idle was used to control ap_hclk. This design option could always
* enable ap2conn_hclk for debug usage
* 0 : default
* 1 : always turn on ap2conn_hclk
* RG_AP2CONN_DEBOUNCE_DISABLE[1] - (RW) Internal design option. User could not
* write this register.
* Disable ap2conn_ahb_idle debound function. It can request more ap2conn_hclk in
* debounce period.
* 0 : enable debounce function
* 1 : disable debounce function
* RG_AP2CONN_IDLE_DEBOUNCE_TH[7..2] - (RW) idle detect
* debounce counter threshold
* RG_AP2CONN_DCM_SLP_CTL[9..8] - (RW) AP_CLK DCM function
* RESERVED10[31..10] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DCM_SLP_CTL_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DCM_SLP_CTL_MASK \
	0x00000300 /* RG_AP2CONN_DCM_SLP_CTL[9..8] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DCM_SLP_CTL_SHFT 8
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_IDLE_DEBOUNCE_TH_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_IDLE_DEBOUNCE_TH_MASK \
	0x000000FC /* RG_AP2CONN_IDLE_DEBOUNCE_TH[7..2] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_IDLE_DEBOUNCE_TH_SHFT 2
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DEBOUNCE_DISABLE_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DEBOUNCE_DISABLE_MASK \
	0x00000002 /* RG_AP2CONN_DEBOUNCE_DISABLE[1] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_DEBOUNCE_DISABLE_SHFT 1
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_CLK_ALWAYS_ON_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_CLK_ALWAYS_ON_MASK \
	0x00000001 /* RG_AP2CONN_CLK_ALWAYS_ON[0] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_RG_AP2CONN_CLK_ALWAYS_ON_SHFT 0

/*
* ---MESSAGE_WF2AP (0x18060000 + 0x00d0)---
* CR_WF2AP_HOST_ON_CFG[15..0] - (RO) This register could be set by firmware(WF)
* and read by host.
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_MESSAGE_WF2AP_CR_WF2AP_HOST_ON_CFG_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_WF2AP_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_WF2AP_CR_WF2AP_HOST_ON_CFG_MASK \
	0x0000FFFF /* CR_WF2AP_HOST_ON_CFG[15..0] */
#define CONN_HOST_CSR_TOP_MESSAGE_WF2AP_CR_WF2AP_HOST_ON_CFG_SHFT 0

/*
* ---MESSAGE_AP2WF (0x18060000 + 0x00d4)---
* CR_AP2WF_HOST_ON_CFG[15..0] - (RW) This register could be set by host and read
* by firmware(WF).
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_MESSAGE_AP2WF_CR_AP2WF_HOST_ON_CFG_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_AP2WF_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_AP2WF_CR_AP2WF_HOST_ON_CFG_MASK \
	0x0000FFFF /* CR_AP2WF_HOST_ON_CFG[15..0] */
#define CONN_HOST_CSR_TOP_MESSAGE_AP2WF_CR_AP2WF_HOST_ON_CFG_SHFT 0

/*
* ---MESSAGE_BGF2AP (0x18060000 + 0x00d8)---
* CR_BGF2AP_HOST_ON_CFG[15..0] - (RO) This register could be set by
* firmware(BGF) and read by host.
* CR_BGF2AP_HOST_ON_CFG_1[31..16] - (RO) This register could be set by
* firmware(BGF1) and read by host.
*/
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_1_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_1_MASK \
	0xFFFF0000 /* CR_BGF2AP_HOST_ON_CFG_1[31..16] */
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_1_SHFT 16
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_MASK \
	0x0000FFFF /* CR_BGF2AP_HOST_ON_CFG[15..0] */
#define CONN_HOST_CSR_TOP_MESSAGE_BGF2AP_CR_BGF2AP_HOST_ON_CFG_SHFT 0

/*
* ---MESSAGE_AP2BGF (0x18060000 + 0x00dc)---
* CR_AP2BGF_HOST_ON_CFG[15..0] - (RW) This register could be set by host and
* read by firmware(BGF).
* CR_AP2BGF_HOST_ON_CFG_1[31..16] - (RW) This register could be set by host and
* read by firmware(BGF1).
*/
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_1_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_1_MASK \
	0xFFFF0000 /* CR_AP2BGF_HOST_ON_CFG_1[31..16] */
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_1_SHFT 16
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_ADDR \
	CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_ADDR
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_MASK \
	0x0000FFFF /* CR_AP2BGF_HOST_ON_CFG[15..0] */
#define CONN_HOST_CSR_TOP_MESSAGE_AP2BGF_CR_AP2BGF_HOST_ON_CFG_SHFT 0

/*
* ---CONN_ON_MISC (0x18060000 + 0x00f0)---
* DRV_FW_STAT_SYNC[2..0] - (RW) xxx
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_ADDR \
	CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_MASK \
	0x00000007 /* DRV_FW_STAT_SYNC[2..0] */
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_SHFT   0

/*
* ---RESERVE_CR (0x18060000 + 0x00f4)---
* CONN_HIF_ON_RSV0[31..0] - (RW) reserved cr
*/
#define CONN_HOST_CSR_TOP_RESERVE_CR_CONN_HIF_ON_RSV0_ADDR \
	CONN_HOST_CSR_TOP_RESERVE_CR_ADDR
#define CONN_HOST_CSR_TOP_RESERVE_CR_CONN_HIF_ON_RSV0_MASK \
	0xFFFFFFFF /* CONN_HIF_ON_RSV0[31..0] */
#define CONN_HOST_CSR_TOP_RESERVE_CR_CONN_HIF_ON_RSV0_SHFT     0

/*
* ---CONN_SYSSTRAP (0x18060000 + 0x00f8)---
* CONN_SYSSTRAP[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_ADDR \
	CONN_HOST_CSR_TOP_CONN_SYSSTRAP_ADDR
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_MASK \
	0xFFFFFFFF /* CONN_SYSSTRAP[31..0] */
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_SHFT     0

/*
* ---HOST_MAILBOX_WF (0x18060000 + 0x00fc)---
* HOST_MAILBOX_WF[31..0] - (RW) host mailbox to wifi
*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_HOST_MAILBOX_WF_ADDR \
	CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_HOST_MAILBOX_WF_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_WF[31..0] */
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_HOST_MAILBOX_WF_SHFT 0

/*
* ---CSR_DEADFEED_ADDR (0x18060000 + 0x0120)---
* CR_HOST_CSR_DEADFEED_ADDR[31..0] - (RW) Conn host clock domain deadfeed cr
address
*/
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_ADDR_CR_HOST_CSR_DEADFEED_ADDR_ADDR \
	CONN_HOST_CSR_TOP_CSR_DEADFEED_ADDR_ADDR
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_ADDR_CR_HOST_CSR_DEADFEED_ADDR_MASK \
	0xFFFFFFFF /* CR_HOST_CSR_DEADFEED_ADDR[31..0] */
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_ADDR_CR_HOST_CSR_DEADFEED_ADDR_SHFT 0

/*
* ---CSR_DEADFEED_EN (0x18060000 + 0x0124)---
* CR_AP2CONN_DEADFEED_EN[4..0] - (RW) [0] deadfeed en
* [1] osc_rdy en
* [2] reserved
* [3] reserved
* [4] force deadfeed en
* 0 : disable
* 1 : enable
* RESERVED5[31..5] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_ADDR \
	CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_MASK \
	0x0000001F /* CR_AP2CONN_DEADFEED_EN[4..0] */
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_SHFT 0

/*
* ---CONN_INFRA_ON_DEBUG_AO_DEBUGSYS (0x18060000 + 0x0138)---
* CONN_INFRA_DEBUG_CTRL_AO_DEBUGSYS_CTRL[31..0] - (RW) conn infra on bus debug
* contrl ao debugsys control
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_DEBUGSYS_CONN_INFRA_DEBUG_CTRL_AO_DEBU\
GSYS_CTRL_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_DEBUGSYS_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_DEBUGSYS_CONN_INFRA_DEBUG_CTRL_AO_DEBU\
GSYS_CTRL_MASK \
0xFFFFFFFF /* CONN_INFRA_DEBUG_CTRL_AO_DEBUGSYS_CTRL[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_DEBUGSYS_CONN_INFRA_DEBUG_CTRL_AO_DEBU\
GSYS_CTRL_SHFT \
0

/*
* ---CONN_INFRA_ON_DEBUG_AO_TO_IO (0x18060000 + 0x013c)---
* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] - (RW) conn infra on bus debug
* contrl ao to io
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TO_IO_CONN_INFRA_DEBUG_CTRL_AO_TO_IO_C\
TRL_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TO_IO_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TO_IO_CONN_INFRA_DEBUG_CTRL_AO_TO_IO_C\
TRL_MASK \
0x000000FF /* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TO_IO_CONN_INFRA_DEBUG_CTRL_AO_TO_IO_C\
TRL_SHFT \
0

/*
* ---CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB (0x18060000 + 0x0140)---
* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] - (RW) conn infra on bus debug timer
* ctrl msb
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_MASK \
0x000000FF /* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_MSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_SHFT \
0

/*
* ---CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB (0x18060000 + 0x0144)---
* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] - (RW) conn infra on bus debug timer
* ctrl lsb
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_MASK \
0x000000FF /* CONN_INFRA_DEBUG_CTRL_AO_TO_IO_CTRL[7..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_AO_TIMER_CTRL_LSB_CONN_INFRA_DEBUG_CTRL_A\
O_TO_IO_CTRL_SHFT \
0

/*
* ---CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN (0x18060000 + 0x0148)---
* CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN[0] - (RO) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN_CONN_INFRA_DEBUG_C\
TRL_AO_INFRABUS_DBG_CKEN_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN_CONN_INFRA_DEBUG_C\
TRL_AO_INFRABUS_DBG_CKEN_MASK \
0x00000001 /* CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DEBUG_CTRL_AO_INFRABUS_DBG_CKEN_CONN_INFRA_DEBUG_C\
TRL_AO_INFRABUS_DBG_CKEN_SHFT \
0

/*
* ---CONN_INFRA_ON_BUS_TIMEOUT_IRQ (0x18060000 + 0x014c)---
* CONN_INFRA_ON_BUS_TIMEOUT_IRQ[0] - (RO) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_M\
ASK \
0x00000001 /* CONN_INFRA_ON_BUS_TIMEOUT_IRQ[0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_CONN_INFRA_ON_BUS_TIMEOUT_IRQ_S\
HFT \
0

/*
* ---CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT (0x18060000 + 0x0150)---
* CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT_CONN_INFRA_ON_DEBUG_CTRL_\
AO2SYS_OUT_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT_CONN_INFRA_ON_DEBUG_CTRL_\
AO2SYS_OUT_MASK \
0xFFFFFFFF /* CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2SYS_OUT_CONN_INFRA_ON_DEBUG_CTRL_\
AO2SYS_OUT_SHFT \
0

/*
* ---CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT (0x18060000 + 0x0154)---
* CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT_CONN_INFRA_ON_DEBUG_CTRL_A\
O2IO_OUT_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT_CONN_INFRA_ON_DEBUG_CTRL_A\
O2IO_OUT_MASK \
0xFFFFFFFF /* CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_ON_DEBUG_CTRL_AO2IO_OUT_CONN_INFRA_ON_DEBUG_CTRL_A\
O2IO_OUT_SHFT \
0

/*
* ---CONN_INFRA_CFG_DBG_SEL (0x18060000 + 0x015c)---
* CONN_INFRA_CFG_DBG_SEL[2..0] - (RW) conn_infra_cfg debug signal selction
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_DBG_SEL_CONN_INFRA_CFG_DBG_SEL_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_CFG_DBG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_DBG_SEL_CONN_INFRA_CFG_DBG_SEL_MASK \
	0x00000007 /* CONN_INFRA_CFG_DBG_SEL[2..0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_DBG_SEL_CONN_INFRA_CFG_DBG_SEL_SHFT 0

/*
* ---WF_OFF_MONFLG_DBG (0x18060000 + 0x0160)---
* WF_OFF_MONFLG_DBG_SEL[0] - (RW) wf off monflg debug sel
* WF_OFF_MONFLG_DBG_EN[2..1] - (RW) wf off monflg debug en
* RESERVED3[31..3] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_EN_ADDR \
	CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_EN_MASK \
	0x00000006 /* WF_OFF_MONFLG_DBG_EN[2..1] */
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_EN_SHFT 1
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_SEL_MASK \
	0x00000001 /* WF_OFF_MONFLG_DBG_SEL[0] */
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_DBG_WF_OFF_MONFLG_DBG_SEL_SHFT 0

/*
* ---WF_MCUSY_VDNR_BUS_DBG_SEL (0x18060000 + 0x0164)---
* WF_MCUSY_BUS_DBG_SEL[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_SEL_WF_MCUSY_BUS_DBG_SEL_ADDR \
	CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_SEL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_SEL_WF_MCUSY_BUS_DBG_SEL_MASK \
	0xFFFFFFFF /* WF_MCUSY_BUS_DBG_SEL[31..0] */
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_SEL_WF_MCUSY_BUS_DBG_SEL_SHFT 0

/*
* ---WF_MCUSY_VDNR_BUS_DBG_OUT (0x18060000 + 0x0168)---
* WF_MCUSY_BUS_DBG_OUT[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_OUT_WF_MCUSY_BUS_DBG_OUT_ADDR \
	CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_OUT_ADDR
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_OUT_WF_MCUSY_BUS_DBG_OUT_MASK \
	0xFFFFFFFF /* WF_MCUSY_BUS_DBG_OUT[31..0] */
#define CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_DBG_OUT_WF_MCUSY_BUS_DBG_OUT_SHFT 0

/*
* ---WF_MCUSY_VDNR_BUS_TIMOUT (0x18060000 + 0x016c)---
* WF_MCUSY_VDNR_BUS_TIMOUT_IRQ[0] - (RO) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_TIMOUT_WF_MCUSY_VDNR_BUS_TIMOUT_IRQ_ADDR \
	CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_TIMOUT_ADDR
#define \
CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_TIMOUT_WF_MCUSY_VDNR_BUS_TIMOUT_IRQ_MASK \
	0x00000001 /* WF_MCUSY_VDNR_BUS_TIMOUT_IRQ[0] */
#define \
CONN_HOST_CSR_TOP_WF_MCUSY_VDNR_BUS_TIMOUT_WF_MCUSY_VDNR_BUS_TIMOUT_IRQ_SHFT \
	0

/*
* ---DUMMY_CR_0 (0x18060000 + 0x0180)---
* DUMMY_CR_0[31..0] - (RW) xxx
*/
#define CONN_HOST_CSR_TOP_DUMMY_CR_0_DUMMY_CR_0_ADDR \
	CONN_HOST_CSR_TOP_DUMMY_CR_0_ADDR
#define CONN_HOST_CSR_TOP_DUMMY_CR_0_DUMMY_CR_0_MASK \
	0xFFFFFFFF /* DUMMY_CR_0[31..0] */
#define CONN_HOST_CSR_TOP_DUMMY_CR_0_DUMMY_CR_0_SHFT           0

/*
* ---CONN_INFRA_DEVAPC_AO_CTRL (0x18060000 + 0x0188)---
* DEVAPC_AO_DBG_MODE[0] - (RW) xxx
* DEVAPC_AO_SEN[1] - (RO) xxx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_SEN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_SEN_MASK \
	0x00000002 /* DEVAPC_AO_SEN[1] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_SEN_SHFT 1
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_DBG_MODE_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_DBG_MODE_MASK \
	0x00000001 /* DEVAPC_AO_DBG_MODE[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_DEVAPC_AO_CTRL_DEVAPC_AO_DBG_MODE_SHFT 0

/*
* ---CONN_INFRA_WAKEPU_TOP (0x18060000 + 0x01a0)---
* CONN_INFRA_WAKEPU_TOP[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_MASK \
	0x00000001 /* CONN_INFRA_WAKEPU_TOP[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_SHFT 0

/*
* ---CONN_INFRA_WAKEPU_WF (0x18060000 + 0x01a4)---
* CONN_INFRA_WAKEPU_WF[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_MASK \
	0x00000001 /* CONN_INFRA_WAKEPU_WF[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_SHFT 0

/*
* ---CONN_INFRA_WAKEPU_BT (0x18060000 + 0x01a8)---
* CONN_INFRA_WAKEPU_BT[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_MASK \
	0x00000001 /* CONN_INFRA_WAKEPU_BT[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_SHFT 0

/*
* ---CONN_INFRA_WAKEPU_GPS (0x18060000 + 0x01ac)---
* CONN_INFRA_WAKEPU_GPS[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_MASK \
	0x00000001 /* CONN_INFRA_WAKEPU_GPS[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_SHFT 0

/*
* ---CONN_INFRA_WAKEPU_FM (0x18060000 + 0x01b0)---
* CONN_INFRA_WAKEPU_FM[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_MASK \
	0x00000001 /* CONN_INFRA_WAKEPU_FM[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_SHFT 0

/*
* ---CONN2AP_BUS_REMAP_BYPASS (0x18060000 + 0x01c0)---
* CONN2AP_REMAP_BYPASS[0] - (RW) conn_infra bus conn2ap remap bypass
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN2AP_BUS_REMAP_BYPASS_CONN2AP_REMAP_BYPASS_ADDR \
	CONN_HOST_CSR_TOP_CONN2AP_BUS_REMAP_BYPASS_ADDR
#define CONN_HOST_CSR_TOP_CONN2AP_BUS_REMAP_BYPASS_CONN2AP_REMAP_BYPASS_MASK \
	0x00000001 /* CONN2AP_REMAP_BYPASS[0] */
#define CONN_HOST_CSR_TOP_CONN2AP_BUS_REMAP_BYPASS_CONN2AP_REMAP_BYPASS_SHFT 0

/*
* ---CONN2AP_REMAP_MCU_EMI_BASE_ADDR (0x18060000 + 0x01c4)---
* CONN2AP_REMAP_MCU_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap mcu emi
* base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_AD\
DR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_AD\
DR_MASK \
0x000FFFFF /* CONN2AP_REMAP_MCU_EMI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_AD\
DR_SHFT \
0

/*
* ---CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR (0x18060000 + 0x01c8)---
* CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR[19..0] - (RW) No use
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BAS\
E_ADDR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BAS\
E_ADDR_MASK \
0x000FFFFF /* CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BAS\
E_ADDR_SHFT \
0

/*
* ---CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR (0x18060000 + 0x01cc)---
* CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap
* modem share emi base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_E\
MI_BASE_ADDR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_E\
MI_BASE_ADDR_MASK \
0x000FFFFF /* CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_E\
MI_BASE_ADDR_SHFT \
0

/*
* ---CONN2AP_REMAP_GPS_EMI_BASE_ADDR (0x18060000 + 0x01d0)---
* CONN2AP_REMAP_GPS_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap gps emi
* base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_AD\
DR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_AD\
DR_MASK \
0x000FFFFF /* CONN2AP_REMAP_GPS_EMI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_AD\
DR_SHFT \
0

/*
* ---CONN2AP_REMAP_WF_PERI_BASE_ADDR (0x18060000 + 0x01d4)---
* CONN2AP_REMAP_WF_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap wf peri
* base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_AD\
DR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_WF_PERI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_AD\
DR_MASK \
0x000FFFFF /* CONN2AP_REMAP_WF_PERI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_AD\
DR_SHFT \
0

/*
* ---CONN2AP_REMAP_BT_PERI_BASE_ADDR (0x18060000 + 0x01d8)---
* CONN2AP_REMAP_BT_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap bt peri
* base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_AD\
DR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_BT_PERI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_AD\
DR_MASK \
0x000FFFFF /* CONN2AP_REMAP_BT_PERI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_AD\
DR_SHFT \
0

/*
* ---CONN2AP_REMAP_GPS_PERI_BASE_ADDR (0x18060000 + 0x01dc)---
* CONN2AP_REMAP_GPS_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap gps peri
* base address
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_\
ADDR_ADDR \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_\
ADDR_MASK \
0x000FFFFF /* CONN2AP_REMAP_GPS_PERI_BASE_ADDR[19..0] */
#define \
CONN_HOST_CSR_TOP_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_\
ADDR_SHFT \
0

/*
* ---CONN_SEMA_M2_SW_RST_B (0x18060000 + 0x01f0)---
* CONN_SEMA_M2_SW_RST_B[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_ADDR \
	CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_MASK \
	0x00000001 /* CONN_SEMA_M2_SW_RST_B[0] */
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_SHFT 0

/*
* ---CONN_SEMA_M3_SW_RST_B (0x18060000 + 0x01f4)---
* CONN_SEMA_M3_SW_RST_B[0] - (RW) xxx
* RESERVED1[31..1] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_ADDR \
	CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_MASK \
	0x00000001 /* CONN_SEMA_M3_SW_RST_B[0] */
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_SHFT 0

/*
* ---WF_SYSSTRAP_RD_DBG (0x18060000 + 0x0200)---
* WF_SYSSTRAP_RD_DBG[31..0] - (RO) WFSYS sysstrap read out
*/
#define CONN_HOST_CSR_TOP_WF_SYSSTRAP_RD_DBG_WF_SYSSTRAP_RD_DBG_ADDR \
	CONN_HOST_CSR_TOP_WF_SYSSTRAP_RD_DBG_ADDR
#define CONN_HOST_CSR_TOP_WF_SYSSTRAP_RD_DBG_WF_SYSSTRAP_RD_DBG_MASK \
	0xFFFFFFFF /* WF_SYSSTRAP_RD_DBG[31..0] */
#define CONN_HOST_CSR_TOP_WF_SYSSTRAP_RD_DBG_WF_SYSSTRAP_RD_DBG_SHFT 0

/*
* ---WM_MCU_PC_DBG (0x18060000 + 0x0204)---
* WF_WM_MCU_DBG_PC_LOG[31..0] - (RO) Mcusys wm_dbg_pc_log.
*/
#define CONN_HOST_CSR_TOP_WM_MCU_PC_DBG_WF_WM_MCU_DBG_PC_LOG_ADDR \
	CONN_HOST_CSR_TOP_WM_MCU_PC_DBG_ADDR
#define CONN_HOST_CSR_TOP_WM_MCU_PC_DBG_WF_WM_MCU_DBG_PC_LOG_MASK \
	0xFFFFFFFF /* WF_WM_MCU_DBG_PC_LOG[31..0] */
#define CONN_HOST_CSR_TOP_WM_MCU_PC_DBG_WF_WM_MCU_DBG_PC_LOG_SHFT 0

/*
* ---WM_MCU_GPR_DBG (0x18060000 + 0x0208)---
* WF_WM_MCU_DBG_GPR_LOG[31..0] - (RO) Mcusys wm_dbg_gpr_log.
*/
#define CONN_HOST_CSR_TOP_WM_MCU_GPR_DBG_WF_WM_MCU_DBG_GPR_LOG_ADDR \
	CONN_HOST_CSR_TOP_WM_MCU_GPR_DBG_ADDR
#define CONN_HOST_CSR_TOP_WM_MCU_GPR_DBG_WF_WM_MCU_DBG_GPR_LOG_MASK \
	0xFFFFFFFF /* WF_WM_MCU_DBG_GPR_LOG[31..0] */
#define CONN_HOST_CSR_TOP_WM_MCU_GPR_DBG_WF_WM_MCU_DBG_GPR_LOG_SHFT 0

/*
* ---WA_MCU_PC_DBG (0x18060000 + 0x020c)---
* WF_WA_MCU_DBG_PC_LOG[31..0] - (RO) Mcusys wa_dbg_pc_log.
*/
#define CONN_HOST_CSR_TOP_WA_MCU_PC_DBG_WF_WA_MCU_DBG_PC_LOG_ADDR \
	CONN_HOST_CSR_TOP_WA_MCU_PC_DBG_ADDR
#define CONN_HOST_CSR_TOP_WA_MCU_PC_DBG_WF_WA_MCU_DBG_PC_LOG_MASK \
	0xFFFFFFFF /* WF_WA_MCU_DBG_PC_LOG[31..0] */
#define CONN_HOST_CSR_TOP_WA_MCU_PC_DBG_WF_WA_MCU_DBG_PC_LOG_SHFT 0

/*
* ---WA_MCU_GPR_DBG (0x18060000 + 0x0210)---
* WF_WA_MCU_DBG_GPR_LOG[31..0] - (RO) Mcusys wa_dbg_gpr_log.
*/
#define CONN_HOST_CSR_TOP_WA_MCU_GPR_DBG_WF_WA_MCU_DBG_GPR_LOG_ADDR \
	CONN_HOST_CSR_TOP_WA_MCU_GPR_DBG_ADDR
#define CONN_HOST_CSR_TOP_WA_MCU_GPR_DBG_WF_WA_MCU_DBG_GPR_LOG_MASK \
	0xFFFFFFFF /* WF_WA_MCU_DBG_GPR_LOG[31..0] */
#define CONN_HOST_CSR_TOP_WA_MCU_GPR_DBG_WF_WA_MCU_DBG_GPR_LOG_SHFT 0

/*
* ---WF_TOP_RGU_ON_DEBUG_PORT (0x18060000 + 0x0214)---
* P_RGU_TOP_RST_B[0] - (RO) [WF_RGU_DBG]
* wf_top_off reset status (the location of this signal is in back of h/w control
signal)
* 0: reset
* 1: not reset
Note:
* 1. the above description is just one mux output result when mux selection=0
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit2"
* P_RGU_TOP_ISO_EN[1] - (RO) [WF_RGU_DBG]
* wf_top_off output signals isolation status
* 0: not isolation
* 1: isolation
Note:
* 1. the above description is just one mux output result when mux selection=0,
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit3"
* P_RGU_TOP_PWR_ON[2] - (RO) [WF_RGU_DBG]
* wf_top_off MTCMOS primary power status
* 0: power-off
* 1: power-on
Note:
* 1. the above description is just one mux output result when mux selection=0,
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit5"
* MX_TOP_PWR_ACK[3] - (RO) [WF_RGU_DBG]
* wf_top_off MTCMOS primary power ack status
* 0: power-off
* 1: power-on
Note:
* 1. the above description is just one mux output result when mux selection=0
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit0"
* AN_TOP_PWR_ACK_S[4] - (RO) [WF_RGU_DBG]
* wf_top_off MTCMOS secondary power ack status
* 0: power-off
* 1: power-on
Note:
* 1. the above description is just one mux output result when mux selection=0
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit1"
* TOP_HW_RST_B_MIX[5] - (RO) [WF_RGU_DBG]
* wf_top_off reset status (the location of this signal is in front of h/w
* control signal)
* 0: reset
* 1: not reset
Note:
* 1. the above description is just one mux output result when mux selection=0
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* TOP_DSLEEP[6] - (RO) [WF_RGU_DBG]
* wf_top_off MTCMOS power control request
* 0: power-on request
* 1: power-off request
Note:
* 1. the above description is just one mux output result when mux selection=0,
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit6"
* RGU_TOP_PWR_RDY[7] - (RO) [WF_RGU_DBG]
* this signal is same as "TOP_HW_RST_B_MIX" and sync. with "wfsys bus clock"
* 0: reset
* 1: not reset
Note:
* 1. the above description is just one mux output result when mux selection=0,
* 2. refer to module wf_top_rgu_on PIC for the other mux output detail
information
* 3. the meaning of this signal is equal to "BGF_DSLP_DBG bit7"
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_RGU_TOP_PWR_RDY_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_RGU_TOP_PWR_RDY_MASK \
	0x00000080 /* RGU_TOP_PWR_RDY[7] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_RGU_TOP_PWR_RDY_SHFT 7
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_DSLEEP_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_DSLEEP_MASK \
	0x00000040 /* TOP_DSLEEP[6] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_DSLEEP_SHFT 6
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_HW_RST_B_MIX_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_HW_RST_B_MIX_MASK \
	0x00000020 /* TOP_HW_RST_B_MIX[5] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_TOP_HW_RST_B_MIX_SHFT 5
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_AN_TOP_PWR_ACK_S_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_AN_TOP_PWR_ACK_S_MASK \
	0x00000010 /* AN_TOP_PWR_ACK_S[4] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_AN_TOP_PWR_ACK_S_SHFT 4
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_MX_TOP_PWR_ACK_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_MX_TOP_PWR_ACK_MASK \
	0x00000008 /* MX_TOP_PWR_ACK[3] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_MX_TOP_PWR_ACK_SHFT 3
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_PWR_ON_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_PWR_ON_MASK \
	0x00000004 /* P_RGU_TOP_PWR_ON[2] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_PWR_ON_SHFT 2
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_ISO_EN_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_ISO_EN_MASK \
	0x00000002 /* P_RGU_TOP_ISO_EN[1] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_ISO_EN_SHFT 1
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_RST_B_ADDR \
	CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_ADDR
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_RST_B_MASK \
	0x00000001 /* P_RGU_TOP_RST_B[0] */
#define CONN_HOST_CSR_TOP_WF_TOP_RGU_ON_DEBUG_PORT_P_RGU_TOP_RST_B_SHFT 0

/*
* ---MCU_WF_ON_DBG (0x18060000 + 0x0218)---
* WFSYS_ON_DBG_FLAG[7..0] - (RO) [WFSYS_ON_DBG]
* (wfsys_on debug flag)
* default is wfsys_on band0 and band1 sleep_fsm
* bits[3:0] for band0, bits[7:4] for band1
* 0x0 : IDLE
* 0x1 : FETCH
* 0x2 : INITIAL
* 0x3 : PRE_BU
* 0x4 : WLAN_ON
* 0x5 : SLEEP
* 0x6 : POST_RS
* 0x7 : CLK_ON
* 0x8 : CLK_OFF
Note:
* 1. the above description is just one mux output result when mux selection=0
* 2. refer to module wfsys_on PIC for the other mux output detail information
* WF_MCU_MET_DATA[15..8] - (RO) WF MCU off met data
* WF_MCU_ON_MET_DATA[23..16] - (RO) WF MCU on met data
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_ON_MET_DATA_ADDR \
	CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_ON_MET_DATA_MASK \
	0x00FF0000 /* WF_MCU_ON_MET_DATA[23..16] */
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_ON_MET_DATA_SHFT 16
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_MET_DATA_ADDR \
	CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_MET_DATA_MASK \
	0x0000FF00 /* WF_MCU_MET_DATA[15..8] */
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WF_MCU_MET_DATA_SHFT   8
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WFSYS_ON_DBG_FLAG_ADDR \
	CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WFSYS_ON_DBG_FLAG_MASK \
	0x000000FF /* WFSYS_ON_DBG_FLAG[7..0] */
#define CONN_HOST_CSR_TOP_MCU_WF_ON_DBG_WFSYS_ON_DBG_FLAG_SHFT 0

/*
* ---WFSYS_MONFLG_OUT (0x18060000 + 0x021c)---
* WF_AON_DBG_FLAG[31..0] - (RO) Related to wfsys debug flag
* Refer to module wf_top_monflag_on PIC for detail information
*/
#define CONN_HOST_CSR_TOP_WFSYS_MONFLG_OUT_WF_AON_DBG_FLAG_ADDR \
	CONN_HOST_CSR_TOP_WFSYS_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_WFSYS_MONFLG_OUT_WF_AON_DBG_FLAG_MASK \
	0xFFFFFFFF /* WF_AON_DBG_FLAG[31..0] */
#define CONN_HOST_CSR_TOP_WFSYS_MONFLG_OUT_WF_AON_DBG_FLAG_SHFT 0

/*
* ---WF_MET_CFG_ON_EVENT_DATA (0x18060000 + 0x0220)---
* HW_CONTROL[0] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* HW control mode, if set 1, then
* 1) connsys stays in standby state if MCU still works
* 2) connsys stays in idle state if there is only osc request and MCU sleeps
* 3) connsys stays in dsleep state if no osc request or no interrupt
* MCU_PWR_STAT[3..1] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* MCU power state
* 3'b001 : standby state (mcu active)
* 3'b010 : idle state
* 3'b100 : dsleep state
* MCU_STOP[4] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* MCU stop signal from MCU, which is a necessary condition for dsleep mode
* TOP_DSLEEP[5] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* dsleep signal for RGU to rurn on/off MCU power domain
* 0 : turn on MCU power domain
* 1 : turn off MCU power domain
* MCU_MEM_PDN[6] - (RO) not used now
* RGU_MCU_MEM_RDY[7] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* MCU memory ready from RGU
* EINT_LV[8] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* EINT level latched by sleep controller
* 1) if hw_control = 0, then eint_lv = 0
* 2) if hw_control = 1, then eint_lv = 1 if MCU sends EINT to sleep controller
* CMDBT_BUSY[9] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* Indicator of CMDBT busy state, if 1, then backup/restore is in process
* CMDBT_USE_PLL[10] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* Indicator of using PLL clock for WiFi backup and restore
* CPU_CLK_EN[11] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* CPU clock enable signal
* 1) if hw_control = 0, then cpu_clk_en = 1
* 2) if hw_control = 1, then cpu_clk_en is con-trolled by sleep controller
* 3) cpu_clk_en = 0 in dsleep and idle state
* BUS_CLK_EN[12] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* MCU bus clock enable signal
* 1) if hw_control = 0, then bus_clk_en = 1
* 2) if hw_control = 1, then bus_clk_en is con-trolled by sleep controller
* 3) bus_clk_en = 0 in dsleep state
* OSC_RDY[13] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* OSC switch ready signals, if 1, then it means
* 1) host OSC clock source is ready
* 2) connsys internal OSC counter is counted to target count
* 3) could be set 1 by CR (cr_force_osc_rdy)
* HWCTRL_OSC_EN[14] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* OSC control signal to activate OSC control FSM, conditions are as below:
* 1) IP needs osc clock (~hw_control | osc_en)
* 2) external interrupt (EINT)
* 3) 32k not ready. cannot turn off
* 4) CR set (cr_xo_no_off)
* 5) CR set for FM (cr_fm_xo_on)
* OSC_EN_ALL[15] - (RO) [WF_TOP_CFG_ON DBG FLAG]
* OSC request signal from IP/hif/host to wake up connsys or at least stay in
* idle state
* 0: no osc request
* 1: at least one or more osc requests
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_EN_ALL_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_EN_ALL_MASK \
	0x00008000 /* OSC_EN_ALL[15] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_EN_ALL_SHFT 15
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HWCTRL_OSC_EN_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HWCTRL_OSC_EN_MASK \
	0x00004000 /* HWCTRL_OSC_EN[14] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HWCTRL_OSC_EN_SHFT 14
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_RDY_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_RDY_MASK \
	0x00002000 /* OSC_RDY[13] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_OSC_RDY_SHFT 13
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_BUS_CLK_EN_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_BUS_CLK_EN_MASK \
	0x00001000 /* BUS_CLK_EN[12] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_BUS_CLK_EN_SHFT 12
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CPU_CLK_EN_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CPU_CLK_EN_MASK \
	0x00000800 /* CPU_CLK_EN[11] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CPU_CLK_EN_SHFT 11
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_USE_PLL_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_USE_PLL_MASK \
	0x00000400 /* CMDBT_USE_PLL[10] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_USE_PLL_SHFT 10
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_BUSY_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_BUSY_MASK \
	0x00000200 /* CMDBT_BUSY[9] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_CMDBT_BUSY_SHFT 9
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_EINT_LV_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_EINT_LV_MASK \
	0x00000100 /* EINT_LV[8] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_EINT_LV_SHFT 8
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_RGU_MCU_MEM_RDY_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_RGU_MCU_MEM_RDY_MASK \
	0x00000080 /* RGU_MCU_MEM_RDY[7] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_RGU_MCU_MEM_RDY_SHFT 7
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_MEM_PDN_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_MEM_PDN_MASK \
	0x00000040 /* MCU_MEM_PDN[6] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_MEM_PDN_SHFT 6
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_TOP_DSLEEP_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_TOP_DSLEEP_MASK \
	0x00000020 /* TOP_DSLEEP[5] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_TOP_DSLEEP_SHFT 5
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_STOP_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_STOP_MASK \
	0x00000010 /* MCU_STOP[4] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_STOP_SHFT 4
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_PWR_STAT_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_PWR_STAT_MASK \
	0x0000000E /* MCU_PWR_STAT[3..1] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_MCU_PWR_STAT_SHFT 1
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HW_CONTROL_ADDR \
	CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_ADDR
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HW_CONTROL_MASK \
	0x00000001 /* HW_CONTROL[0] */
#define CONN_HOST_CSR_TOP_WF_MET_CFG_ON_EVENT_DATA_HW_CONTROL_SHFT 0

/*
* ---BGF_MCU_PC_DBG (0x18060000 + 0x022c)---
* BGF_MCU_DBG_PC_LOG[31..0] - (RO) Mcusys bgf_dbg_pc_log.
*/
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_DBG_BGF_MCU_DBG_PC_LOG_ADDR \
	CONN_HOST_CSR_TOP_BGF_MCU_PC_DBG_ADDR
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_DBG_BGF_MCU_DBG_PC_LOG_MASK \
	0xFFFFFFFF /* BGF_MCU_DBG_PC_LOG[31..0] */
#define CONN_HOST_CSR_TOP_BGF_MCU_PC_DBG_BGF_MCU_DBG_PC_LOG_SHFT 0

/*
* ---BGF_SYSSTRAP_RD_DBG (0x18060000 + 0x0230)---
* BGF_SYSSTRAP_RD_DBG[31..0] - (RO) BGFSYS sysstrap read out
*/
#define CONN_HOST_CSR_TOP_BGF_SYSSTRAP_RD_DBG_BGF_SYSSTRAP_RD_DBG_ADDR \
	CONN_HOST_CSR_TOP_BGF_SYSSTRAP_RD_DBG_ADDR
#define CONN_HOST_CSR_TOP_BGF_SYSSTRAP_RD_DBG_BGF_SYSSTRAP_RD_DBG_MASK \
	0xFFFFFFFF /* BGF_SYSSTRAP_RD_DBG[31..0] */
#define CONN_HOST_CSR_TOP_BGF_SYSSTRAP_RD_DBG_BGF_SYSSTRAP_RD_DBG_SHFT 0

/*
* ---MCU_BGF_ON_DBG (0x18060000 + 0x0234)---
* BGF_RGU_ON_DSLP_DEBUG[7..0] - (RO) BGF RGU dslp debug port
* detail information refer to bgf rgu on owner
* CONN_AP_BUS_REQ[8] - (RO) [MCUSYS_N9_DBG]
* Request ap bus usage to SPM
* CONN2AP_EMI_REQ[9] - (RO) [MCUSYS_N9_DBG]
* Conn2ap apsrc request for enable EMI MTCMOS and PLL
* AP2CONN_EMI_ACK[10] - (RO) [MCUSYS_N9_DBG]
* Conn2ap apsrc acknowledge for enable EMI MTCMOS and PLL
* CONN_DDR_EN[11] - (RO) [MCUSYS_N9_DBG]
* Conn2ap ddr request to SPM for enable EMI
* CONN2AP_SW_IRQ_B[12] - (RO) [MCUSYS_N9_DBG]
* SW trigger interrupt to AP side in mcu_confg.EMI_CTL
* PDN_MCU[13] - (RO) [MCUSYS_N9_DBG]
* 0: n9 active
* 1: n9 standby & clock gated
* STANDBY[14] - (RO) [MCUSYS_N9_DBG]
* N9 enter standby mode(legacy sleep)
* 0: n9 active
* 1: n9 standby
* AHB_CK_EN[15] - (RO) [MCUSYS_N9_DBG]
* AHB bus clock gating
* FIQ_B[16] - (RO) [CIRQ_DBG_PORT]
* Fast interrupt request from cirq to n9, active low
* 0: interrupt active
* 1: no fiq interrupt
* IRQ_B[17] - (RO) [CIRQ_DBG_PORT]
* Interrupt from cirq to n9, active low
* 0: interrupt active
* 1: no irq interrupt
* EINT_EVENT_B[18] - (RO) [CIRQ_DBG_PORT]
* Eint enter cirq to wakeup mcusys deep sleep, active low
* 0: eint active
* 1: no eint event
* CIRQ_INT_N[19] - (RO) [CIRQ_DBG_PORT]
* Means irq or eint enter cirq to wakeup mcusys legacy sleep, active low
* 0: interrupt active
* 1: no interrupt
* EINT_32K_S2[20] - (RO) [CIRQ_DBG_PORT]
* Sync from ~eint_event_b, active high
* 0: no eint active
* 1: eint active
* CIRQ_INT_N_SYNC[21] - (RO) [CIRQ_DBG_PORT]
* Sync from ~eint_event_b, active high
* 0: no eint active
* 1: eint active
* DBG_NIM_IRQ[22] - (RO) [CIRQ_DBG_PORT]
* Sync from cirq_int_n, active low
* 0: interrupt active
* 1: no interrupt
* BGF_SLEEP_PROTECT_ACK_AND[23] - (RO) bgf sleep protect ack and
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_SLEEP_PROTECT_ACK_AND_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_SLEEP_PROTECT_ACK_AND_MASK \
	0x00800000 /* BGF_SLEEP_PROTECT_ACK_AND[23] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_SLEEP_PROTECT_ACK_AND_SHFT 23
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_DBG_NIM_IRQ_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_DBG_NIM_IRQ_MASK \
	0x00400000 /* DBG_NIM_IRQ[22] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_DBG_NIM_IRQ_SHFT      22
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_SYNC_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_SYNC_MASK \
	0x00200000 /* CIRQ_INT_N_SYNC[21] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_SYNC_SHFT  21
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_32K_S2_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_32K_S2_MASK \
	0x00100000 /* EINT_32K_S2[20] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_32K_S2_SHFT      20
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_MASK \
	0x00080000 /* CIRQ_INT_N[19] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CIRQ_INT_N_SHFT       19
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_EVENT_B_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_EVENT_B_MASK \
	0x00040000 /* EINT_EVENT_B[18] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_EINT_EVENT_B_SHFT     18
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_IRQ_B_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_IRQ_B_MASK \
	0x00020000 /* IRQ_B[17] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_IRQ_B_SHFT            17
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_FIQ_B_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_FIQ_B_MASK \
	0x00010000 /* FIQ_B[16] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_FIQ_B_SHFT            16
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AHB_CK_EN_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AHB_CK_EN_MASK \
	0x00008000 /* AHB_CK_EN[15] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AHB_CK_EN_SHFT        15
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_STANDBY_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_STANDBY_MASK \
	0x00004000 /* STANDBY[14] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_STANDBY_SHFT          14
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_PDN_MCU_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_PDN_MCU_MASK \
	0x00002000 /* PDN_MCU[13] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_PDN_MCU_SHFT          13
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_SW_IRQ_B_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_SW_IRQ_B_MASK \
	0x00001000 /* CONN2AP_SW_IRQ_B[12] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_SW_IRQ_B_SHFT 12
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_DDR_EN_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_DDR_EN_MASK \
	0x00000800 /* CONN_DDR_EN[11] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_DDR_EN_SHFT      11
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AP2CONN_EMI_ACK_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AP2CONN_EMI_ACK_MASK \
	0x00000400 /* AP2CONN_EMI_ACK[10] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_AP2CONN_EMI_ACK_SHFT  10
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_EMI_REQ_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_EMI_REQ_MASK \
	0x00000200 /* CONN2AP_EMI_REQ[9] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN2AP_EMI_REQ_SHFT  9
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_AP_BUS_REQ_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_AP_BUS_REQ_MASK \
	0x00000100 /* CONN_AP_BUS_REQ[8] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_CONN_AP_BUS_REQ_SHFT  8
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_RGU_ON_DSLP_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_RGU_ON_DSLP_DEBUG_MASK \
	0x000000FF /* BGF_RGU_ON_DSLP_DEBUG[7..0] */
#define CONN_HOST_CSR_TOP_MCU_BGF_ON_DBG_BGF_RGU_ON_DSLP_DEBUG_SHFT 0

/*
* ---BGFSYS_MONFLG_OUT (0x18060000 + 0x0238)---
* BGF_AON_DBG_FLAG[31..0] - (RO) [CONN_AON_MON_FLAG]
* conn_aon_dbg_flag. It can select by conn_monflag_on.
* conn_monflag debug setting should reference to monflag programming guide.
*/
#define CONN_HOST_CSR_TOP_BGFSYS_MONFLG_OUT_BGF_AON_DBG_FLAG_ADDR \
	CONN_HOST_CSR_TOP_BGFSYS_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_BGFSYS_MONFLG_OUT_BGF_AON_DBG_FLAG_MASK \
	0xFFFFFFFF /* BGF_AON_DBG_FLAG[31..0] */
#define CONN_HOST_CSR_TOP_BGFSYS_MONFLG_OUT_BGF_AON_DBG_FLAG_SHFT 0

/*
* ---BT_CFG2HOST_DEBUG (0x18060000 + 0x023c)---
* BT_CFG2HOST_DEBUG[15..0] - (RO) xxx
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BT_CFG2HOST_DEBUG_BT_CFG2HOST_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_BT_CFG2HOST_DEBUG_ADDR
#define CONN_HOST_CSR_TOP_BT_CFG2HOST_DEBUG_BT_CFG2HOST_DEBUG_MASK \
	0x0000FFFF /* BT_CFG2HOST_DEBUG[15..0] */
#define CONN_HOST_CSR_TOP_BT_CFG2HOST_DEBUG_BT_CFG2HOST_DEBUG_SHFT 0

/*
* ---GPS_CFG2HOST_DEBUG (0x18060000 + 0x0240)---
* GPS_CFG2HOST_DEBUG[15..0] - (RO) xxx
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_GPS_CFG2HOST_DEBUG_GPS_CFG2HOST_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_GPS_CFG2HOST_DEBUG_ADDR
#define CONN_HOST_CSR_TOP_GPS_CFG2HOST_DEBUG_GPS_CFG2HOST_DEBUG_MASK \
	0x0000FFFF /* GPS_CFG2HOST_DEBUG[15..0] */
#define CONN_HOST_CSR_TOP_GPS_CFG2HOST_DEBUG_GPS_CFG2HOST_DEBUG_SHFT 0

/*
* ---GPS_AON2HOST_DEBUG (0x18060000 + 0x0244)---
* GPS_AON2HOST_DEBUG[15..0] - (RO) xxx
* RESERVED16[31..16] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_GPS_AON2HOST_DEBUG_GPS_AON2HOST_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_GPS_AON2HOST_DEBUG_ADDR
#define CONN_HOST_CSR_TOP_GPS_AON2HOST_DEBUG_GPS_AON2HOST_DEBUG_MASK \
	0x0000FFFF /* GPS_AON2HOST_DEBUG[15..0] */
#define CONN_HOST_CSR_TOP_GPS_AON2HOST_DEBUG_GPS_AON2HOST_DEBUG_SHFT 0

/*
* ---WF_MAILBOX_DBG (0x18060000 + 0x0260)---
* HOST_MAILBOX_WF[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in wf_mcu_cfg_on HOST_MAILBOX_WF
*/
#define CONN_HOST_CSR_TOP_WF_MAILBOX_DBG_HOST_MAILBOX_WF_ADDR \
	CONN_HOST_CSR_TOP_WF_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_WF_MAILBOX_DBG_HOST_MAILBOX_WF_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_WF[31..0] */
#define CONN_HOST_CSR_TOP_WF_MAILBOX_DBG_HOST_MAILBOX_WF_SHFT  0

/*
* ---N13_MCU_MAILBOX_DBG (0x18060000 + 0x0264)---
* HOST_MAILBOX_N13_MCU[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in wf_mcu_cfg_on HOST_MAILBOX_MCU_N13
*/
#define CONN_HOST_CSR_TOP_N13_MCU_MAILBOX_DBG_HOST_MAILBOX_N13_MCU_ADDR \
	CONN_HOST_CSR_TOP_N13_MCU_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_N13_MCU_MAILBOX_DBG_HOST_MAILBOX_N13_MCU_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_N13_MCU[31..0] */
#define CONN_HOST_CSR_TOP_N13_MCU_MAILBOX_DBG_HOST_MAILBOX_N13_MCU_SHFT 0

/*
* ---N9_MCU_MAILBOX_DBG (0x18060000 + 0x0268)---
* HOST_MAILBOX_N9_MCU[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in BT0 bgf_mcu_confg_on HOST_MAILBOX_MCU_N9
*/
#define CONN_HOST_CSR_TOP_N9_MCU_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_ADDR \
	CONN_HOST_CSR_TOP_N9_MCU_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_N9_MCU_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_N9_MCU[31..0] */
#define CONN_HOST_CSR_TOP_N9_MCU_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_SHFT 0

/*
* ---BT_MAILBOX_DBG (0x18060000 + 0x026c)---
* HOST_MAILBOX_BT[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in BT0 bgf_mcu_confg_on HOST_MAILBOX_BT
*/
#define CONN_HOST_CSR_TOP_BT_MAILBOX_DBG_HOST_MAILBOX_BT_ADDR \
	CONN_HOST_CSR_TOP_BT_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_BT_MAILBOX_DBG_HOST_MAILBOX_BT_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_BT[31..0] */
#define CONN_HOST_CSR_TOP_BT_MAILBOX_DBG_HOST_MAILBOX_BT_SHFT  0

/*
* ---GPS_MAILBOX_DBG (0x18060000 + 0x0270)---
* HOST_MAILBOX_GPS[31..0] - (RO) No use
*/
#define CONN_HOST_CSR_TOP_GPS_MAILBOX_DBG_HOST_MAILBOX_GPS_ADDR \
	CONN_HOST_CSR_TOP_GPS_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_GPS_MAILBOX_DBG_HOST_MAILBOX_GPS_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_GPS[31..0] */
#define CONN_HOST_CSR_TOP_GPS_MAILBOX_DBG_HOST_MAILBOX_GPS_SHFT 0

/*
* ---MD_MAILBOX_DBG (0x18060000 + 0x0274)---
* HOST_MAILBOX_MD[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in wf_mcu_cfg_on MAILBOX_MD_WF
*/
#define CONN_HOST_CSR_TOP_MD_MAILBOX_DBG_HOST_MAILBOX_MD_ADDR \
	CONN_HOST_CSR_TOP_MD_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_MD_MAILBOX_DBG_HOST_MAILBOX_MD_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_MD[31..0] */
#define CONN_HOST_CSR_TOP_MD_MAILBOX_DBG_HOST_MAILBOX_MD_SHFT  0

/*
* ---BT1_MAILBOX_DBG (0x18060000 + 0x0278)---
* HOST_MAILBOX_BT1[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in BT1 bgf_mcu_confg_on HOST_MAILBOX_BT1
*/
#define CONN_HOST_CSR_TOP_BT1_MAILBOX_DBG_HOST_MAILBOX_BT1_ADDR \
	CONN_HOST_CSR_TOP_BT1_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_BT1_MAILBOX_DBG_HOST_MAILBOX_BT1_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_BT1[31..0] */
#define CONN_HOST_CSR_TOP_BT1_MAILBOX_DBG_HOST_MAILBOX_BT1_SHFT 0

/*
* ---N9_MCU_1_MAILBOX_DBG (0x18060000 + 0x027c)---
* HOST_MAILBOX_N9_MCU_1[31..0] - (RO) [SW_MAILBOX]
* HOST read mail_box information when mcu in deep sleep. The mailbox value can
* be configure in BT1 bgf_mcu_confg_on HOST_MAILBOX_MCU_1_N9
*/
#define CONN_HOST_CSR_TOP_N9_MCU_1_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_1_ADDR \
	CONN_HOST_CSR_TOP_N9_MCU_1_MAILBOX_DBG_ADDR
#define CONN_HOST_CSR_TOP_N9_MCU_1_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_1_MASK \
	0xFFFFFFFF /* HOST_MAILBOX_N9_MCU_1[31..0] */
#define CONN_HOST_CSR_TOP_N9_MCU_1_MAILBOX_DBG_HOST_MAILBOX_N9_MCU_1_SHFT 0

/*
* ---CONN_HIF_HOST_DEBUG (0x18060000 + 0x0280)---
* CONN_HIF_HOST_DEBUG[31..0] - (RO) [CONN_HIF_HOST_DEBUG]
* Internal hw status - conn_infra on domain interface debug signal
*/
#define CONN_HOST_CSR_TOP_CONN_HIF_HOST_DEBUG_CONN_HIF_HOST_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_HOST_DEBUG_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_HOST_DEBUG_CONN_HIF_HOST_DEBUG_MASK \
	0xFFFFFFFF /* CONN_HIF_HOST_DEBUG[31..0] */
#define CONN_HOST_CSR_TOP_CONN_HIF_HOST_DEBUG_CONN_HIF_HOST_DEBUG_SHFT 0

/*
* ---CONN_HIF_ON_GLUE_DBG (0x18060000 + 0x0284)---
* CONN_HIF_ON_GULE_DEBUG[31..0] - (RO) [CONN_HIF_ON_GULE_DBG]
* Internal hw status - fw own & driver own sync signal debug
*/
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_GLUE_DBG_CONN_HIF_ON_GULE_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_GLUE_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_GLUE_DBG_CONN_HIF_ON_GULE_DEBUG_MASK \
	0xFFFFFFFF /* CONN_HIF_ON_GULE_DEBUG[31..0] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_GLUE_DBG_CONN_HIF_ON_GULE_DEBUG_SHFT 0

/*
* ---CONN_INFRA_MONFLAG_DBG (0x18060000 + 0x0288)---
* CONN_INFRA_MONFLAG_DBG[31..0] - (RO) [CONN_OFF_MON_FLAG]
* connsys monitor debug flag. It can select by conn_monflag_on.
* conn_monflag debug setting should reference to monflag programming guide.
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_MONFLAG_DBG_CONN_INFRA_MONFLAG_DBG_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_MONFLAG_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_MONFLAG_DBG_CONN_INFRA_MONFLAG_DBG_MASK \
	0xFFFFFFFF /* CONN_INFRA_MONFLAG_DBG[31..0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_MONFLAG_DBG_CONN_INFRA_MONFLAG_DBG_SHFT 0

/*
* ---CONN_HIF_ON_MISC_DBG (0x18060000 + 0x028c)---
* CONN_HIF_ON_MISC_DEBUG[31..0] - (RO) [CONN_HIF_ON_MISC_DBG]
* Internal hw status - conn_infra clk detect state & bus idle state & debunce
* information & rst state
*/
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_DBG_CONN_HIF_ON_MISC_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_DBG_CONN_HIF_ON_MISC_DEBUG_MASK \
	0xFFFFFFFF /* CONN_HIF_ON_MISC_DEBUG[31..0] */
#define CONN_HOST_CSR_TOP_CONN_HIF_ON_MISC_DBG_CONN_HIF_ON_MISC_DEBUG_SHFT 0

/*
* ---CONN_HIF_BUSY_DEBUG (0x18060000 + 0x0290)---
* CONN_HIF_BUSY_DEBUG[9..0] - (RO) [CONN_HIF_BUSY_DBG]
* Internal hw status - conn_infra_bus_bridge_idle_signal
* RESERVED10[31..10] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_CONN_HIF_BUSY_DEBUG_CONN_HIF_BUSY_DEBUG_ADDR \
	CONN_HOST_CSR_TOP_CONN_HIF_BUSY_DEBUG_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_BUSY_DEBUG_CONN_HIF_BUSY_DEBUG_MASK \
	0x000003FF /* CONN_HIF_BUSY_DEBUG[9..0] */
#define CONN_HOST_CSR_TOP_CONN_HIF_BUSY_DEBUG_CONN_HIF_BUSY_DEBUG_SHFT 0

/*
* ---CONN_INFRA_SYSSTRAP_DBG (0x18060000 + 0x0294)---
* f32k_ck_mon[0] - (RO) CONN_INFRA sysstrap read out
* ad_wbg_xtal_ck_mon[1] - (RO) CONN_INFRA sysstrap read out
* osc_ck_mon[2] - (RO) CONN_INFRA sysstrap read out
* osc_2x_ck_mon[3] - (RO) CONN_INFRA sysstrap read out
* conn_srcclkena_ack[4] - (RO) CONN_INFRA sysstrap read out
* da_wbg_en_bg[5] - (RO) CONN_INFRA sysstrap read out
* da_wbg_en_xbuf[6] - (RO) CONN_INFRA sysstrap read out
* da_wbg_en_xbuf_2x[7] - (RO) CONN_INFRA sysstrap read out
* conn_infra_off_pwr_ack[8] - (RO) CONN_INFRA sysstrap read out
* conn_infra_off_pwr_ack_s[9] - (RO) CONN_INFRA sysstrap read out
* conn_infra_off_iso_en[10] - (RO) CONN_INFRA sysstrap read out
* conn_infra_off_xreset_rst_b[11] - (RO) CONN_INFRA sysstrap read out
* connsys_on_xreset_rst_b[12] - (RO) CONN_INFRA sysstrap read out
* ap2conn_slp_prot_ack[13] - (RO) CONN_INFRA sysstrap read out
* conn_infra_bus_timeout_irq_b[14] - (RO) CONN_INFRA sysstrap read out
* bgfsys1_on_top_rst_b[15] - (RO) CONN_INFRA sysstrap read out
* wfsys_on_top_pwr_ack[16] - (RO) CONN_INFRA sysstrap read out
* wfsys_on_top_pwr_ack_s[17] - (RO) CONN_INFRA sysstrap read out
* wfsys_off_top_pwr_ack[18] - (RO) CONN_INFRA sysstrap read out
* wfsys_off_top_pwr_ack_s[19] - (RO) CONN_INFRA sysstrap read out
* wfsys_on_top_iso_en[20] - (RO) CONN_INFRA sysstrap read out
* wfsys_on_top_rst_b[21] - (RO) CONN_INFRA sysstrap read out
* wfsys_sw_init_done[22] - (RO) CONN_INFRA sysstrap read out
* wfsys_mcu_is_sleep[23] - (RO) CONN_INFRA sysstrap read out
* bgfsys_on_top_pwr_ack[24] - (RO) CONN_INFRA sysstrap read out
* bgfsys_on_top_pwr_ack_s[25] - (RO) CONN_INFRA sysstrap read out
* bgfsys_off_top_pwr_ack[26] - (RO) CONN_INFRA sysstrap read out
* bgfsys_off1_top_pwr_ack[27] - (RO) CONN_INFRA sysstrap read out
* bgfsys_on_top_iso_en[28] - (RO) CONN_INFRA sysstrap read out
* bgfsys_on_top_rst_b[29] - (RO) CONN_INFRA sysstrap read out
* bgfsys_sw_init_done[30] - (RO) CONN_INFRA sysstrap read out
* bgfsys1_sw_init_done[31] - (RO) CONN_INFRA sysstrap read out
*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_sw_init_done_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_sw_init_done_MASK \
	0x80000000 /* bgfsys1_sw_init_done[31] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_sw_init_done_SHFT 31
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_sw_init_done_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_sw_init_done_MASK \
	0x40000000 /* bgfsys_sw_init_done[30] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_sw_init_done_SHFT 30
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_rst_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_rst_b_MASK \
	0x20000000 /* bgfsys_on_top_rst_b[29] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_rst_b_SHFT 29
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_iso_en_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_iso_en_MASK \
	0x10000000 /* bgfsys_on_top_iso_en[28] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_iso_en_SHFT 28
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off1_top_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off1_top_pwr_ack_MASK \
	0x08000000 /* bgfsys_off1_top_pwr_ack[27] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off1_top_pwr_ack_SHFT \
	27
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off_top_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off_top_pwr_ack_MASK \
	0x04000000 /* bgfsys_off_top_pwr_ack[26] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_off_top_pwr_ack_SHFT 26
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_s_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_s_MASK \
	0x02000000 /* bgfsys_on_top_pwr_ack_s[25] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_s_SHFT \
	25
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_MASK \
	0x01000000 /* bgfsys_on_top_pwr_ack[24] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys_on_top_pwr_ack_SHFT 24
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_mcu_is_sleep_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_mcu_is_sleep_MASK \
	0x00800000 /* wfsys_mcu_is_sleep[23] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_mcu_is_sleep_SHFT 23
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_sw_init_done_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_sw_init_done_MASK \
	0x00400000 /* wfsys_sw_init_done[22] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_sw_init_done_SHFT 22
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_rst_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_rst_b_MASK \
	0x00200000 /* wfsys_on_top_rst_b[21] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_rst_b_SHFT 21
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_iso_en_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_iso_en_MASK \
	0x00100000 /* wfsys_on_top_iso_en[20] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_iso_en_SHFT 20
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_s_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_s_MASK \
	0x00080000 /* wfsys_off_top_pwr_ack_s[19] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_s_SHFT \
	19
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_MASK \
	0x00040000 /* wfsys_off_top_pwr_ack[18] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_off_top_pwr_ack_SHFT 18
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_s_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_s_MASK \
	0x00020000 /* wfsys_on_top_pwr_ack_s[17] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_s_SHFT 17
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_MASK \
	0x00010000 /* wfsys_on_top_pwr_ack[16] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_wfsys_on_top_pwr_ack_SHFT 16
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_on_top_rst_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_on_top_rst_b_MASK \
	0x00008000 /* bgfsys1_on_top_rst_b[15] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_bgfsys1_on_top_rst_b_SHFT 15
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_bus_timeout_irq_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_bus_timeout_irq_b_MASK \
	0x00004000 /* conn_infra_bus_timeout_irq_b[14] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_bus_timeout_irq_b_SHFT \
	14
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ap2conn_slp_prot_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ap2conn_slp_prot_ack_MASK \
	0x00002000 /* ap2conn_slp_prot_ack[13] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ap2conn_slp_prot_ack_SHFT 13
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_connsys_on_xreset_rst_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_connsys_on_xreset_rst_b_MASK \
	0x00001000 /* connsys_on_xreset_rst_b[12] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_connsys_on_xreset_rst_b_SHFT \
	12
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_xreset_rst_b_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_xreset_rst_b_MASK \
	0x00000800 /* conn_infra_off_xreset_rst_b[11] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_xreset_rst_b_SHFT \
	11
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_iso_en_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_iso_en_MASK \
	0x00000400 /* conn_infra_off_iso_en[10] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_iso_en_SHFT 10
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_s_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_s_MASK \
	0x00000200 /* conn_infra_off_pwr_ack_s[9] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_s_SHFT \
	9
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_MASK \
	0x00000100 /* conn_infra_off_pwr_ack[8] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_infra_off_pwr_ack_SHFT 8
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_2x_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_2x_MASK \
	0x00000080 /* da_wbg_en_xbuf_2x[7] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_2x_SHFT 7
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_MASK \
	0x00000040 /* da_wbg_en_xbuf[6] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_xbuf_SHFT 6
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_bg_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_bg_MASK \
	0x00000020 /* da_wbg_en_bg[5] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_da_wbg_en_bg_SHFT 5
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_srcclkena_ack_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_srcclkena_ack_MASK \
	0x00000010 /* conn_srcclkena_ack[4] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_conn_srcclkena_ack_SHFT 4
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_2x_ck_mon_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_2x_ck_mon_MASK \
	0x00000008 /* osc_2x_ck_mon[3] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_2x_ck_mon_SHFT 3
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_ck_mon_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_ck_mon_MASK \
	0x00000004 /* osc_ck_mon[2] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_osc_ck_mon_SHFT 2
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ad_wbg_xtal_ck_mon_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ad_wbg_xtal_ck_mon_MASK \
	0x00000002 /* ad_wbg_xtal_ck_mon[1] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ad_wbg_xtal_ck_mon_SHFT 1
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_f32k_ck_mon_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_f32k_ck_mon_MASK \
	0x00000001 /* f32k_ck_mon[0] */
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_DBG_f32k_ck_mon_SHFT 0

/*
* ---DBG_DUMMY_0 (0x18060000 + 0x02c0)---
* CONN_EMI_CTRL_PROBE[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_0_CONN_EMI_CTRL_PROBE_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_0_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_0_CONN_EMI_CTRL_PROBE_MASK \
	0xFFFFFFFF /* CONN_EMI_CTRL_PROBE[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_0_CONN_EMI_CTRL_PROBE_SHFT 0

/*
* ---DBG_DUMMY_1 (0x18060000 + 0x02c4)---
* CONN_EMI_CTRL_PROBE_1[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_1_CONN_EMI_CTRL_PROBE_1_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_1_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_1_CONN_EMI_CTRL_PROBE_1_MASK \
	0xFFFFFFFF /* CONN_EMI_CTRL_PROBE_1[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_1_CONN_EMI_CTRL_PROBE_1_SHFT 0

/*
* ---DBG_DUMMY_2 (0x18060000 + 0x02c8)---
* CONN_INFRA_CFG_DBG[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_2_CONN_INFRA_CFG_DBG_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_2_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_2_CONN_INFRA_CFG_DBG_MASK \
	0xFFFFFFFF /* CONN_INFRA_CFG_DBG[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_2_CONN_INFRA_CFG_DBG_SHFT  0

/*
* ---DBG_DUMMY_3 (0x18060000 + 0x02cc)---
* CONNSYS_PWR_STATUS[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_3_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_MASK \
	0xFFFFFFFF /* CONNSYS_PWR_STATUS[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_SHFT  0

/*
* ---DBG_DUMMY_4 (0x18060000 + 0x02d0)---
* CONN_INFRA_RGU_DBG[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_4_CONN_INFRA_RGU_DBG_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_4_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_4_CONN_INFRA_RGU_DBG_MASK \
	0xFFFFFFFF /* CONN_INFRA_RGU_DBG[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_4_CONN_INFRA_RGU_DBG_SHFT  0

/*
* ---DBG_DUMMY_5 (0x18060000 + 0x02d4)---
* CONN_INFRA_BUS_TIMEOUT_IRQ_B[0] - (RO) xxx
* DBG_DUMMY_5[31..1] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_DBG_DUMMY_5_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_5_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_DBG_DUMMY_5_MASK \
	0xFFFFFFFE /* DBG_DUMMY_5[31..1] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_DBG_DUMMY_5_SHFT         1
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_CONN_INFRA_BUS_TIMEOUT_IRQ_B_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_5_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_CONN_INFRA_BUS_TIMEOUT_IRQ_B_MASK \
	0x00000001 /* CONN_INFRA_BUS_TIMEOUT_IRQ_B[0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_5_CONN_INFRA_BUS_TIMEOUT_IRQ_B_SHFT 0

/*
* ---DBG_DUMMY_6 (0x18060000 + 0x02d8)---
* DBG_DUMMY_6[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_6_DBG_DUMMY_6_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_6_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_6_DBG_DUMMY_6_MASK \
	0xFFFFFFFF /* DBG_DUMMY_6[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_6_DBG_DUMMY_6_SHFT         0

/*
* ---DBG_DUMMY_7 (0x18060000 + 0x02dc)---
* DBG_DUMMY_7[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_DBG_DUMMY_7_DBG_DUMMY_7_ADDR \
	CONN_HOST_CSR_TOP_DBG_DUMMY_7_ADDR
#define CONN_HOST_CSR_TOP_DBG_DUMMY_7_DBG_DUMMY_7_MASK \
	0xFFFFFFFF /* DBG_DUMMY_7[31..0] */
#define CONN_HOST_CSR_TOP_DBG_DUMMY_7_DBG_DUMMY_7_SHFT         0

/*
* ---BGF_CSR_DUMMY_CR_0 (0x18060000 + 0x02e0)---
* BGF_DUMMY_0[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_BGF_DUMMY_0_ADDR \
	CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_BGF_DUMMY_0_MASK \
	0xFFFFFFFF /* BGF_DUMMY_0[31..0] */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_BGF_DUMMY_0_SHFT  0

/*
* ---BGF_CSR_DUMMY_CR_1 (0x18060000 + 0x02e4)---
* BGF_DUMMY_1[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_BGF_DUMMY_1_ADDR \
	CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_BGF_DUMMY_1_MASK \
	0xFFFFFFFF /* BGF_DUMMY_1[31..0] */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_BGF_DUMMY_1_SHFT  0

/*
* ---BGF_CSR_DUMMY_CR_2 (0x18060000 + 0x02e8)---
* BGF_DUMMY_2[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_2_BGF_DUMMY_2_ADDR \
	CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_2_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_2_BGF_DUMMY_2_MASK \
	0xFFFFFFFF /* BGF_DUMMY_2[31..0] */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_2_BGF_DUMMY_2_SHFT  0

/*
* ---BGF_CSR_DUMMY_CR_3 (0x18060000 + 0x02ec)---
* BGF_DUMMY_3[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_3_BGF_DUMMY_3_ADDR \
	CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_3_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_3_BGF_DUMMY_3_MASK \
	0xFFFFFFFF /* BGF_DUMMY_3[31..0] */
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_3_BGF_DUMMY_3_SHFT  0

/*
* ---WF_CSR_DUMMY_CR_0 (0x18060000 + 0x02f0)---
* WF_DUMMY_0[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_WF_DUMMY_0_ADDR \
	CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_WF_DUMMY_0_MASK \
	0xFFFFFFFF /* WF_DUMMY_0[31..0] */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_WF_DUMMY_0_SHFT    0

/*
* ---WF_CSR_DUMMY_CR_1 (0x18060000 + 0x02f4)---
* WF_DUMMY_1[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_WF_DUMMY_1_ADDR \
	CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_WF_DUMMY_1_MASK \
	0xFFFFFFFF /* WF_DUMMY_1[31..0] */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_WF_DUMMY_1_SHFT    0

/*
* ---WF_CSR_DUMMY_CR_2 (0x18060000 + 0x02f8)---
* WF_DUMMY_2[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_2_WF_DUMMY_2_ADDR \
	CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_2_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_2_WF_DUMMY_2_MASK \
	0xFFFFFFFF /* WF_DUMMY_2[31..0] */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_2_WF_DUMMY_2_SHFT    0

/*
* ---WF_CSR_DUMMY_CR_3 (0x18060000 + 0x02fc)---
* WF_DUMMY_3[31..0] - (RO) xxx
*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_3_WF_DUMMY_3_ADDR \
	CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_3_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_3_WF_DUMMY_3_MASK \
	0xFFFFFFFF /* WF_DUMMY_3[31..0] */
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_3_WF_DUMMY_3_SHFT    0

/*
* ---CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0300)---
* CR_CSR_ON2OFF_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn_infra_on2off tx
* CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn_infra_on2off tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_DIS_MASK \
0x00000002 /* CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_EN_MASK \
0x00000001 /* CR_CSR_ON2OFF_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PR\
OT_EN_SHFT \
0

/*
* ---CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0304)---
* CR_CSR_OFF2ON_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn_infra_off2on tx
* CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn_infra_off2on tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_DIS_MASK \
0x00000002 /* CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_EN_MASK \
0x00000001 /* CR_CSR_OFF2ON_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PR\
OT_EN_SHFT \
0

/*
* ---CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0308)---
* CR_CSR_CONN2WF_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2wf
tx
* CR_CSR_CONN2WF_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2wf tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2WF_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2WF_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2WF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2WF_TX_SLP_\
PROT_EN_SHFT \
0

/*
* ---CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x030C)---
* CR_CSR_CONN2BT_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2bt
tx
* CR_CSR_CONN2BT_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2bt tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2BT_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2BT_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_TX_SLP_\
PROT_EN_SHFT \
0

/*
* ---CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0310)---
* CR_CSR_CONN2GPS_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn2gps tx
* CR_CSR_CONN2GPS_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2gps tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2GPS_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2GPS_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_TX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0314)---
* CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn2top tx
* CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2top tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0318)---
* CR_CSR_CONN2BT_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2bt
rx
* CR_CSR_CONN2BT_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2bt rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2BT_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2BT_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2BT_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2BT_RX_SLP_\
PROT_EN_SHFT \
0

/*
* ---CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x031C)---
* CR_CSR_CONN2GPS_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn2gps rx
* CR_CSR_CONN2GPS_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2gps rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2GPS_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2GPS_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2GPS_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2GPS_RX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0320)---
* CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* conn2top rx
* CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* conn2top rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0324)---
* CR_CSR_BT2CONN_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2conn
tx
* CR_CSR_BT2CONN_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* bt2conn tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_DIS_MASK \
0x00000002 /* CR_CSR_BT2CONN_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_EN_MASK \
0x00000001 /* CR_CSR_BT2CONN_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_TX_SLP_\
PROT_EN_SHFT \
0

/*
* ---CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0328)---
* CR_CSR_GPS2CONN_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* gps2conn tx
* CR_CSR_GPS2CONN_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* gps2conn tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_GPS2CONN_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_GPS2CONN_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_TX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x032C)---
* CR_CSR_TOP2CONN_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* top2conn tx
* CR_CSR_TOP2CONN_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* top2conn tx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_TOP2CONN_TX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_TOP2CONN_TX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_TX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0330)---
* CR_CSR_BT2CONN_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2conn
rx
* CR_CSR_BT2CONN_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* bt2conn rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_DIS_MASK \
0x00000002 /* CR_CSR_BT2CONN_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_EN_MASK \
0x00000001 /* CR_CSR_BT2CONN_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_BT2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2CONN_RX_SLP_\
PROT_EN_SHFT \
0

/*
* ---CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0334)---
* CR_CSR_GPS2CONN_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* gps2conn rx
* CR_CSR_GPS2CONN_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* gps2conn rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_GPS2CONN_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_GPS2CONN_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_GPS2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2CONN_RX_SL\
P_PROT_EN_SHFT \
0

/*
* ---CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x0338)---
* CR_CSR_TOP2CONN_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for
* top2conn rx
* CR_CSR_TOP2CONN_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for
* top2conn rx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_DIS_ADDR \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_DIS_MASK \
0x00000002 /* CR_CSR_TOP2CONN_RX_SLP_PROT_DIS[1] */
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_DIS_SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_EN_ADDR \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_EN_MASK \
0x00000001 /* CR_CSR_TOP2CONN_RX_SLP_PROT_EN[0] */
#define \
CONN_HOST_CSR_TOP_CONN_TOP2CONN_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_TOP2CONN_RX_SL\
P_PROT_EN_SHFT \
0

/*
* ---HOST_CONN_INFRA_SLP_CNT_CTL (0x18060000 + 0x0380)---
* HOST_SLP_COUNTER_EN[0] - (RW) Sleep counter enable:
* 1'h0: Disable
* 1'h1: Enable
* HOST_SLP_COUNTER_SEL[3..1] - (RW) Select sleep counter type:
* 3'h0: conn_infra sleep counter
* 3'h1: wf_mcu sleep counter
* 3'h2: bgfsys sleep counter
* 3'h3: wfsys sleep counter
* 3'h4: gpssys sleep counter
* HOST_SLP_COUNTER_RD_TRIGGER[4] - (RW) Trigger sleep counter update to
* CONN_INFRA_SLP_COUNTER/CONN_INFRA_SLP_TIMER(positive edge):
* First: Write 1'h0
* Then: Write 1'h1
* RESERVED5[30..5] - (RO) Reserved bits
* HOST_SLP_COUNTER_CTL_EN[31] - (RW) Sleep counter control enable:
* 1'h0: Control by conn_infra_cfg
* 1'h1: Control by conn_host_csr_top
*/
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_MASK \
	0x80000000 /* HOST_SLP_COUNTER_CTL_EN[31] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_SHFT \
	31
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_MASK \
	0x00000010 /* HOST_SLP_COUNTER_RD_TRIGGER[4] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_SHFT \
	4
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_MASK \
	0x0000000E /* HOST_SLP_COUNTER_SEL[3..1] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_SHFT \
	1
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_MASK \
	0x00000001 /* HOST_SLP_COUNTER_EN[0] */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_SHFT 0

/*
* ---HOST_CONN_INFRA_SLP_CNT_SLP_STOP (0x18060000 + 0x0384)---
* HOST_GPSSYS_SLP_COUNTER_STOP[0] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_BGFSYS_SLP_COUNTER_STOP[1] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_BGF_MCU_SLP_COUNTER_STOP[2] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_BGF_TOP_SLP_COUNTER_STOP[3] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_WFSYS_SLP_COUNTER_STOP[4] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_WF_MCU_SLP_COUNTER_STOP[5] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_WF_TOP_SLP_COUNTER_STOP[6] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_CONN_INFRA_SLP_COUNTER_STOP[7] - (RW) Sleep counter stop:
* 1'h1: Stop
* 1'h0: Keep going
* HOST_GPSSYS_SLP_COUNTER_CLR[8] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_BGFSYS_SLP_COUNTER_CLR[9] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_BGF_MCU_SLP_COUNTER_CLR[10] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_BGF_TOP_SLP_COUNTER_CLR[11] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_WFSYS_SLP_COUNTER_CLR[12] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_WF_MCU_SLP_COUNTER_CLR[13] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_WF_TOP_SLP_COUNTER_CLR[14] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_CONN_INFRA_SLP_COUNTER_CLR[15] - (RW) Sleep counter clear:
* 1'h1: Clean to 0
* 1'h0: Keep going
* HOST_GPSSYS_IN_SLEEP[16] - (RO) GPSSYS is in sleeping
* HOST_BGFSYS_IN_SLEEP[17] - (RO) BGFSYS is in sleeping
* HOST_BGF_MCU_IN_SLEEP[18] - (RO) BGF_MCU is in sleeping
* HOST_BGF_TOP_IN_SLEEP[19] - (RO) BGF_TOP is in sleeping
* HOST_WFSYS_IN_SLEEP[20] - (RO) WFSYS is in sleeping
* HOST_WF_MCU_IN_SLEEP[21] - (RO) WF_MCU is in sleeping
* HOST_WF_TOP_IN_SLEEP[22] - (RO) WF_TOP is in sleeping
* HOST_CONN_INFRA_IN_SLEEP[23] - (RO) CONN_INFRA is in sleeping
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_IN_SLEEP_ADD\
R \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_IN_SLEEP_MAS\
K \
0x00800000 /* HOST_CONN_INFRA_IN_SLEEP[23] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_IN_SLEEP_SHF\
T \
23
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_IN_SLEEP_MASK \
	0x00400000 /* HOST_WF_TOP_IN_SLEEP[22] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_IN_SLEEP_SHFT \
	22
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_IN_SLEEP_MASK \
	0x00200000 /* HOST_WF_MCU_IN_SLEEP[21] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_IN_SLEEP_SHFT \
	21
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_IN_SLEEP_MASK \
	0x00100000 /* HOST_WFSYS_IN_SLEEP[20] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_IN_SLEEP_SHFT \
	20
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_IN_SLEEP_MASK \
	0x00080000 /* HOST_BGF_TOP_IN_SLEEP[19] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_IN_SLEEP_SHFT \
	19
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_IN_SLEEP_MASK \
	0x00040000 /* HOST_BGF_MCU_IN_SLEEP[18] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_IN_SLEEP_SHFT \
	18
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_IN_SLEEP_MASK \
	0x00020000 /* HOST_BGFSYS_IN_SLEEP[17] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_IN_SLEEP_SHFT \
	17
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_IN_SLEEP_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_IN_SLEEP_MASK \
	0x00010000 /* HOST_GPSSYS_IN_SLEEP[16] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_IN_SLEEP_SHFT \
	16
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
CLR_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
CLR_MASK \
0x00008000 /* HOST_CONN_INFRA_SLP_COUNTER_CLR[15] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
CLR_SHFT \
15
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_CLR_\
ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_CLR_\
MASK \
0x00004000 /* HOST_WF_TOP_SLP_COUNTER_CLR[14] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_CLR_\
SHFT \
14
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_CLR_\
ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_CLR_\
MASK \
0x00002000 /* HOST_WF_MCU_SLP_COUNTER_CLR[13] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_CLR_\
SHFT \
13
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_CLR_A\
DDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_CLR_M\
ASK \
0x00001000 /* HOST_WFSYS_SLP_COUNTER_CLR[12] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_CLR_S\
HFT \
12
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_CLR\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_CLR\
_MASK \
0x00000800 /* HOST_BGF_TOP_SLP_COUNTER_CLR[11] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_CLR\
_SHFT \
11
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_CLR\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_CLR\
_MASK \
0x00000400 /* HOST_BGF_MCU_SLP_COUNTER_CLR[10] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_CLR\
_SHFT \
10
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_CLR_\
ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_CLR_\
MASK \
0x00000200 /* HOST_BGFSYS_SLP_COUNTER_CLR[9] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_CLR_\
SHFT \
9
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_CLR_\
ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_CLR_\
MASK \
0x00000100 /* HOST_GPSSYS_SLP_COUNTER_CLR[8] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_CLR_\
SHFT \
8
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
STOP_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
STOP_MASK \
0x00000080 /* HOST_CONN_INFRA_SLP_COUNTER_STOP[7] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CONN_INFRA_SLP_COUNTER_\
STOP_SHFT \
7
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_STOP\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_STOP\
_MASK \
0x00000040 /* HOST_WF_TOP_SLP_COUNTER_STOP[6] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_TOP_SLP_COUNTER_STOP\
_SHFT \
6
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_STOP\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_STOP\
_MASK \
0x00000020 /* HOST_WF_MCU_SLP_COUNTER_STOP[5] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WF_MCU_SLP_COUNTER_STOP\
_SHFT \
5
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_STOP_\
ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_STOP_\
MASK \
0x00000010 /* HOST_WFSYS_SLP_COUNTER_STOP[4] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_WFSYS_SLP_COUNTER_STOP_\
SHFT \
4
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_STO\
P_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_STO\
P_MASK \
0x00000008 /* HOST_BGF_TOP_SLP_COUNTER_STOP[3] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_TOP_SLP_COUNTER_STO\
P_SHFT \
3
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_STO\
P_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_STO\
P_MASK \
0x00000004 /* HOST_BGF_MCU_SLP_COUNTER_STOP[2] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGF_MCU_SLP_COUNTER_STO\
P_SHFT \
2
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_STOP\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_STOP\
_MASK \
0x00000002 /* HOST_BGFSYS_SLP_COUNTER_STOP[1] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_BGFSYS_SLP_COUNTER_STOP\
_SHFT \
1
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_STOP\
_ADDR \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_STOP\
_MASK \
0x00000001 /* HOST_GPSSYS_SLP_COUNTER_STOP[0] */
#define \
CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_GPSSYS_SLP_COUNTER_STOP\
_SHFT \
0

/*
* ---HOST_CONN_INFRA_SLP_TIMER (0x18060000 + 0x0388)---
* HOST_SLP_TIMER[31..0] - (RO) Setected sleep timer result
*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_MASK \
	0xFFFFFFFF /* HOST_SLP_TIMER[31..0] */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_SHFT 0

/*
* ---HOST_CONN_INFRA_SLP_COUNTER (0x18060000 + 0x038C)---
* HOST_SLP_COUNTER[31..0] - (RO) Setected sleep counter result
*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_ADDR \
	CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_MASK \
	0xFFFFFFFF /* HOST_SLP_COUNTER[31..0] */
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0

/*
* ---BN0_DBG_WF_LMAC_EN (0x18060000 + 0x0390)---
* DEBUG_N0_EN[0] - (RW) Enables WF_LMAC_TOP debug flag N0
* 0: Disable
* 1: Enable
* DEBUG_N1_EN[1] - (RW) Enables WF_LMAC_TOP debug flag N1
* 0: Disable
* 1: Enable
* DEBUG_N2_EN[2] - (RW) Enables WF_LMAC_TOP debug flag N2
* 0: Disable
* 1: Enable
* DEBUG_N3_EN[3] - (RW) Enables WF_LMAC_TOP debug flag N3
* 0: Disable
* 1: Enable
* DBG_CKEN[4] - (RW) Enables WiFi LMAC debug flag clock
* 0: Disable
* 1: Enable
* DBG_DS_EN[5] - (RW) Enables WiFi LMAC debug down-samlpe
* 0: Disable
* 1: Enable
* RESERVED6[31..6] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_DS_EN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_DS_EN_MASK \
	0x00000020 /* DBG_DS_EN[5] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_DS_EN_SHFT    5
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_CKEN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_CKEN_MASK \
	0x00000010 /* DBG_CKEN[4] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DBG_CKEN_SHFT     4
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N3_EN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N3_EN_MASK \
	0x00000008 /* DEBUG_N3_EN[3] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N3_EN_SHFT  3
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N2_EN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N2_EN_MASK \
	0x00000004 /* DEBUG_N2_EN[2] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N2_EN_SHFT  2
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N1_EN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N1_EN_MASK \
	0x00000002 /* DEBUG_N1_EN[1] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N1_EN_SHFT  1
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N0_EN_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N0_EN_MASK \
	0x00000001 /* DEBUG_N0_EN[0] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_EN_DEBUG_N0_EN_SHFT  0

/*
* ---BN0_DBG_WF_LMAC_MOD_SEL (0x18060000 + 0x0394)---
* DBG_WF_LMAC_N0_MOD_SEL[7..0] - (RW) Selects module for WiFi LMAC debug flag
* nibble 0
* 8'h00: wf_sec_top
* 8'h01: wf_lmac_apb_top
* 8'h02: wf_trb_top
* 8'h03: wf_dma_top
* 8'h04: wf_arb_top
* 8'h05: wf_agg_top
* 8'h06: wf_rmac_top
* 8'h07: wf_tmac_top
* 8'h08: wf_etxbf_top
* 8'h09: wf_off_cfg_top for reset
* 8'h0a: wf_pf_top
* 8'h0b: wf_wtbloff_top
* 8'h0c: wf_mu_top
* 8'h0d: wf_lpon_top
* 8'h0e: wf_wtblon_top
* 8'h0f: wf_int_wakeup_top
* 8'h10: wf_mib_top
* 8'h11: wf_cfg_top
* 8'h12: wf_off_cfg_top for clock
* DBG_WF_LMAC_N1_MOD_SEL[15..8] - (RW) Selects module for WiFi LMAC debug flag
* nibble 1 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
* DBG_WF_LMAC_N2_MOD_SEL[23..16] - (RW) Selects module for WiFi LMAC debug flag
* nibble 2 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
* DBG_WF_LMAC_N3_MOD_SEL[31..24] - (RW) Selects module for WiFi LMAC debug flag
* nibble 3 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
*/
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_MASK \
	0xFF000000 /* DBG_WF_LMAC_N3_MOD_SEL[31..24] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_SHFT 24
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_MASK \
	0x00FF0000 /* DBG_WF_LMAC_N2_MOD_SEL[23..16] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_SHFT 16
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_MASK \
	0x0000FF00 /* DBG_WF_LMAC_N1_MOD_SEL[15..8] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_SHFT 8
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_MASK \
	0x000000FF /* DBG_WF_LMAC_N0_MOD_SEL[7..0] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_SHFT 0

/*
* ---BN0_DBG_WF_LMAC_SEL (0x18060000 + 0x0398)---
* DBG_WF_LMAC_N0_SEL[7..0] - (RW) Selects flag for WiFi LMAC debug flag nibble 0
* DBG_WF_LMAC_N1_SEL[15..8] - (RW) Selects flag for WiFi LMAC debug flag nibble
1
* DBG_WF_LMAC_N2_SEL[23..16] - (RW) Selects flag for WiFi LMAC debug flag nibble
2
* DBG_WF_LMAC_N3_SEL[31..24] - (RW) Selects flag for WiFi LMAC debug flag nibble
3
*/
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_MASK \
	0xFF000000 /* DBG_WF_LMAC_N3_SEL[31..24] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_SHFT 24
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_MASK \
	0x00FF0000 /* DBG_WF_LMAC_N2_SEL[23..16] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_SHFT 16
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_MASK \
	0x0000FF00 /* DBG_WF_LMAC_N1_SEL[15..8] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_SHFT 8
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_MASK \
	0x000000FF /* DBG_WF_LMAC_N0_SEL[7..0] */
#define CONN_HOST_CSR_TOP_BN0_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_SHFT 0

/*
* ---BN1_DBG_WF_LMAC_EN (0x18060000 + 0x039C)---
* DEBUG_N0_EN[0] - (RW) Enables WF_LMAC_TOP debug flag N0
* 0: Disable
* 1: Enable
* DEBUG_N1_EN[1] - (RW) Enables WF_LMAC_TOP debug flag N1
* 0: Disable
* 1: Enable
* DEBUG_N2_EN[2] - (RW) Enables WF_LMAC_TOP debug flag N2
* 0: Disable
* 1: Enable
* DEBUG_N3_EN[3] - (RW) Enables WF_LMAC_TOP debug flag N3
* 0: Disable
* 1: Enable
* DBG_CKEN[4] - (RW) Enables WiFi LMAC debug flag clock
* 0: Disable
* 1: Enable
* DBG_DS_EN[5] - (RW) Enables WiFi LMAC debug down-samlpe
* 0: Disable
* 1: Enable
* RESERVED6[31..6] - (RO) Reserved bits
*/
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_DS_EN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_DS_EN_MASK \
	0x00000020 /* DBG_DS_EN[5] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_DS_EN_SHFT    5
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_CKEN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_CKEN_MASK \
	0x00000010 /* DBG_CKEN[4] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DBG_CKEN_SHFT     4
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N3_EN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N3_EN_MASK \
	0x00000008 /* DEBUG_N3_EN[3] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N3_EN_SHFT  3
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N2_EN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N2_EN_MASK \
	0x00000004 /* DEBUG_N2_EN[2] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N2_EN_SHFT  2
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N1_EN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N1_EN_MASK \
	0x00000002 /* DEBUG_N1_EN[1] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N1_EN_SHFT  1
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N0_EN_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N0_EN_MASK \
	0x00000001 /* DEBUG_N0_EN[0] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_EN_DEBUG_N0_EN_SHFT  0

/*
* ---BN1_DBG_WF_LMAC_MOD_SEL (0x18060000 + 0x03A0)---
* DBG_WF_LMAC_N0_MOD_SEL[7..0] - (RW) Selects module for WiFi LMAC debug flag
* nibble 0
* 8'h00: wf_sec_top
* 8'h01: wf_lmac_apb_top
* 8'h02: wf_trb_top
* 8'h03: wf_dma_top
* 8'h04: wf_arb_top
* 8'h05: wf_agg_top
* 8'h06: wf_rmac_top
* 8'h07: wf_tmac_top
* 8'h08: wf_etxbf_top
* 8'h09: wf_off_cfg_top for reset
* 8'h0a: wf_pf_top
* 8'h0b: wf_wtbloff_top
* 8'h0c: wf_mu_top
* 8'h0d: wf_lpon_top
* 8'h0e: wf_wtblon_top
* 8'h0f: wf_int_wakeup_top
* 8'h10: wf_mib_top
* 8'h11: wf_cfg_top
* 8'h12: wf_off_cfg_top for clock
* DBG_WF_LMAC_N1_MOD_SEL[15..8] - (RW) Selects module for WiFi LMAC debug flag
* nibble 1 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
* DBG_WF_LMAC_N2_MOD_SEL[23..16] - (RW) Selects module for WiFi LMAC debug flag
* nibble 2 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
* DBG_WF_LMAC_N3_MOD_SEL[31..24] - (RW) Selects module for WiFi LMAC debug flag
* nibble 3 (define is same as DBG_WF_LMAC_N0_MOD_SEL)
*/
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_MASK \
	0xFF000000 /* DBG_WF_LMAC_N3_MOD_SEL[31..24] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N3_MOD_SEL_SHFT 24
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_MASK \
	0x00FF0000 /* DBG_WF_LMAC_N2_MOD_SEL[23..16] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N2_MOD_SEL_SHFT 16
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_MASK \
	0x0000FF00 /* DBG_WF_LMAC_N1_MOD_SEL[15..8] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N1_MOD_SEL_SHFT 8
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_MASK \
	0x000000FF /* DBG_WF_LMAC_N0_MOD_SEL[7..0] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_MOD_SEL_DBG_WF_LMAC_N0_MOD_SEL_SHFT 0

/*
* ---BN1_DBG_WF_LMAC_SEL (0x18060000 + 0x03A4)---
* DBG_WF_LMAC_N0_SEL[7..0] - (RW) Selects flag for WiFi LMAC debug flag nibble 0
* DBG_WF_LMAC_N1_SEL[15..8] - (RW) Selects flag for WiFi LMAC debug flag nibble
1
* DBG_WF_LMAC_N2_SEL[23..16] - (RW) Selects flag for WiFi LMAC debug flag nibble
2
* DBG_WF_LMAC_N3_SEL[31..24] - (RW) Selects flag for WiFi LMAC debug flag nibble
3
*/
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_MASK \
	0xFF000000 /* DBG_WF_LMAC_N3_SEL[31..24] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N3_SEL_SHFT 24
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_MASK \
	0x00FF0000 /* DBG_WF_LMAC_N2_SEL[23..16] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N2_SEL_SHFT 16
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_MASK \
	0x0000FF00 /* DBG_WF_LMAC_N1_SEL[15..8] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N1_SEL_SHFT 8
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_ADDR \
	CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_ADDR
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_MASK \
	0x000000FF /* DBG_WF_LMAC_N0_SEL[7..0] */
#define CONN_HOST_CSR_TOP_BN1_DBG_WF_LMAC_SEL_DBG_WF_LMAC_N0_SEL_SHFT 0

/*
* ---DBG_WF_UMAC_CTRL (0x18060000 + 0x03A8)---
* DBG_WF_UMAC_CTRL[31..0] - (RW) WiFi UMAC Debug Control Register
*/
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_CTRL_DBG_WF_UMAC_CTRL_ADDR \
	CONN_HOST_CSR_TOP_DBG_WF_UMAC_CTRL_ADDR
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_CTRL_DBG_WF_UMAC_CTRL_MASK \
	0xFFFFFFFF /* DBG_WF_UMAC_CTRL[31..0] */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_CTRL_DBG_WF_UMAC_CTRL_SHFT 0

/*
* ---DBG_WF_UMAC_MOD_SEL0 (0x18060000 + 0x03AC)---
* DBG_WF_UMAC_MOD_SEL0[31..0] - (RW) WiFi UMAC Debug Module Selection Register 0
*/
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL0_DBG_WF_UMAC_MOD_SEL0_ADDR \
	CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL0_ADDR
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL0_DBG_WF_UMAC_MOD_SEL0_MASK \
	0xFFFFFFFF /* DBG_WF_UMAC_MOD_SEL0[31..0] */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL0_DBG_WF_UMAC_MOD_SEL0_SHFT 0

/*
* ---DBG_WF_UMAC_MOD_SEL1 (0x18060000 + 0x03B0)---
* DBG_WF_UMAC_MOD_SEL1[31..0] - (RW) WiFi UMAC Debug Module Selection Register 1
*/
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL1_DBG_WF_UMAC_MOD_SEL1_ADDR \
	CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL1_ADDR
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL1_DBG_WF_UMAC_MOD_SEL1_MASK \
	0xFFFFFFFF /* DBG_WF_UMAC_MOD_SEL1[31..0] */
#define CONN_HOST_CSR_TOP_DBG_WF_UMAC_MOD_SEL1_DBG_WF_UMAC_MOD_SEL1_SHFT 0

/*
* ---CONN_INFRA_DECODER_VIO_1 (0x18060000 + 0x0400)---
* CONN_INFRA_M3_SI_VIO_WAY_EN[1..0] - (RO) xxx
* CONN_INFRA_M3_SI_VIO_DECERR[2] - (RO) xxx
* CONN_INFRA_M2_SI_VIO_WAY_EN[4..3] - (RO) xxx
* CONN_INFRA_M2_SI_VIO_DECERR[5] - (RO) xxx
* CONN_INFRA_M1_SI_VIO_WAY_EN[7..6] - (RO) xxx
* CONN_INFRA_M1_SI_VIO_DECERR[8] - (RO) xxx
* CONN_INFRA_N5_SI_VIO_WAY_EN[24..9] - (RO) xxx
* CONN_INFRA_N5_SI_VIO_DECERR[25] - (RO) xxx
* CONN_INFRA_N4_SI_VIO_WAY_EN[26] - (RO) xxx
* CONN_INFRA_N4_SI_VIO_DECERR[27] - (RO) xxx
* CONN_INFRA_N3_SI_VIO_WAY_EN[30..28] - (RO) xxx
* CONN_INFRA_N3_SI_VIO_DECERR[31] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_DECERR_MASK \
	0x80000000 /* CONN_INFRA_N3_SI_VIO_DECERR[31] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_DECERR_SHFT \
	31
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_WAY_EN_MASK \
	0x70000000 /* CONN_INFRA_N3_SI_VIO_WAY_EN[30..28] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N3_SI_VIO_WAY_EN_SHFT \
	28
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_DECERR_MASK \
	0x08000000 /* CONN_INFRA_N4_SI_VIO_DECERR[27] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_DECERR_SHFT \
	27
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_WAY_EN_MASK \
	0x04000000 /* CONN_INFRA_N4_SI_VIO_WAY_EN[26] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N4_SI_VIO_WAY_EN_SHFT \
	26
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_DECERR_MASK \
	0x02000000 /* CONN_INFRA_N5_SI_VIO_DECERR[25] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_DECERR_SHFT \
	25
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_WAY_EN_MASK \
	0x01FFFE00 /* CONN_INFRA_N5_SI_VIO_WAY_EN[24..9] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_N5_SI_VIO_WAY_EN_SHFT \
	9
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_DECERR_MASK \
	0x00000100 /* CONN_INFRA_M1_SI_VIO_DECERR[8] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_DECERR_SHFT \
	8
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_WAY_EN_MASK \
	0x000000C0 /* CONN_INFRA_M1_SI_VIO_WAY_EN[7..6] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M1_SI_VIO_WAY_EN_SHFT \
	6
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_DECERR_MASK \
	0x00000020 /* CONN_INFRA_M2_SI_VIO_DECERR[5] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_DECERR_SHFT \
	5
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_WAY_EN_MASK \
	0x00000018 /* CONN_INFRA_M2_SI_VIO_WAY_EN[4..3] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M2_SI_VIO_WAY_EN_SHFT \
	3
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_DECERR_MASK \
	0x00000004 /* CONN_INFRA_M3_SI_VIO_DECERR[2] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_DECERR_SHFT \
	2
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_WAY_EN_MASK \
	0x00000003 /* CONN_INFRA_M3_SI_VIO_WAY_EN[1..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_1_CONN_INFRA_M3_SI_VIO_WAY_EN_SHFT \
	0

/*
* ---CONN_INFRA_DECODER_VIO_2 (0x18060000 + 0x0404)---
* CONN_INFRA_ON_N6_SI_VIO_WAY_EN[15..0] - (RO) xxx
* CONN_INFRA_ON_N6_SI_VIO_DECERR[16] - (RO) xxx
* CONN_INFRA_S3_MI_VIO_WAY_EN_SLAVE[17] - (RO) xxx
* CONN_INFRA_S3_MI_VIO_WAY_EN_MASTER[20..18] - (RO) xxx
* CONN_INFRA_S2_MI_VIO_WAY_EN_SLAVE[21] - (RO) xxx
* CONN_INFRA_S2_MI_VIO_WAY_EN_MASTER[23..22] - (RO) xxx
* CONN_INFRA_S1_MI_VIO_WAY_EN_SLAVE[24] - (RO) xxx
* CONN_INFRA_S1_MI_VIO_WAY_EN_MASTER[27..25] - (RO) xxx
* RESERVED28[31..28] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_MASTER_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_MASTER_M\
ASK \
0x0E000000 /* CONN_INFRA_S1_MI_VIO_WAY_EN_MASTER[27..25] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_MASTER_S\
HFT \
25
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_SLAVE_AD\
DR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_SLAVE_MA\
SK \
0x01000000 /* CONN_INFRA_S1_MI_VIO_WAY_EN_SLAVE[24] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S1_MI_VIO_WAY_EN_SLAVE_SH\
FT \
24
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_MASTER_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_MASTER_M\
ASK \
0x00C00000 /* CONN_INFRA_S2_MI_VIO_WAY_EN_MASTER[23..22] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_MASTER_S\
HFT \
22
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_SLAVE_AD\
DR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_SLAVE_MA\
SK \
0x00200000 /* CONN_INFRA_S2_MI_VIO_WAY_EN_SLAVE[21] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S2_MI_VIO_WAY_EN_SLAVE_SH\
FT \
21
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_MASTER_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_MASTER_M\
ASK \
0x001C0000 /* CONN_INFRA_S3_MI_VIO_WAY_EN_MASTER[20..18] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_MASTER_S\
HFT \
18
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_SLAVE_AD\
DR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_SLAVE_MA\
SK \
0x00020000 /* CONN_INFRA_S3_MI_VIO_WAY_EN_SLAVE[17] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_S3_MI_VIO_WAY_EN_SLAVE_SH\
FT \
17
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_DECERR_MASK \
	0x00010000 /* CONN_INFRA_ON_N6_SI_VIO_DECERR[16] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_DECERR_SHFT \
	16
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_WAY_EN_MASK \
	0x0000FFFF /* CONN_INFRA_ON_N6_SI_VIO_WAY_EN[15..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_2_CONN_INFRA_ON_N6_SI_VIO_WAY_EN_SHFT \
	0

/*
* ---CONN_INFRA_DECODER_VIO_3 (0x18060000 + 0x0408)---
* CONN_INFRA_ON_h4_SI_VIO_WAY_EN[8..0] - (RO) xxx
* CONN_INFRA_ON_h4_SI_VIO_DECERR[9] - (RO) xxx
* CONN_INFRA_ON_h3_SI_VIO_WAY_EN[11..10] - (RO) xxx
* CONN_INFRA_ON_h3_SI_VIO_DECERR[12] - (RO) xxx
* CONN_INFRA_ON_h2_MI_VIO_WAY_EN_SLAVE[13] - (RO) xxx
* CONN_INFRA_ON_h2_MI_VIO_WAY_EN_MASTER[15..14] - (RO) xxx
* CONN_INFRA_ON_h1_SI_VIO_WAY_EN[17..16] - (RO) xxx
* CONN_INFRA_ON_h1_SI_VIO_DECERR[18] - (RO) xxx
* CONN_INFRA_ON_HOST_CSR_VIO_DECERR[19] - (RO) xxx
* CONN_INFRA_ON_HOST_CSR_VIO_WAY_EN[20] - (RO) xxx
* RESERVED21[31..21] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_WAY_EN_AD\
DR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_WAY_EN_MA\
SK \
0x00100000 /* CONN_INFRA_ON_HOST_CSR_VIO_WAY_EN[20] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_WAY_EN_SH\
FT \
20
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_DECERR_AD\
DR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_DECERR_MA\
SK \
0x00080000 /* CONN_INFRA_ON_HOST_CSR_VIO_DECERR[19] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_HOST_CSR_VIO_DECERR_SH\
FT \
19
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_DECERR_MASK \
	0x00040000 /* CONN_INFRA_ON_h1_SI_VIO_DECERR[18] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_DECERR_SHFT \
	18
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_WAY_EN_MASK \
	0x00030000 /* CONN_INFRA_ON_h1_SI_VIO_WAY_EN[17..16] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h1_SI_VIO_WAY_EN_SHFT \
	16
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_MASTE\
R_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_MASTE\
R_MASK \
0x0000C000 /* CONN_INFRA_ON_h2_MI_VIO_WAY_EN_MASTER[15..14] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_MASTE\
R_SHFT \
14
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_SLAVE\
_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_SLAVE\
_MASK \
0x00002000 /* CONN_INFRA_ON_h2_MI_VIO_WAY_EN_SLAVE[13] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h2_MI_VIO_WAY_EN_SLAVE\
_SHFT \
13
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_DECERR_MASK \
	0x00001000 /* CONN_INFRA_ON_h3_SI_VIO_DECERR[12] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_DECERR_SHFT \
	12
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_WAY_EN_MASK \
	0x00000C00 /* CONN_INFRA_ON_h3_SI_VIO_WAY_EN[11..10] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h3_SI_VIO_WAY_EN_SHFT \
	10
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_DECERR_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_DECERR_MASK \
	0x00000200 /* CONN_INFRA_ON_h4_SI_VIO_DECERR[9] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_DECERR_SHFT \
	9
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_WAY_EN_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_WAY_EN_MASK \
	0x000001FF /* CONN_INFRA_ON_h4_SI_VIO_WAY_EN[8..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_DECODER_VIO_3_CONN_INFRA_ON_h4_SI_VIO_WAY_EN_SHFT \
	0

/*
* ---CONN_INFRA_BUS_TIMEOUT_LOG (0x18060000 + 0x0410)---
* CONN_INFRA_ON_TIMEOUT_NODE[4..0] - (RO) xxx
* CONN_INFRA_OFF_TIMEOUT_NODE[9..5] - (RO) xxx
* CONN_INFRA_OFF_ILLEGAL_ACCESS_NODE[12..10] - (RO) xxx
* RESERVED13[31..13] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_ILLEGAL_ACCESS_NODE\
_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_ILLEGAL_ACCESS_NODE\
_MASK \
0x00001C00 /* CONN_INFRA_OFF_ILLEGAL_ACCESS_NODE[12..10] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_ILLEGAL_ACCESS_NODE\
_SHFT \
10
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_TIMEOUT_NODE_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_TIMEOUT_NODE_MASK \
	0x000003E0 /* CONN_INFRA_OFF_TIMEOUT_NODE[9..5] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_OFF_TIMEOUT_NODE_SHFT \
	5
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_ON_TIMEOUT_NODE_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_ON_TIMEOUT_NODE_MASK \
	0x0000001F /* CONN_INFRA_ON_TIMEOUT_NODE[4..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_LOG_CONN_INFRA_ON_TIMEOUT_NODE_SHFT \
	0

/*
* ---CONN_INFRA_BUS_OFF_DBG_1 (0x18060000 + 0x0414)---
* CONN_INFRA_BUS_OFF_DBG_1[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_1_CONN_INFRA_BUS_OFF_DBG_1_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_1_CONN_INFRA_BUS_OFF_DBG_1_MASK \
	0xFFFFFFFF /* CONN_INFRA_BUS_OFF_DBG_1[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_1_CONN_INFRA_BUS_OFF_DBG_1_SHFT \
	0

/*
* ---CONN_INFRA_BUS_OFF_DBG_2 (0x18060000 + 0x0418)---
* CONN_INFRA_BUS_OFF_DBG_2[16..0] - (RO) xxx
* RESERVED17[31..17] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_2_CONN_INFRA_BUS_OFF_DBG_2_ADDR \
	CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_2_CONN_INFRA_BUS_OFF_DBG_2_MASK \
	0x0001FFFF /* CONN_INFRA_BUS_OFF_DBG_2[16..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_DBG_2_CONN_INFRA_BUS_OFF_DBG_2_SHFT \
	0

/*
* ---CONN_INFRA_BUS_OFF_TOP_DBG_1 (0x18060000 + 0x041C)---
* CONN_INFRA_BUS_OFF_TOP_DBG_1[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_1_CONN_INFRA_BUS_OFF_TOP_DBG_1_ADD\
R \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_1_CONN_INFRA_BUS_OFF_TOP_DBG_1_MAS\
K \
0xFFFFFFFF /* CONN_INFRA_BUS_OFF_TOP_DBG_1[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_1_CONN_INFRA_BUS_OFF_TOP_DBG_1_SHF\
T \
0

/*
* ---CONN_INFRA_BUS_OFF_TOP_DBG_2 (0x18060000 + 0x0420)---
* CONN_INFRA_BUS_OFF_TOP_DBG_2[16..0] - (RO) xxx
* RESERVED17[31..17] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_2_CONN_INFRA_BUS_OFF_TOP_DBG_2_ADD\
R \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_2_CONN_INFRA_BUS_OFF_TOP_DBG_2_MAS\
K \
0x0001FFFF /* CONN_INFRA_BUS_OFF_TOP_DBG_2[16..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_OFF_TOP_DBG_2_CONN_INFRA_BUS_OFF_TOP_DBG_2_SHF\
T \
0

/*
* ---CONN_INFRA_BUS_ON_DBG_WFDMA_1 (0x18060000 + 0x0424)---
* CONN_INFRA_BUS_ON_DBG_WFDMA_1[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_1_CONN_INFRA_BUS_ON_DBG_WFDMA_1_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_1_CONN_INFRA_BUS_ON_DBG_WFDMA_1_M\
ASK \
0xFFFFFFFF /* CONN_INFRA_BUS_ON_DBG_WFDMA_1[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_1_CONN_INFRA_BUS_ON_DBG_WFDMA_1_S\
HFT \
0

/*
* ---CONN_INFRA_BUS_ON_DBG_WFDMA_2 (0x18060000 + 0x0428)---
* CONN_INFRA_BUS_ON_DBG_WFDMA_2[7..0] - (RO) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_2_CONN_INFRA_BUS_ON_DBG_WFDMA_2_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_2_CONN_INFRA_BUS_ON_DBG_WFDMA_2_M\
ASK \
0x000000FF /* CONN_INFRA_BUS_ON_DBG_WFDMA_2[7..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_DBG_WFDMA_2_CONN_INFRA_BUS_ON_DBG_WFDMA_2_S\
HFT \
0

/*
* ---CONN_INFRA_BUS_ON_TOP_DBG_APB_1 (0x18060000 + 0x042C)---
* CONN_INFRA_BUS_ON_TOP_DBG_APB_1[31..0] - (RO) xxx
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_1_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_1_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_1_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_1_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_1_MASK \
0xFFFFFFFF /* CONN_INFRA_BUS_ON_TOP_DBG_APB_1[31..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_1_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_1_SHFT \
0

/*
* ---CONN_INFRA_BUS_ON_TOP_DBG_APB_2 (0x18060000 + 0x0430)---
* CONN_INFRA_BUS_ON_TOP_DBG_APB_2[7..0] - (RO) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_2_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_2_ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_2_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_2_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_2_MASK \
0x000000FF /* CONN_INFRA_BUS_ON_TOP_DBG_APB_2[7..0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_ON_TOP_DBG_APB_2_CONN_INFRA_BUS_ON_TOP_DBG_APB\
_2_SHFT \
0

/*
* ---CONN_INFRA_BUS_TIMEOUT_IRQ_B (0x18060000 + 0x0434)---
* CONN_INFRA_ON_BUS_NO_ACK_IRQ_B[0] - (RO) xxx
* CONN_INFRA_OFF_BUS_NO_ACK_IRQ_B[1] - (RO) xxx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_OFF_BUS_NO_ACK_IRQ_B_\
ADDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_OFF_BUS_NO_ACK_IRQ_B_\
MASK \
0x00000002 /* CONN_INFRA_OFF_BUS_NO_ACK_IRQ_B[1] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_OFF_BUS_NO_ACK_IRQ_B_\
SHFT \
1
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_ON_BUS_NO_ACK_IRQ_B_A\
DDR \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_ADDR
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_ON_BUS_NO_ACK_IRQ_B_M\
ASK \
0x00000001 /* CONN_INFRA_ON_BUS_NO_ACK_IRQ_B[0] */
#define \
CONN_HOST_CSR_TOP_CONN_INFRA_BUS_TIMEOUT_IRQ_B_CONN_INFRA_ON_BUS_NO_ACK_IRQ_B_S\
HFT \
0

#ifdef __cplusplus
}
#endif

#endif /* __CONN_HOST_CSR_TOP_REGS_H__ */
