// Seed: 3463961678
module module_0 #(
    parameter id_2 = 32'd38
) (
    id_1
);
  input wire id_1;
  wire _id_2;
  wire [id_2 : -1 'b0] id_3;
  assign id_2 = id_2;
  assign id_3 = id_2;
  assign id_2 = id_2;
  task id_4(logic id_5, input id_6, input id_7);
    int id_8, id_9;
  endtask
  logic id_10;
  ;
  id_11(
      id_8, 1
  );
  assign id_4[""] = id_7;
  parameter id_12 = (1);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
    , id_12,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    output wire id_9,
    output tri1 id_10
);
  if (1) begin : LABEL_0
    wire id_13;
  end else assign id_10 = id_7;
  module_0 modCall_1 (id_12);
endmodule
