/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [24:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [14:0] _03_;
  always_latch
    if (!clkin_data[64]) _03_ = 15'h0000;
    else if (celloutsig_1_18z) _03_ = { celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_15z[2], celloutsig_0_15z[0], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_18z };
  assign { out_data[47:45], out_data[43:32] } = _03_;
  assign celloutsig_1_9z = celloutsig_1_1z | ~(celloutsig_1_3z);
  assign celloutsig_1_10z = celloutsig_1_4z | ~(celloutsig_1_3z);
  assign celloutsig_0_18z = celloutsig_0_12z | ~(celloutsig_0_11z);
  assign celloutsig_0_27z = celloutsig_0_11z | ~(celloutsig_0_3z);
  assign celloutsig_0_30z = celloutsig_0_0z | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z[2];
  assign celloutsig_1_7z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_0_5z = _00_ ^ _01_;
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_4z ^ in_data[17];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[21];
  assign celloutsig_0_20z = celloutsig_0_10z ^ celloutsig_0_18z;
  assign celloutsig_0_0z = ~(in_data[13] ^ in_data[29]);
  assign celloutsig_0_41z = ~(_00_ ^ celloutsig_0_24z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z[1] ^ celloutsig_1_8z[3]);
  assign celloutsig_0_8z = ~(in_data[61] ^ celloutsig_0_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[1] ^ celloutsig_0_9z);
  assign celloutsig_0_28z = ~(celloutsig_0_20z ^ in_data[50]);
  reg [3:0] _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 4'h0;
    else _23_ <= { in_data[67:65], celloutsig_0_1z };
  assign { _01_, _00_, _02_[1:0] } = _23_;
  assign celloutsig_1_1z = ~^ { in_data[121:116], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~^ { in_data[82:79], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~^ { in_data[150:149], celloutsig_1_1z };
  assign celloutsig_1_4z = ~^ { in_data[156:148], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = ~^ { in_data[42:28], celloutsig_0_9z, celloutsig_0_8z, _01_, _00_, _02_[1:0] };
  assign celloutsig_0_12z = ~^ { in_data[39:34], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_13z = ~^ { _01_, _00_, _02_[1:0], celloutsig_0_3z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_7z[2:0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_5z, celloutsig_0_10z, _01_, _00_, _02_[1:0] };
  assign celloutsig_0_33z = ~^ in_data[38:21];
  assign celloutsig_0_35z = ~^ in_data[46:43];
  assign celloutsig_1_0z = in_data[175:173] ^ in_data[137:135];
  assign celloutsig_1_6z = { in_data[151], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z } ^ { in_data[177:169], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[10:9], celloutsig_1_2z, celloutsig_1_3z } ^ { in_data[143:141], celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[115:97], celloutsig_1_10z } ^ { celloutsig_1_11z[24:15], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_11z[6:3] ^ celloutsig_1_8z;
  assign celloutsig_0_7z = { _02_[1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } ^ in_data[62:59];
  always_latch
    if (!clkin_data[160]) celloutsig_1_11z = 25'h0000000;
    else if (!clkin_data[192]) celloutsig_1_11z = in_data[141:117];
  assign { celloutsig_0_15z[0], celloutsig_0_15z[2] } = { celloutsig_0_12z, celloutsig_0_1z } ^ { celloutsig_0_9z, celloutsig_0_7z[1] };
  assign _02_[3:2] = { _01_, _00_ };
  assign celloutsig_0_15z[1] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[44], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_41z };
endmodule
