 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IIR
Version: S-2021.06-SP4
Date   : Sun Nov  5 16:29:08 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A1_IN_REG_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: OUT_REG_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IIR                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A1_IN_REG_data_out_reg_1_/CK (DFFR_X1)                  0.00       0.00 r
  A1_IN_REG_data_out_reg_1_/QN (DFFR_X1)                  0.07       0.07 f
  U60/ZN (INV_X2)                                         0.05       0.12 r
  mult_193/a[1] (IIR_DW_mult_tc_1)                        0.00       0.12 r
  mult_193/U399/ZN (XNOR2_X1)                             0.07       0.19 r
  mult_193/U364/ZN (NAND2_X1)                             0.04       0.23 f
  mult_193/U471/ZN (OAI22_X1)                             0.05       0.28 r
  mult_193/U60/S (FA_X1)                                  0.12       0.41 f
  mult_193/U304/ZN (AND2_X1)                              0.04       0.45 f
  mult_193/U351/ZN (NOR3_X1)                              0.05       0.50 r
  mult_193/U422/ZN (OR2_X1)                               0.04       0.54 r
  mult_193/U406/ZN (NAND3_X1)                             0.04       0.58 f
  mult_193/U382/ZN (NAND2_X1)                             0.03       0.61 r
  mult_193/U362/ZN (AND3_X1)                              0.06       0.67 r
  mult_193/U436/ZN (OAI222_X1)                            0.04       0.71 f
  mult_193/U377/ZN (NAND2_X1)                             0.04       0.75 r
  mult_193/U365/ZN (NAND3_X1)                             0.04       0.78 f
  mult_193/U386/ZN (NAND2_X1)                             0.03       0.81 r
  mult_193/U388/ZN (AND3_X1)                              0.06       0.87 r
  mult_193/U335/ZN (OR2_X1)                               0.03       0.90 r
  mult_193/U427/ZN (NAND3_X1)                             0.03       0.93 f
  mult_193/U379/ZN (NAND2_X1)                             0.03       0.97 r
  mult_193/U318/ZN (AND3_X1)                              0.06       1.02 r
  mult_193/U359/ZN (OAI222_X1)                            0.05       1.07 f
  mult_193/U411/ZN (NAND2_X1)                             0.04       1.11 r
  mult_193/U412/ZN (NAND3_X1)                             0.04       1.15 f
  mult_193/U414/ZN (NAND2_X1)                             0.04       1.19 r
  mult_193/U416/ZN (NAND3_X1)                             0.04       1.23 f
  mult_193/U355/ZN (NAND2_X1)                             0.04       1.27 r
  mult_193/U357/ZN (NAND3_X1)                             0.04       1.30 f
  mult_193/U326/ZN (XNOR2_X1)                             0.06       1.36 f
  mult_193/product[16] (IIR_DW_mult_tc_1)                 0.00       1.36 f
  add_198/B[7] (IIR_DW01_add_1)                           0.00       1.36 f
  add_198/U1_7/CO (FA_X1)                                 0.11       1.47 f
  add_198/U16/ZN (NAND2_X1)                               0.03       1.51 r
  add_198/U18/ZN (NAND3_X1)                               0.04       1.54 f
  add_198/U1_9/CO (FA_X1)                                 0.09       1.63 f
  add_198/U1_10/S (FA_X1)                                 0.15       1.79 r
  add_198/SUM[10] (IIR_DW01_add_1)                        0.00       1.79 r
  mult_208/b[10] (IIR_DW_mult_tc_2)                       0.00       1.79 r
  mult_208/U345/ZN (XNOR2_X1)                             0.05       1.83 f
  mult_208/U487/ZN (OAI22_X1)                             0.08       1.92 r
  mult_208/U398/ZN (NAND2_X1)                             0.04       1.96 f
  mult_208/U259/ZN (NAND3_X1)                             0.04       2.00 r
  mult_208/U322/ZN (NAND2_X1)                             0.03       2.03 f
  mult_208/U324/ZN (NAND3_X1)                             0.03       2.06 r
  mult_208/U327/Z (XOR2_X1)                               0.08       2.14 r
  mult_208/U287/ZN (XNOR2_X2)                             0.08       2.22 r
  mult_208/U285/ZN (OAI222_X1)                            0.06       2.28 f
  mult_208/U410/ZN (NAND2_X1)                             0.04       2.32 r
  mult_208/U348/ZN (NAND3_X1)                             0.04       2.36 f
  mult_208/U446/ZN (NAND2_X1)                             0.04       2.40 r
  mult_208/U449/ZN (NAND3_X1)                             0.04       2.44 f
  mult_208/U407/ZN (NAND2_X1)                             0.03       2.47 r
  mult_208/U298/ZN (NAND3_X1)                             0.04       2.51 f
  mult_208/U404/ZN (NAND2_X1)                             0.04       2.55 r
  mult_208/U310/ZN (NAND3_X1)                             0.04       2.59 f
  mult_208/U389/ZN (NAND2_X1)                             0.03       2.62 r
  mult_208/U297/ZN (NAND3_X1)                             0.03       2.66 f
  mult_208/U296/ZN (XNOR2_X1)                             0.06       2.72 f
  mult_208/U459/ZN (XNOR2_X1)                             0.06       2.77 f
  mult_208/product[18] (IIR_DW_mult_tc_2)                 0.00       2.77 f
  U34/ZN (XNOR2_X1)                                       0.06       2.83 f
  OUT_REG_data_out_reg_9_/D (DFFR_X1)                     0.01       2.84 f
  data arrival time                                                  2.84

  clock MY_CLK (rise edge)                                2.95       2.95
  clock network delay (ideal)                             0.00       2.95
  clock uncertainty                                      -0.07       2.88
  OUT_REG_data_out_reg_9_/CK (DFFR_X1)                    0.00       2.88 r
  library setup time                                     -0.04       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
