Vivado Simulator 2020.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 170
