# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:32 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs_valid index index_valid

.latch        n44 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n49 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n54 tehb.dataReg  0
.latch        n59 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n35
01 1
.names tehb.control.fullReg new_n35 ins_ready[1]
01 1
.names ins_valid[0] new_n35 new_n37
00 1
.names ins_valid[2] new_n37 new_n38
11 1
.names tehb.control.fullReg new_n38 ins_ready[2]
01 1
.names new_n37 new_n38 new_n40
00 1
.names new_n38 new_n40 new_n41
00 1
.names ins_valid[3] new_n41 new_n42
11 1
.names tehb.control.fullReg new_n42 ins_ready[3]
01 1
.names new_n41 new_n42 new_n44_1
00 1
.names new_n42 new_n44_1 new_n45
00 1
.names ins_valid[4] new_n45 new_n46
11 1
.names tehb.control.fullReg new_n46 ins_ready[4]
01 1
.names new_n45 new_n46 new_n48
00 1
.names new_n46 new_n48 new_n49_1
00 1
.names ins_valid[5] new_n49_1 new_n50
11 1
.names tehb.control.fullReg new_n50 ins_ready[5]
01 1
.names new_n49_1 new_n50 new_n52
00 1
.names new_n50 new_n52 new_n53
00 1
.names ins_valid[6] new_n53 new_n54_1
11 1
.names tehb.control.fullReg new_n54_1 ins_ready[6]
01 1
.names new_n53 new_n54_1 new_n56
00 1
.names new_n54_1 new_n56 new_n57
00 1
.names tehb.control.fullReg new_n57 new_n58
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n58 outs_valid
10 1
.names tehb.dataReg tehb.control.fullReg new_n60
11 1
.names new_n35 new_n42 new_n61
00 1
.names new_n46 new_n61 new_n62
00 1
.names new_n50 new_n62 new_n63
00 1
.names new_n54_1 new_n63 new_n64
00 1
.names tehb.control.fullReg new_n64 new_n65
01 1
.names new_n60 new_n65 index
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n58 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n68
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n69
01 1
.names new_n68 new_n69 new_n70
00 1
.names rst new_n70 new_n71
00 1
.names new_n58 new_n71 n59
01 1
.names new_n68 n59 n44
01 0
.names new_n69 n59 n49
01 0
.names tehb.control.fullReg new_n70 new_n75
00 1
.names new_n57 new_n75 new_n76
01 1
.names tehb.dataReg new_n76 new_n77
10 1
.names new_n64 new_n76 new_n78
11 1
.names new_n77 new_n78 new_n79
00 1
.names rst new_n79 n54
00 1
.end
