// Seed: 2255197804
module module_0 (
    input  tri   id_0,
    output wire  id_1,
    input  uwire id_2
    , id_12,
    output tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    output tri0  id_7
    , id_13,
    input  wor   id_8,
    input  wor   id_9,
    input  tri   id_10
);
  logic id_14;
  wire  id_15 = id_10;
  assign id_13 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_12,
      id_9,
      id_5,
      id_11,
      id_6,
      id_8,
      id_4,
      id_3,
      id_10
  );
  assign id_9 = -1 !== -1;
endmodule
