{"vcs1":{"timestamp_begin":1730966097.195974148, "rt":3.88, "ut":1.62, "st":0.29}}
{"vcselab":{"timestamp_begin":1730966101.165557496, "rt":1.87, "ut":0.28, "st":0.20}}
{"link":{"timestamp_begin":1730966103.113069450, "rt":0.33, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730966096.378062234}
{"VCS_COMP_START_TIME": 1730966096.378062234}
{"VCS_COMP_END_TIME": 1730966105.306040338}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335408}}
{"stitch_vcselab": {"peak_mem": 231604}}
