// Seed: 3801679034
module module_0 (
    input wor id_0,
    output wire id_1,
    output wor id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8
);
endmodule
module module_1 #(
    parameter id_16 = 32'd33,
    parameter id_20 = 32'd63,
    parameter id_23 = 32'd87,
    parameter id_8  = 32'd79
) (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 _id_8,
    output supply1 id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    output wand id_15,
    output supply0 _id_16,
    output tri1 id_17,
    input supply1 id_18,
    input uwire id_19
    , id_25,
    input tri0 _id_20,
    output tri0 id_21,
    input tri0 id_22[{  id_23  } : -1],
    output supply1 _id_23
);
  wire [id_8 : -1] id_26, id_27[(  id_20  ) : 1  |  id_16], id_28, id_29;
  wire id_30;
  module_0 modCall_1 (
      id_14,
      id_21,
      id_4,
      id_6,
      id_7,
      id_19,
      id_22,
      id_7,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
