### Memory Compiler
- [OpenRAM](https://github.com/VLSIDA/OpenRAM) (UCSC), under [BSD 3-Clause License](https://github.com/VLSIDA/OpenRAM/blob/master/LICENSE)
  - An award winning open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design.
- [AMC](https://github.com/asyncvlsi/AMC) (Yale), under [GNU General Public License v2.0](https://github.com/asyncvlsi/AMC/blob/master/LICENSE)
  - An open-source asynchronous pipelined memory compiler.

### Memory Subsystem
* [LiteDRAM](https://github.com/enjoy-digital/litedram), under [BSD 2-Clause License
](https://github.com/enjoy-digital/litedram/blob/master/LICENSE)
  - LiteDRAM provides a small footprint and configurable DRAM core.
- [BYOC Memory System](https://github.com/bring-your-own-core/byoc)
  - A "Bring Your Own Core" framework for heterogeneous-ISA research.
