{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587251565138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587251565146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 18:12:45 2020 " "Processing started: Sat Apr 18 18:12:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587251565146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251565146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Number_reco -c Number_reco " "Command: quartus_map --read_settings_files=on --write_settings_files=off Number_reco -c Number_reco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251565147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587251566170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587251566170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581838 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587251581874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581880 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1587251581902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_toplevel " "Found entity 1: Final_toplevel" {  } { { "Final_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Final_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251581989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251581989 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "VGA_Param.h VGA_Controller.v(62) " "Verilog HDL File I/O error at VGA_Controller.v(62): can't open Verilog Design File \"VGA_Param.h\"" {  } { { "src/VGA_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/VGA_Controller.v" 62 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587251582011 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGA_Controller VGA_Controller.v(43) " "Ignored design unit \"VGA_Controller\" at VGA_Controller.v(43) due to previous errors" {  } { { "src/VGA_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/VGA_Controller.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587251582012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file src/vga_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "src/SEG7_LUT_8.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "src/SEG7_LUT.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "src/sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "src/Reset_Delay.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582109 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "VGA_Param.h RAW2RGB.v(42) " "Verilog HDL File I/O error at RAW2RGB.v(42): can't open Verilog Design File \"VGA_Param.h\"" {  } { { "src/RAW2RGB.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/RAW2RGB.v" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587251582130 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RAW2RGB RAW2RGB.v(131) " "Ignored design unit \"RAW2RGB\" at RAW2RGB.v(131) due to previous errors" {  } { { "src/RAW2RGB.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/RAW2RGB.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587251582131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/raw2rgb.v 0 0 " "Found 0 design units, including 0 entities, in source file src/raw2rgb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "src/Line_Buffer1.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "src/Line_Buffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587251582196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582196 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "VGA_Param.h I2C_CCD_Config.v(42) " "Verilog HDL File I/O error at I2C_CCD_Config.v(42): can't open Verilog Design File \"VGA_Param.h\"" {  } { { "src/I2C_CCD_Config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/I2C_CCD_Config.v" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587251582225 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "I2C_CCD_Config I2C_CCD_Config.v(43) " "Ignored design unit \"I2C_CCD_Config\" at I2C_CCD_Config.v(43) due to previous errors" {  } { { "src/I2C_CCD_Config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/I2C_CCD_Config.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587251582226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_ccd_config.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_ccd_config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582227 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "VGA_Param.h DE2_115_CAMERA.v(46) " "Verilog HDL File I/O error at DE2_115_CAMERA.v(46): can't open Verilog Design File \"VGA_Param.h\"" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 46 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587251582237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE2_115_CAMERA DE2_115_CAMERA.v(48) " "Ignored design unit \"DE2_115_CAMERA\" at DE2_115_CAMERA.v(48) due to previous errors" {  } { { "src/DE2_115_CAMERA.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/DE2_115_CAMERA.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587251582239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115_camera.v 0 0 " "Found 0 design units, including 0 entities, in source file src/de2_115_camera.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582239 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "VGA_Param.h CCD_Capture.v(42) " "Verilog HDL File I/O error at CCD_Capture.v(42): can't open Verilog Design File \"VGA_Param.h\"" {  } { { "src/CCD_Capture.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/CCD_Capture.v" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587251582268 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CCD_Capture CCD_Capture.v(43) " "Ignored design unit \"CCD_Capture\" at CCD_Capture.v(43) due to previous errors" {  } { { "src/CCD_Capture.v" "" { Text "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/src/CCD_Capture.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587251582269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ccd_capture.v 0 0 " "Found 0 design units, including 0 entities, in source file src/ccd_capture.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582270 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE2_115_CAMERA.v " "Can't analyze file -- file DE2_115_CAMERA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587251582279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Number_reco.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE385/FINAL_PROJECT/Number_reco.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582339 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587251582484 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 18 18:13:02 2020 " "Processing ended: Sat Apr 18 18:13:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587251582484 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587251582484 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587251582484 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251582484 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587251583126 ""}
