HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal soft_reset_reg[16:0].||m2s010_som.srr(71);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/71||coreconfigp.v(626);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/626
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to soft_reset_reg[16:0] assign 0, register removed by optimization||m2s010_som.srr(72);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/72||coreconfigp.v(626);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/626
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3[12:0] ||m2s010_som.srr(113);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/113||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2[12:0] ||m2s010_som.srr(115);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/115||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1[12:0] ||m2s010_som.srr(117);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/117||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0[12:0] ||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/119||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1 ||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/121||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1 ||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/123||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1 ||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/125||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1 ||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/127||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc ||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/129||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc ||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/131||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc ||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/133||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc ||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/135||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable ||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/137||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable ||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/139||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable ||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/141||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable ||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\synthesis\m2s010_som.srr'/linenumber/143||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||(null)||Please refer to the log file for details about 113 Warning(s)||m2s010_som.srr;liberoaction://open_report/file/m2s010_som.srr||(null);(null)
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
