INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'AlgoOy' on host 'algooy' (Windows NT_amd64 version 6.2) on Sat Nov 19 18:10:55 +0800 2022
INFO: [HLS 200-10] In directory 'C:/Users/24073/Desktop/temp_hw/project_1'
Sourcing Tcl script 'C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project turnstile 
INFO: [HLS 200-10] Opening project 'C:/Users/24073/Desktop/temp_hw/project_1/turnstile'.
INFO: [HLS 200-1510] Running: set_top turnstile 
INFO: [HLS 200-1510] Running: add_files ../project_1_src/turnstile.cpp 
INFO: [HLS 200-10] Adding design file '../project_1_src/turnstile.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../project_1_src/turnstile.h 
INFO: [HLS 200-10] Adding design file '../project_1_src/turnstile.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../project_1_src/turnstile_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '../project_1_src/turnstile_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./turnstile/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name turnstile turnstile 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Running Dispatch Server on port: 8875
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 18:11:16 2022...
INFO: [HLS 200-802] Generated output file turnstile/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.21 seconds; current allocated memory: 6.895 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.291 seconds; peak allocated memory: 116.508 MB.
