<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Interrupt Controller (INTC)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 3e0a6b7</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__INTC.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Interrupt Controller (INTC)</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga182da6e00dc06a727a013a7f45222167"><td class="memItemLeft" align="right" valign="top"><a id="ga182da6e00dc06a727a013a7f45222167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga182da6e00dc06a727a013a7f45222167">CPU_INTC_INTERRUPT_MASTER_BASE</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga182da6e00dc06a727a013a7f45222167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vector offset for master CPU. <br /></td></tr>
<tr class="separator:ga182da6e00dc06a727a013a7f45222167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba344807301589cb06ba6405b4ce063f"><td class="memItemLeft" align="right" valign="top"><a id="gaba344807301589cb06ba6405b4ce063f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gaba344807301589cb06ba6405b4ce063f">CPU_INTC_INTERRUPT_SLAVE_BASE</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gaba344807301589cb06ba6405b4ce063f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vector offset for slave CPU. <br /></td></tr>
<tr class="separator:gaba344807301589cb06ba6405b4ce063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa206ea0422cb66f0c4ff4d072f3a9789"><td class="memItemLeft" align="right" valign="top"><a id="gaa206ea0422cb66f0c4ff4d072f3a9789"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gaa206ea0422cb66f0c4ff4d072f3a9789">CPU_INTC_PRIORITY_VBLANK_IN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaa206ea0422cb66f0c4ff4d072f3a9789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gaa206ea0422cb66f0c4ff4d072f3a9789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427a66cb2f1a80dc72ba20c62c153553"><td class="memItemLeft" align="right" valign="top"><a id="ga427a66cb2f1a80dc72ba20c62c153553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga427a66cb2f1a80dc72ba20c62c153553">CPU_INTC_PRIORITY_VBLANK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga427a66cb2f1a80dc72ba20c62c153553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga427a66cb2f1a80dc72ba20c62c153553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cebd290b50f5b5413d0309d7a2e96a"><td class="memItemLeft" align="right" valign="top"><a id="gad1cebd290b50f5b5413d0309d7a2e96a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gad1cebd290b50f5b5413d0309d7a2e96a">CPU_INTC_PRIORITY_HBLANK_IN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gad1cebd290b50f5b5413d0309d7a2e96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gad1cebd290b50f5b5413d0309d7a2e96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f664430c58463c264bed3418ca8fca"><td class="memItemLeft" align="right" valign="top"><a id="ga20f664430c58463c264bed3418ca8fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga20f664430c58463c264bed3418ca8fca">CPU_INTC_PRIORITY_TIMER_0</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga20f664430c58463c264bed3418ca8fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga20f664430c58463c264bed3418ca8fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37d79da46f39ee4989d35d8a83663c6"><td class="memItemLeft" align="right" valign="top"><a id="gae37d79da46f39ee4989d35d8a83663c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gae37d79da46f39ee4989d35d8a83663c6">CPU_INTC_PRIORITY_TIMER_1</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gae37d79da46f39ee4989d35d8a83663c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gae37d79da46f39ee4989d35d8a83663c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43b4bbb9067581d8fc55d798e87971a"><td class="memItemLeft" align="right" valign="top"><a id="gaf43b4bbb9067581d8fc55d798e87971a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gaf43b4bbb9067581d8fc55d798e87971a">CPU_INTC_PRIORITY_DSP_END</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf43b4bbb9067581d8fc55d798e87971a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gaf43b4bbb9067581d8fc55d798e87971a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833f975129f9f27cec537e585e7a6fc4"><td class="memItemLeft" align="right" valign="top"><a id="ga833f975129f9f27cec537e585e7a6fc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga833f975129f9f27cec537e585e7a6fc4">CPU_INTC_PRIORITY_SOUND_REQUEST</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga833f975129f9f27cec537e585e7a6fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga833f975129f9f27cec537e585e7a6fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972599f22800f749cfc7a38b66abe4a0"><td class="memItemLeft" align="right" valign="top"><a id="ga972599f22800f749cfc7a38b66abe4a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga972599f22800f749cfc7a38b66abe4a0">CPU_INTC_PRIORITY_SYSTEM_MANAGER</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga972599f22800f749cfc7a38b66abe4a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga972599f22800f749cfc7a38b66abe4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4840faaafe151ffd4742294bc928f27"><td class="memItemLeft" align="right" valign="top"><a id="gae4840faaafe151ffd4742294bc928f27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gae4840faaafe151ffd4742294bc928f27">CPU_INTC_PRIORITY_PAD_INTERRUPT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gae4840faaafe151ffd4742294bc928f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gae4840faaafe151ffd4742294bc928f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e73105dd948b47c84d74e3b3195549d"><td class="memItemLeft" align="right" valign="top"><a id="ga3e73105dd948b47c84d74e3b3195549d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga3e73105dd948b47c84d74e3b3195549d">CPU_INTC_PRIORITY_LEVEL_2_DMA</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga3e73105dd948b47c84d74e3b3195549d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga3e73105dd948b47c84d74e3b3195549d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3386d4714de63ad243b08cdf1745fc1"><td class="memItemLeft" align="right" valign="top"><a id="gae3386d4714de63ad243b08cdf1745fc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gae3386d4714de63ad243b08cdf1745fc1">CPU_INTC_PRIORITY_LEVEL_1_DMA</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae3386d4714de63ad243b08cdf1745fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gae3386d4714de63ad243b08cdf1745fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64d60cad807744495dc95081e8fdcdc"><td class="memItemLeft" align="right" valign="top"><a id="gae64d60cad807744495dc95081e8fdcdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gae64d60cad807744495dc95081e8fdcdc">CPU_INTC_PRIORITY_LEVEL_0_DMA</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gae64d60cad807744495dc95081e8fdcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:gae64d60cad807744495dc95081e8fdcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274e6f183c69b4717f856363e45ccd0d"><td class="memItemLeft" align="right" valign="top"><a id="ga274e6f183c69b4717f856363e45ccd0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga274e6f183c69b4717f856363e45ccd0d">CPU_INTC_PRIORITY_DMA_ILLEGAL</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga274e6f183c69b4717f856363e45ccd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga274e6f183c69b4717f856363e45ccd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89faf06be1a02c1bf9163dded9d693ad"><td class="memItemLeft" align="right" valign="top"><a id="ga89faf06be1a02c1bf9163dded9d693ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga89faf06be1a02c1bf9163dded9d693ad">CPU_INTC_PRIORITY_SPRITE_END</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga89faf06be1a02c1bf9163dded9d693ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts belonging to this priority. <br /></td></tr>
<tr class="separator:ga89faf06be1a02c1bf9163dded9d693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7f9cda3c9f657fc6017e4a5a0fd98443"><td class="memItemLeft" align="right" valign="top"><a id="ga7f9cda3c9f657fc6017e4a5a0fd98443"></a>
typedef enum <a class="el" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a></td></tr>
<tr class="memdesc:ga7f9cda3c9f657fc6017e4a5a0fd98443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors. <br /></td></tr>
<tr class="separator:ga7f9cda3c9f657fc6017e4a5a0fd98443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050b13884769da2ebeee50e6aa8b967a"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a>) (void)</td></tr>
<tr class="memdesc:ga050b13884769da2ebeee50e6aa8b967a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type.  <a href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">More...</a><br /></td></tr>
<tr class="separator:ga050b13884769da2ebeee50e6aa8b967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaac41bcdeba2bd9e84b2c04f6780e9ed2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a> { <br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</a> = 0x00, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</a> = 0x01, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</a> = 0x02, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</a> = 0x03, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</a> = 0x04, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</a> = 0x06, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</a> = 0x09, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</a> = 0x0A, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">CPU_INTC_INTERRUPT_NMI</a> = 0x0B, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">CPU_INTC_INTERRUPT_UBC</a> = 0x0C, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">CPU_INTC_INTERRUPT_BREAK</a> = 0x20, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">CPU_INTC_INTERRUPT_SCI_ERI</a> = 0x60, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">CPU_INTC_INTERRUPT_SCI_RXI</a> = 0x61, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">CPU_INTC_INTERRUPT_SCI_TXI</a> = 0x62, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">CPU_INTC_INTERRUPT_SCI_TEI</a> = 0x63, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">CPU_INTC_INTERRUPT_FRT_ICI</a> = 0x64, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">CPU_INTC_INTERRUPT_FRT_OCI</a> = 0x65, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">CPU_INTC_INTERRUPT_FRT_OVI</a> = 0x66, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">CPU_INTC_INTERRUPT_FREE_67</a> = 0x67, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">CPU_INTC_INTERRUPT_WDT_ITI</a> = 0x68, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">CPU_INTC_INTERRUPT_BSC</a> = 0x69, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">CPU_INTC_INTERRUPT_FREE_6A</a> = 0x6A, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">CPU_INTC_INTERRUPT_FREE_6B</a> = 0x6B, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">CPU_INTC_INTERRUPT_DMAC0</a> = 0x6C, 
<br />
&#160;&#160;<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">CPU_INTC_INTERRUPT_DMAC1</a> = 0x6D, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">CPU_INTC_INTERRUPT_DIVU_OVFI</a> = 0x6E, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">CPU_INTC_INTERRUPT_FREE_6F</a> = 0x6F, 
<a class="el" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">CPU_INTC_INTERRUPT_SLAVE_ENTRY</a> = 0x94
<br />
 }</td></tr>
<tr class="memdesc:gaac41bcdeba2bd9e84b2c04f6780e9ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors.  <a href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">More...</a><br /></td></tr>
<tr class="separator:gaac41bcdeba2bd9e84b2c04f6780e9ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga46fc6a96ca11dfbcb79ef71b2dc02d2e"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga46fc6a96ca11dfbcb79ef71b2dc02d2e">cpu_intc_ihr_set</a> (<a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector, <a class="el" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a> ihr)</td></tr>
<tr class="memdesc:ga46fc6a96ca11dfbcb79ef71b2dc02d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt handler for the specified CPU related interrupt.  <a href="group__CPU__INTC.html#ga46fc6a96ca11dfbcb79ef71b2dc02d2e">More...</a><br /></td></tr>
<tr class="separator:ga46fc6a96ca11dfbcb79ef71b2dc02d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa002f9116625d45d73091517ce3abc0"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gafa002f9116625d45d73091517ce3abc0">cpu_intc_ihr_clear</a> (<a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</td></tr>
<tr class="memdesc:gafa002f9116625d45d73091517ce3abc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt handler for the specified CPU related interrupt.  <a href="group__CPU__INTC.html#gafa002f9116625d45d73091517ce3abc0">More...</a><br /></td></tr>
<tr class="separator:gafa002f9116625d45d73091517ce3abc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b4b3e9ab79bb592c6b1f193c462cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a> <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gaf86b4b3e9ab79bb592c6b1f193c462cf">cpu_intc_ihr_get</a> (<a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</td></tr>
<tr class="memdesc:gaf86b4b3e9ab79bb592c6b1f193c462cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the interrupt handler for the specified CPU related interrupt.  <a href="group__CPU__INTC.html#gaf86b4b3e9ab79bb592c6b1f193c462cf">More...</a><br /></td></tr>
<tr class="separator:gaf86b4b3e9ab79bb592c6b1f193c462cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9453b932948bf1425c2d292b63403ac3"><td class="memItemLeft" align="right" valign="top">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga9453b932948bf1425c2d292b63403ac3">cpu_intc_mask_get</a> (void)</td></tr>
<tr class="memdesc:ga9453b932948bf1425c2d292b63403ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the interrupt priority level <code>I</code> mask bits from the <code>sr</code> register.  <a href="group__CPU__INTC.html#ga9453b932948bf1425c2d292b63403ac3">More...</a><br /></td></tr>
<tr class="separator:ga9453b932948bf1425c2d292b63403ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3d019782fd356e35dc35cf32739b78"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga7d3d019782fd356e35dc35cf32739b78">cpu_intc_mask_set</a> (uint8_t mask)</td></tr>
<tr class="memdesc:ga7d3d019782fd356e35dc35cf32739b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt priority level.  <a href="group__CPU__INTC.html#ga7d3d019782fd356e35dc35cf32739b78">More...</a><br /></td></tr>
<tr class="separator:ga7d3d019782fd356e35dc35cf32739b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879023ad25de6bb4bcbf3a994f0e40ab"><td class="memItemLeft" align="right" valign="top">static uint16_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga879023ad25de6bb4bcbf3a994f0e40ab">cpu_intc_priority_a_get</a> (void)</td></tr>
<tr class="memdesc:ga879023ad25de6bb4bcbf3a994f0e40ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the value of the 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a> I/O register.  <a href="group__CPU__INTC.html#ga879023ad25de6bb4bcbf3a994f0e40ab">More...</a><br /></td></tr>
<tr class="separator:ga879023ad25de6bb4bcbf3a994f0e40ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028450d01105f310fd8ecaf95a0722f8"><td class="memItemLeft" align="right" valign="top">static uint16_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#ga028450d01105f310fd8ecaf95a0722f8">cpu_intc_priority_b_get</a> (void)</td></tr>
<tr class="memdesc:ga028450d01105f310fd8ecaf95a0722f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the value of the 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a> I/O register.  <a href="group__CPU__INTC.html#ga028450d01105f310fd8ecaf95a0722f8">More...</a><br /></td></tr>
<tr class="separator:ga028450d01105f310fd8ecaf95a0722f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8edb051bdeecdd8dfc39516e07bfc67"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gac8edb051bdeecdd8dfc39516e07bfc67">cpu_intc_priority_a_set</a> (uint16_t ipra)</td></tr>
<tr class="memdesc:gac8edb051bdeecdd8dfc39516e07bfc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 2-byte value to the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a> I/O register.  <a href="group__CPU__INTC.html#gac8edb051bdeecdd8dfc39516e07bfc67">More...</a><br /></td></tr>
<tr class="separator:gac8edb051bdeecdd8dfc39516e07bfc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9234531bc36d6fa0c634c0e111d161a"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__INTC.html#gab9234531bc36d6fa0c634c0e111d161a">cpu_intc_priority_b_set</a> (uint16_t iprb)</td></tr>
<tr class="memdesc:gab9234531bc36d6fa0c634c0e111d161a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 2-byte value to the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a> I/O register.  <a href="group__CPU__INTC.html#gab9234531bc36d6fa0c634c0e111d161a">More...</a><br /></td></tr>
<tr class="separator:gab9234531bc36d6fa0c634c0e111d161a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga050b13884769da2ebeee50e6aa8b967a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050b13884769da2ebeee50e6aa8b967a">&#9670;&nbsp;</a></span>cpu_intc_ihr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* cpu_intc_ihr) (void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC.html#ga46fc6a96ca11dfbcb79ef71b2dc02d2e" title="Set the interrupt handler for the specified CPU related interrupt.">cpu_intc_ihr_set</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaac41bcdeba2bd9e84b2c04f6780e9ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac41bcdeba2bd9e84b2c04f6780e9ed2">&#9670;&nbsp;</a></span>cpu_intc_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554"></a>CPU_INTC_INTERRUPT_POWER_ON_RESET_PC&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0"></a>CPU_INTC_INTERRUPT_POWER_ON_RESET_SP&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e"></a>CPU_INTC_INTERRUPT_MANUAL_RESET_PC&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32"></a>CPU_INTC_INTERRUPT_MANUAL_RESET_SP&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62"></a>CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704"></a>CPU_INTC_INTERRUPT_ILLEGAL_SLOT&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5"></a>CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3"></a>CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2"></a>CPU_INTC_INTERRUPT_NMI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534"></a>CPU_INTC_INTERRUPT_UBC&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb"></a>CPU_INTC_INTERRUPT_BREAK&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113"></a>CPU_INTC_INTERRUPT_SCI_ERI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1"></a>CPU_INTC_INTERRUPT_SCI_RXI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114"></a>CPU_INTC_INTERRUPT_SCI_TXI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a"></a>CPU_INTC_INTERRUPT_SCI_TEI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b"></a>CPU_INTC_INTERRUPT_FRT_ICI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1"></a>CPU_INTC_INTERRUPT_FRT_OCI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099"></a>CPU_INTC_INTERRUPT_FRT_OVI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f"></a>CPU_INTC_INTERRUPT_FREE_67&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885"></a>CPU_INTC_INTERRUPT_WDT_ITI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3"></a>CPU_INTC_INTERRUPT_BSC&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57"></a>CPU_INTC_INTERRUPT_FREE_6A&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708"></a>CPU_INTC_INTERRUPT_FREE_6B&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5"></a>CPU_INTC_INTERRUPT_DMAC0&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d"></a>CPU_INTC_INTERRUPT_DMAC1&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117"></a>CPU_INTC_INTERRUPT_DIVU_OVFI&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d"></a>CPU_INTC_INTERRUPT_FREE_6F&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55"></a>CPU_INTC_INTERRUPT_SLAVE_ENTRY&#160;</td><td class="fielddoc"><p>Interrupt vector. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gafa002f9116625d45d73091517ce3abc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa002f9116625d45d73091517ce3abc0">&#9670;&nbsp;</a></span>cpu_intc_ihr_clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_ihr_clear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a>&#160;</td>
          <td class="paramname"><em>vector</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the interrupt handler for the specified CPU related interrupt. </p>
<p>This is a BIOS call.</p>
<p>To clear a handler in the slave CPU vector table, add the offset <a class="el" href="group__CPU__INTC.html#gaba344807301589cb06ba6405b4ce063f">CPU_INTC_INTERRUPT_SLAVE_BASE</a> to <code>vector</code>.</p>
<dl class="section warning"><dt>Warning</dt><dd>Do not use this function to clear your interrupt handler, unless there is an explicit need to do so. To see which functions and macros to use for each interrupt, see <a class="el" href="group__CPU__INTC__HELPERS.html">CPU INTC Setters</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vector</td><td>The vector number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf86b4b3e9ab79bb592c6b1f193c462cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b4b3e9ab79bb592c6b1f193c462cf">&#9670;&nbsp;</a></span>cpu_intc_ihr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a> <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_ihr_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a>&#160;</td>
          <td class="paramname"><em>vector</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the interrupt handler for the specified CPU related interrupt. </p>
<p>This is a BIOS call.</p>
<p>To get a handler in the slave CPU vector table, add the offset <a class="el" href="group__CPU__INTC.html#gaba344807301589cb06ba6405b4ce063f">CPU_INTC_INTERRUPT_SLAVE_BASE</a> to <code>vector</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vector</td><td>The vector number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga46fc6a96ca11dfbcb79ef71b2dc02d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46fc6a96ca11dfbcb79ef71b2dc02d2e">&#9670;&nbsp;</a></span>cpu_intc_ihr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_ihr_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a>&#160;</td>
          <td class="paramname"><em>vector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a>&#160;</td>
          <td class="paramname"><em>ihr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt handler for the specified CPU related interrupt. </p>
<p>This is a BIOS call. The function must use <code>rte</code> to return. Use the <a class="el" href="group__GCC__ATTRIBUTES.html#gabd735e277027b2cfe1fe6303c5ba5a94">__interrupt_handler</a> GCC attribute.</p>
<p>To set a handler in the slave CPU vector table, add the offset <a class="el" href="group__CPU__INTC.html#gaba344807301589cb06ba6405b4ce063f">CPU_INTC_INTERRUPT_SLAVE_BASE</a> to <code>vector</code>.</p>
<dl class="section warning"><dt>Warning</dt><dd>Do not use this function to set your interrupt handler, unless there is an explicit need to do so. To see which functions and macros to use for each interrupt, see <a class="el" href="group__CPU__INTC__HELPERS.html">CPU INTC Setters</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vector</td><td>The vector number. </td></tr>
    <tr><td class="paramname">ihr</td><td>The interrupt handler. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9453b932948bf1425c2d292b63403ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9453b932948bf1425c2d292b63403ac3">&#9670;&nbsp;</a></span>cpu_intc_mask_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_mask_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the interrupt priority level <code>I</code> mask bits from the <code>sr</code> register. </p>
<dl class="section return"><dt>Returns</dt><dd>The interrupt priority level <code>I</code> mask bits from the <code>sr</code> register. </dd></dl>

</div>
</div>
<a id="ga7d3d019782fd356e35dc35cf32739b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3d019782fd356e35dc35cf32739b78">&#9670;&nbsp;</a></span>cpu_intc_mask_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_mask_set </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt priority level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>The interrupt priority level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga879023ad25de6bb4bcbf3a994f0e40ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879023ad25de6bb4bcbf3a994f0e40ab">&#9670;&nbsp;</a></span>cpu_intc_priority_a_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_priority_a_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the value of the 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a> I/O register. </p>
<dl class="section return"><dt>Returns</dt><dd>The 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a> I/O register. </dd></dl>

</div>
</div>
<a id="gac8edb051bdeecdd8dfc39516e07bfc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8edb051bdeecdd8dfc39516e07bfc67">&#9670;&nbsp;</a></span>cpu_intc_priority_a_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_priority_a_set </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ipra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a 2-byte value to the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a> I/O register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ipra</td><td>The value to write to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga028450d01105f310fd8ecaf95a0722f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028450d01105f310fd8ecaf95a0722f8">&#9670;&nbsp;</a></span>cpu_intc_priority_b_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_priority_b_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the value of the 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a> I/O register. </p>
<dl class="section return"><dt>Returns</dt><dd>The 2-byte value of the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a> I/O register. </dd></dl>

</div>
</div>
<a id="gab9234531bc36d6fa0c634c0e111d161a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9234531bc36d6fa0c634c0e111d161a">&#9670;&nbsp;</a></span>cpu_intc_priority_b_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_intc_priority_b_set </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>iprb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a 2-byte value to the <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a> I/O register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">iprb</td><td>The value to write to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
