// Seed: 3091114797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  if (1) assign {1} = 1;
  wire id_7;
  logic [7:0] id_8, id_9;
  wire id_10;
  wire id_11;
  assign id_7 = id_11;
  rnmos #1  (id_4, 1, 1, 1, 1, 1'b0, id_3, "" <-> "");
  assign id_8[1 : ""] = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_1,
      id_4
  );
  assign id_4 = 1;
endmodule
