<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="df/d38/classip__tdp__ram__infer" kind="class" language="VHDL" prot="public">
    <compoundname>ip_tdp_ram_infer</compoundname>
    <derivedcompoundref refid="d3/df1/classip__tdp__ram__infer__tb" prot="public" virt="non-virtual">ip_tdp_ram_infer_tb</derivedcompoundref>
    <innerclass refid="d3/d3e/classip__tdp__ram__infer_1_1rtl" prot="private">ip_tdp_ram_infer::rtl</innerclass>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" prot="public" static="no" mutable="no">
        <type></type>
        <definition>addressWidth natural := 8</definition>
        <argsstring> natural := 8</argsstring>
        <name>addressWidth</name>
        <briefdescription>
<para>Address width dictates RAM size. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="49" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" prot="public" static="no" mutable="no">
        <type></type>
        <definition>dataWidth natural := 8</definition>
        <argsstring> natural := 8</argsstring>
        <name>dataWidth</name>
        <briefdescription>
<para>Width of data to be stored/fetched. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="51" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in addressA std_logic_vector(   addressWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   addressWidth- 1 downto  0) </argsstring>
        <name>addressA</name>
        <briefdescription>
<para>Write/Read address for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="53" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in addressB std_logic_vector(   addressWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   addressWidth- 1 downto  0) </argsstring>
        <name>addressB</name>
        <briefdescription>
<para>Write/Read address for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="53" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in clockA std_logic </definition>
        <argsstring> std_logic </argsstring>
        <name>clockA</name>
        <briefdescription>
<para>Clock input for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="54" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in clockB std_logic </definition>
        <argsstring> std_logic </argsstring>
        <name>clockB</name>
        <briefdescription>
<para>Clock input for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="54" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in dataA std_logic_vector(   dataWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   dataWidth- 1 downto  0) </argsstring>
        <name>dataA</name>
        <briefdescription>
<para>Write data for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="55" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in dataB std_logic_vector(   dataWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   dataWidth- 1 downto  0) </argsstring>
        <name>dataB</name>
        <briefdescription>
<para>Write data for port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="55" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a0debf0a5d1f5ff2f33cf344fc1354e7d" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in enA std_logic := &apos;1&apos;</definition>
        <argsstring> std_logic := &apos;1&apos;</argsstring>
        <name>enA</name>
        <briefdescription>
<para>Enable signals for Port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="56" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a69355054e364dbabbd02228bd5a7becd" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in enB std_logic := &apos;1&apos;</definition>
        <argsstring> std_logic := &apos;1&apos;</argsstring>
        <name>enB</name>
        <briefdescription>
<para>Enable signals for Port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="56" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a1ec5545b7006f0010ea120197ebdb0a4" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in weA std_logic := &apos;0&apos;</definition>
        <argsstring> std_logic := &apos;0&apos;</argsstring>
        <name>weA</name>
        <briefdescription>
<para>Write enable signals for Port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="57" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a2fc610499e71128c1cdd25a8e9cf12a5" prot="public" static="no" mutable="no">
        <type>in</type>
        <definition>in weB std_logic := &apos;0&apos;</definition>
        <argsstring> std_logic := &apos;0&apos;</argsstring>
        <name>weB</name>
        <briefdescription>
<para>Write enable signals for Port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="57" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" prot="public" static="no" mutable="no">
        <type>out</type>
        <definition>out qA std_logic_vector(   dataWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   dataWidth- 1 downto  0) </argsstring>
        <name>qA</name>
        <briefdescription>
<para>Output signals from Port A and B. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="59" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" prot="public" static="no" mutable="no">
        <type>out</type>
        <definition>out qB std_logic_vector(   dataWidth- 1 downto  0) </definition>
        <argsstring> std_logic_vector(   dataWidth- 1 downto  0) </argsstring>
        <name>qB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="59" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" prot="public" static="no" mutable="no">
        <type>_library_</type>
        <definition>_library_ ieeeieee</definition>
        <argsstring>ieee</argsstring>
        <name>ieee</name>
        <briefdescription>
<para>IEEE library. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="5" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="5" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1acd03516902501cd1c7296a98e22c6fcb" prot="public" static="no" mutable="no">
        <type>_use_</type>
        <definition>_use_ std_logic_1164std_logic_1164</definition>
        <argsstring>std_logic_1164</argsstring>
        <name>std_logic_1164</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="6" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="6" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="df/d38/classip__tdp__ram__infer_1a2edc34402b573437d5f25fa90ba4013e" prot="public" static="no" mutable="no">
        <type>_use_</type>
        <definition>_use_ numeric_stdnumeric_std</definition>
        <argsstring>numeric_std</argsstring>
        <name>numeric_std</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="7" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="7" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para><dot>
 digraph ip_sdp_ram_infer {
	rankdir=&quot;LR&quot;;
 node [shape=box, fontname=Helvetica, fontsize=12,color=&quot;black&quot;];
 PortA;
 PortB;
 node [shape=plaintext];
 clkA;
 clkB;
 enA;
 enB;
 weA;
 weB;
 addrA;
 addrB;
 qB;
 qA;
 clkA -&gt; PortA;
 clkB -&gt; PortB;
 enA -&gt; PortA;
 enB -&gt; PortB;
 weA -&gt; PortA;
 weB -&gt; PortB;
 addrA -&gt; PortA;
 addrB -&gt; PortB;
 PortA -&gt; qA;
 PortB -&gt; qB;
 subgraph sdp_ram {
 {rank=same PortA PortB}
 PortA -&gt; PortB [color=grey arrowhead=none];
}
}
 </dot>
 </para>
    </briefdescription>
    <detaileddescription>
<para>True dual port symmetric ram: +Port A is a write/read port +Port B is a wrtie/read port </para>
    </detaileddescription>
    <inheritancegraph>
      <node id="1">
        <label>ip_tdp_ram_infer</label>
        <link refid="df/d38/classip__tdp__ram__infer"/>
      </node>
      <node id="2">
        <label>ip_tdp_ram_infer_tb</label>
        <link refid="d3/df1/classip__tdp__ram__infer__tb"/>
        <childnode refid="1" relation="public-inheritance">
        </childnode>
      </node>
    </inheritancegraph>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" line="47" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd" bodystart="47" bodyend="-1"/>
    <listofallmembers>
      <member refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>addressA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>addressB</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>addressWidth</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>clockA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>clockB</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>dataA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>dataB</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>dataWidth</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a0debf0a5d1f5ff2f33cf344fc1354e7d" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>enA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a69355054e364dbabbd02228bd5a7becd" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>enB</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>ieee</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a2edc34402b573437d5f25fa90ba4013e" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>numeric_std</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>qA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>qB</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1acd03516902501cd1c7296a98e22c6fcb" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>std_logic_1164</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a1ec5545b7006f0010ea120197ebdb0a4" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>weA</name></member>
      <member refid="df/d38/classip__tdp__ram__infer_1a2fc610499e71128c1cdd25a8e9cf12a5" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer</scope><name>weB</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
