# Verilog_Final_public
* Contributors:
    * lsy1205
    * jerry34567

* Final project of computer architecture
* A project using Verilog to simulate a simple cpu

* This is a cloned repository