srcscan starts
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module ALU_control (VERI-9002)
INFO: analyzing module C_U (VERI-9002)
INFO: analyzing module Clock_div (VERI-9002)
INFO: analyzing module Imm_gen (VERI-9002)
INFO: analyzing module Ins_Mem (VERI-9002)
INFO: analyzing module MUX_2_1 (VERI-9002)
INFO: analyzing module MUX_2_1_PC (VERI-9002)
INFO: analyzing module MUX_3_1_RET (VERI-9002)
INFO: analyzing module MUX_ICR (VERI-9002)
INFO: analyzing module MUX_alu_2_1 (VERI-9002)
INFO: analyzing module MUX_clk (VERI-9002)
INFO: analyzing module add_pc (VERI-9002)
INFO: analyzing module branch (VERI-9002)
INFO: analyzing module data_mem (VERI-9002)
INFO: analyzing module debounce_interrupt (VERI-9002)
INFO: analyzing module interrupt_pending (VERI-9002)
INFO: analyzing module program_counter (VERI-9002)
INFO: analyzing module reg_file (VERI-9002)
INFO: analyzing module TOP (VERI-9002)
C:/Users/hkien/AppData/Local/Temp/VivadoEditorAssist9178130587107360801.tmp(46): INFO: undeclared symbol 'clk_out', assumed default net type 'wire' (VERI-2561)
C:/Users/hkien/AppData/Local/Temp/VivadoEditorAssist9178130587107360801.tmp(63): INFO: undeclared symbol 'CONST', assumed default net type 'wire' (VERI-2561)
srcscan exits with return value 0
