\doxysubsection{EFM32\+GG\+\_\+\+MSC\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields}{}\label{group___e_f_m32_g_g___m_s_c___bit_fields}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fbca2e6fef16f1bd96757dfe8083e06}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga70704b781a1b8a805b92b092bbd82be7}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga028a0019ba676a8d089c9b984e59aa3f}{MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gabb09f0b3c069f854e0b9684a9b21b986}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga69d42c3d4334f7c473b559f7a069114e}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa9d68a385fbf18f790516b73e7e4ae6}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac112dd6e258f261bc6519817711c1811}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga70bb06e12a76f811803f31a5bbb9b27b}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dec0016b365219099a25bcb6f5d6372}{MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa9d68a385fbf18f790516b73e7e4ae6}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga244ee0151f8b0c2f8e40d9d8fd77a934}{MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac112dd6e258f261bc6519817711c1811}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a31a7b95cb91560926acc473cfe3c28}{MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga70bb06e12a76f811803f31a5bbb9b27b}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf58b92d17b395f4665d908e2abb63552}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d6534f3d90663fe72f3bdf0a28f5fda}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MASK}}~0x000301\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bf8d22f5ae9028cab73ee5f9dbff4f8}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga413e413dc248974965c914a8615f99ec}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga33a37894de8ef4afa1a0572b59006870}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac8131b4a4c1b7f78fcede13b42cb08f0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga56aeefb99317e4a6e43b4b332b095fda}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga19dfed62d79500e25b985335efab54fb}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf8eb83df5c3d12d7923233d9aeef4e5f}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae29eb4dd3ed73681d3ba5db5d5facd11}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac90c1d39b6bffc87fad4c009a2a067d0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9c2a7ded7274600dac1d148e2c03ab0}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga33a37894de8ef4afa1a0572b59006870}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga247d78efb323ada20b5d817d9a3e2b0c}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac8131b4a4c1b7f78fcede13b42cb08f0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga88de6f2581a74ec0aeb50dec154c3c02}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga56aeefb99317e4a6e43b4b332b095fda}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab72da75ad103bb1862c87ab2f77654f0}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga19dfed62d79500e25b985335efab54fb}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d794039fd490e4fd9db3024e11fefb}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf8eb83df5c3d12d7923233d9aeef4e5f}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafe6472b71f46389d059bb9db4ed02f78}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae29eb4dd3ed73681d3ba5db5d5facd11}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga42520f4eb27c3b1695f11ba36c55d890}{MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac90c1d39b6bffc87fad4c009a2a067d0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac866e69144dbbeb5eedeccb9ef4ca0a6}{MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad959de12c210641741debfa1275c6a95}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3fc4b7a2774609e0232cab5e8cd240f8}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4e0cd27f73936f8ec144e939431ea78b}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadcbf8751b511551d1b5231c58da8e083}{MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4e0cd27f73936f8ec144e939431ea78b}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ee45f70f3c442dfbc1d59c0ea99b24e}{MSC\+\_\+\+READCTRL\+\_\+\+AIDIS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga29d6cad564d086be3674f7b7419b10c4}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga465b572b13471725b93e7667aa9e9b4f}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ab1d806fa8161741f4e4689a7b4197e}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1d2722d40683675b0cf45856212023c}{MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ab1d806fa8161741f4e4689a7b4197e}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6caa2fb2df5fa5361d6e51c9c33aed00}{MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga087764173ce98c31d31bdf8e4d3890ab}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad6cfb2a0ba8d674278679ccf7e367785}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac46b53939e44c9b6689420f75b3eefbe}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga45e3c35f8610954b53f71637eda12877}{MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac46b53939e44c9b6689420f75b3eefbe}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga04983953b9f753a98a04736d0f233243}{MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ae5446fa954b5063b080cca0676e560}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ff26378738bec2792d656ab664a1bd6}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae6ff991c607c75d1ce60552a3f7ee6a5}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae66e6c257f456948cc0b744ece3c3475}{MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae6ff991c607c75d1ce60552a3f7ee6a5}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga02d545c61c62d4be6e82d41cf51e1b58}{MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf4da460722620306f31a2080c403ced9}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae8e4539129d1b9c147e49975a392e29d}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1537c5a9c22eb07240319993457fa2cf}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae65e351d84c358ac73ea748fbe4eec1a}{MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1537c5a9c22eb07240319993457fa2cf}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga003a2eae2a494dcd7d95d1171143a03b}{MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a099fca7c8175f50ffb679fcf265a6b}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3cdf9bd0121773417d1d521f92ea57d0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d738dc8b60860f200f5c8c205cbe086}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9fb9bd82523a7747980e22965cb6c59d}{MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d738dc8b60860f200f5c8c205cbe086}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c4c6855ea077f07f57f6795a50a7164}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad1ca792e9ba32bf19583908adb0c4553}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+MASK}}~0x30000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga67041b7b90dddd35ea68d8bd338c2b25}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga472d112b4b94ea991c01baeeb46ad2f2}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae3faac4ad3fdec9cd3f6df48930ef326}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aaa18ced6f7008e8f1ec9c7f50a869d}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa14785704f4d0654525b44dfbeef86be}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga22b53152960e1bc5be0b816168a08162}{MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga67041b7b90dddd35ea68d8bd338c2b25}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga32bffffa503561ff3dcf634682008e66}{MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga472d112b4b94ea991c01baeeb46ad2f2}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2b871a233d447ebbfd4ab54c529fd9ca}{MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae3faac4ad3fdec9cd3f6df48930ef326}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga78d9313a3e09a65d54620aa420d26932}{MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aaa18ced6f7008e8f1ec9c7f50a869d}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab4842ae513d98886f39225a197a7d591}{MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa14785704f4d0654525b44dfbeef86be}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa6a0e8e1e2b51aec93a9e3da7790f4dd}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga787cee63511bae4042d8662bff837c03}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac87c17fa15d04d4c87446377a57c420d}{MSC\+\_\+\+WRITECTRL\+\_\+\+WREN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4fcc960a8268a94f110533ac4e91354e}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c5149b469b3129cd31b577c6ef1e9c7}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf809f44b19fe559b48a9d2c412689b3b}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac59e4a4750f13d1b06039e1f1cce91f9}{MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf809f44b19fe559b48a9d2c412689b3b}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga64d111fc8f6a7fbf02e2a89b55a7ae53}{MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga47ccc0f1a2d8541f22d58852791dfb44}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga94916802215dcc314e1021fc2585126f}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2acc276ccc046fa65967087c9e5ff53a}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac5258009fdb8ee066582a30959d3fd53}{MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2acc276ccc046fa65967087c9e5ff53a}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4151f4ea4cc49649e8dd5ea8d28f880a}{MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2aef074c786737e15af0a542f83c3169}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa9c2ea569769d07fe9ba35394adbf1df}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga493320f301f24d4ad6f5ba0acdecc512}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga519f0056498f0d541db6aad882d95bed}{MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga493320f301f24d4ad6f5ba0acdecc512}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa31a3bb420a329458c16fdcd8186e2b7}{MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga779d73bb6ceaf15047a3cb16a0e661a1}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5cf79f1d55efdced32cf13101857e1af}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaeee4100f891eda5013ea4c8a0054af22}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga02355549c8daaf2ec7b27b4f4e7f8f24}{MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaeee4100f891eda5013ea4c8a0054af22}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae8ad8dc04f14a44bad306d7b40a34e5d}{MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaa807b2091ced408c3a3462dbb902355}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3e1aaf6100df9ff30bb7bb6b2a893434}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaceb19f86b4b8733f93527b0995f49f3}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf14e8f17fa77c79bb564296f0646929a}{MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaceb19f86b4b8733f93527b0995f49f3}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae6a3bad36b5e33ea189bbf6ea50be6a4}{MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga733e129f7c062048262382eff83fc4f2}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga735d0ba9fb1307bfc435979f64e087ef}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga759d566bc1fcbf878daec8f0673d9f69}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f8a36dfed7f863570a647985ae9dbc8}{MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga759d566bc1fcbf878daec8f0673d9f69}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafee28ba7cf0667f1470319eaf387ae3d}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab0e0ea35216d8412b360fdd4b1421a0a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+MASK}}~0x0000133\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae2721c3ba17a6e4c1bfe168e0a5930a5}{MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6de3d74cc0c083c8da7810a8b6d0ba8a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8cfb5519e9a8662c66a1bf81da35e2f8}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8e31289e1507798424087e6d1d7b5afe}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2bae36c9403f681b99bc97d307eabea8}{MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8e31289e1507798424087e6d1d7b5afe}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadfd699edb972e148316eda017a387f21}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga81d05e9f9c512018c92cabc1959bf32f}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6835529dfee9e37442c30113571c6c0c}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae50651af0f9cf1607e8ae4712ebabb2f}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aad7ecb57a3e78e3bd4293bc07b846f}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae50651af0f9cf1607e8ae4712ebabb2f}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0160afd8f04befc984cce831af61775d}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c17b2b7da90d82385478ad447af11d5}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga44d39c6f0939d3ed011d6ef326da09fa}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga28d882919e1e2e355193b7fd2a456f6a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad599e10177845d119fd4558129f24f4d}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga28d882919e1e2e355193b7fd2a456f6a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad187af717dd0e9463da25ccdfcd100e5}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7dc4e1ae0a5d111c283138bada17b783}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f940156509de86b6da123c1381e61b}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga76b711d4f24d30561c2cc9a56e285a86}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga322127c810ba38bf8da9b1eb7b8c6e41}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga76b711d4f24d30561c2cc9a56e285a86}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b1156932d4503b9f2a0dca17f4cf9f3}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae781d569338bdfee9db7aed559855e2e}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga922be698aeb2398bada8b750b38e3d8d}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1578dee889eb7cf1f27d18c9141a5cd0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac3c51e6c9e5f5f3ae68b0aab0fc28224}{MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1578dee889eb7cf1f27d18c9141a5cd0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d78212e3225770eb9d1923d6fa0b63f}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga48f074c7f2fa75eb8254f524134a166c}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b380c04cbd966b7e3345a022143972a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bae06e7db90cb95b0d9d4de3f2dfac0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga65b10ac3092b57d5a70bf432ac1b073b}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bae06e7db90cb95b0d9d4de3f2dfac0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacd1f310ece0dd760dbf17cb4d0d22b0c}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gada7e28430482d2b60ede94f53ca3cfb5}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2795cc4f6ff88ab0bd75c45a08952044}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa39af15376b5b77919bdc989044ad7c}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa79fc2eb34c28c663fb9df3ab54ed126}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa39af15376b5b77919bdc989044ad7c}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7581dfaf06c1c21190f7b8d986b1303d}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaece7d84164b67e2bcb6542514cd909dc}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a8af6a17721bfb2ac68e84b9014a349}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga10a62b40decd9788d54011b1353f4241}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga95ac4079832297227951c47c3619fae0}{MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga10a62b40decd9788d54011b1353f4241}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga088ae5de7922aba2f053bb262ac6aab8}{MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gada63a1408c2e89aa84fc2e57c9ac3fac}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f36314211a78c9bfe9b5ea5c4ab4c3}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga448c7a9fc8edd178d3cafb3298491afd}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga750ee21a31c6722b6b07cd9b7a68e4a2}{MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga448c7a9fc8edd178d3cafb3298491afd}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6cb9fd07db3ded17d71579ea692f1592}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga09bd98985cb8a9d214c294bca8517970}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga595a277afe55e68979b6bb64e2603c96}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1dd87939db6ed90a52fbff6bd57830cd}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga273c63b19013ef1aafb65037b437236c}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1304b7f33be354a5bd8858f96af98ed6}{MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga273c63b19013ef1aafb65037b437236c}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac9f48adb2d9c9d1958a73633f23bb0ce}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8767740d43e13e1355633a24894c47fc}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7c62636c4cde2fe774bf27949ea87bf0}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafd1af7506b3c344aced5fcfec7061917}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab1ad484ca32fb57e608ec5b781f657e3}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab62e625ac8e8597f215fe8d15d5fdcc8}{MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab1ad484ca32fb57e608ec5b781f657e3}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafec452e4035841ab35ac36c3fe44468c}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacf073cba7e315ec95f7c654300f15065}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga31c1ed2af281c2512cd0b377c183dc07}{MSC\+\_\+\+STATUS\+\_\+\+BUSY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4743ce84323ba963e1774e2252291598}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dee17a1a469f9164f623b481fe36212}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac9d93182f2795c6cd6167c2ca8eb0d7a}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga04aa48359d5e14bcaf527baf778b4c85}{MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac9d93182f2795c6cd6167c2ca8eb0d7a}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c7c1f8ca513d0c894605ec9a40425b7}{MSC\+\_\+\+STATUS\+\_\+\+LOCKED}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c3016405e5b1cbaf2877138bf177b1e}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga15798a3aa8b3ca5d0c419f40f5ea59fe}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga11a31b9a1fe3aaabb18fbc852de0a141}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ea49acd3ea46926389d7b8d5bcbe6b2}{MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga11a31b9a1fe3aaabb18fbc852de0a141}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d3451735f536aa2c6280c02706490ee}{MSC\+\_\+\+STATUS\+\_\+\+INVADDR}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a56df6fef565f66d90f390384984888}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad74c4579651ae9c36ddb9a4affe81afe}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4aa9d67bc8d75908494f531a5b9bf5a5}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa9ac6e47bfbf0394253dd662ed28e7}{MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4aa9d67bc8d75908494f531a5b9bf5a5}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a415fea103e5fdfbf89bda41e41d01c}{MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4453fcdd1e17de9031a903919aab2739}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f70cc4f41a0fc618a2240d817eb68b5}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9325a3311644f64b07603983dde2f41f}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacb21f23b8a8a21c0dae40cbc9529d639}{MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9325a3311644f64b07603983dde2f41f}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ff68fca10003776161ac71c373c5f4f}{MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0a7d0ff6aab03dcb1656c3a5c95efce0}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac9bc0a34265202cdee18f110197f2186}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga17e1236fa9204166491e284d9cf2f3c8}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaed4144b261bb17f97e6f3835b3ba7080}{MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga17e1236fa9204166491e284d9cf2f3c8}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac3f5163494a97ffeecc6d74885d95ec5}{MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga30751549aae733b5c95319fbdddfbabf}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad8a21dd18eaac44f852705641b0e40e1}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0c0d6b2d455ba9b6e7e1576f56561556}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9eb7eee8041ce458c5a09abfd81abc7}{MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0c0d6b2d455ba9b6e7e1576f56561556}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga017ea4f60efa65a2216e0743409a7c03}{MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac01d5c78416c393f4f4f6bfc2240bb1b}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga21979eabf50d3a84848d5b46e24fbc95}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8f68b991ec2c09d68d920dd6329c412c}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3663e26da993c0a8f8a13308711a9f61}{MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8f68b991ec2c09d68d920dd6329c412c}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga25d45384806093938616d36721cd02ec}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga90163c064d82a1abcba13085dcea8b01}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e40cfe0aac4a426c8d3e77e80f7c7c0}{MSC\+\_\+\+IF\+\_\+\+ERASE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga978ef96e67f2fa118e621570d83136ee}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga18baaccb80e12ba7ba27f88b7bb26fe0}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d015157fb9ed85a4d263e1c78b9bbd5}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa009b46818eb5241182457b55701ab68}{MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d015157fb9ed85a4d263e1c78b9bbd5}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga227896911a07d4de1b00905ece6d4841}{MSC\+\_\+\+IF\+\_\+\+WRITE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa5c3e189bd2bcefe5833cac2b837745f}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab2be12d45f24eec96437930979fb8c37}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga23d6a0e5d776df6a949790665678474c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafc7da0685bb5b43e4b72a485ace2fc9a}{MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga23d6a0e5d776df6a949790665678474c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaefcee8d8ff92f3f21a15a67a4a710d36}{MSC\+\_\+\+IF\+\_\+\+CHOF}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafe9061f6894a939e9c4f64a9273bd541}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ddaf064b6be8d413d55feb9cf551b16}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8efd9c0bed49bc10d786bb9d8bf2d6a8}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e2c70d425b419f9612c32c1b7731e41}{MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8efd9c0bed49bc10d786bb9d8bf2d6a8}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4399b8db70c4bc730a0117393653f97e}{MSC\+\_\+\+IF\+\_\+\+CMOF}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4956cfd1eb2a4642597b7e9507a30d3d}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab0c04a7cccf9c7a8612e81b2f17da1ed}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga59d4dfad01538cc387c2ab286a58dc7c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga248d422dad8194a717b2dc6be62a445c}{MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga59d4dfad01538cc387c2ab286a58dc7c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga546bf029ad5a59125c3d33a704dd52e1}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2762a128e725740726bfe38af5ce0fdb}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a04606ab30a9164c5c5e5d91370a404}{MSC\+\_\+\+IFS\+\_\+\+ERASE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3bd10f7eed1e990afee84e64a2108e3f}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6126aee5fdcf698df1f1e3e8b6948ded}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga18a4a506d3ab9badb221ec87f633d8b9}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga09ffbfe8ed4fb6db81937c34d82907c1}{MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga18a4a506d3ab9badb221ec87f633d8b9}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9105f845d70b5dd22a3e326ee795ef33}{MSC\+\_\+\+IFS\+\_\+\+WRITE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaae04040452fd1918f5fcc38d437851f}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad9b4d994263b2bade1361f5e2265b2bc}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf83142d654ff82796a96e4ccc692759}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab33947422d5995c3bd7b2b73939e2928}{MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf83142d654ff82796a96e4ccc692759}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gabb58566cfccbd0f8941fdc6fef3922d6}{MSC\+\_\+\+IFS\+\_\+\+CHOF}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga01182f71ea9c615d068ef7ec1c1dc5bf}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf94163725e8450f70a1592288e278a05}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafe27e4caae043939cfbd64960092ee5e}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaed41ccb844e259f666dd7edc5bd78a32}{MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafe27e4caae043939cfbd64960092ee5e}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf93bb0de40cacc9bb6dd6f6c27c08590}{MSC\+\_\+\+IFS\+\_\+\+CMOF}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c1e1eea87302ddbaa3eb8ceb8b1b721}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gabdf1593dbb935152f534cb798935e5c6}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab6ea3797dfd3ac66d2ed7d0d584270ba}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf6479c99efdf45eb090d4818370e178e}{MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab6ea3797dfd3ac66d2ed7d0d584270ba}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gabc183db5ab240019a9c517637efd7fe0}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaebd1c559980ebf48eb76d3f39f687644}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga396a602616441f2b903cf794502f66d8}{MSC\+\_\+\+IFC\+\_\+\+ERASE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga911aa0d0286c253de2b12e5da0216976}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7cddf89e6140258c11262f8f469edad0}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ddd3facb076b2fd5a20cf74d5d2203b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a48e530be25816f117371190f430da9}{MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ddd3facb076b2fd5a20cf74d5d2203b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga286b8de09db4f246eeb36d398002550b}{MSC\+\_\+\+IFC\+\_\+\+WRITE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga809ed46de7fcc7614b5f6dfcd68b114c}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga85d9331b583824145547b307302297de}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga727c1fab61220e84b864a421a95c9178}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d8478adc4a0e5bae42a4b6cca63249}{MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga727c1fab61220e84b864a421a95c9178}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae35db966a2077ff2d5dcf25bda68273b}{MSC\+\_\+\+IFC\+\_\+\+CHOF}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a2cc792927cb57670117075ef041244}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafb8c0584dff5bf07d7cc4d863b972e2f}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacfea13ffbb431501721f0824edcce71b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa857fdfc9ed5658ef1ad277cb7c56e93}{MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacfea13ffbb431501721f0824edcce71b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae2eb36592ef776bf3878dd7506a3bb0b}{MSC\+\_\+\+IFC\+\_\+\+CMOF}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3df98cb49ffa62281dbefb990f73efe0}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga201ab28c48594f61ce0c3f1f344f7b3d}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a80fa69b1b41d908336b298b83bc52f}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga72bc6f035f5bd3b0452fd510caa02d65}{MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a80fa69b1b41d908336b298b83bc52f}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gabd410dba0d5994e9bba2fa4c4e24e7fa}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a69ea94d2c8475d1aed62b5274f2a05}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7faf911a282baa1ee740114aad74b2d9}{MSC\+\_\+\+IEN\+\_\+\+ERASE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga98d1374256b274c275035c092759bd00}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae9133f0b15b3b11cb1d2ee5e53b364db}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga92f5b4997c69abdc53d311a382429e1d}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadc14964b9d768465e1a9c83757904362}{MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga92f5b4997c69abdc53d311a382429e1d}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga594166f04fa32337e7aadd27fbc3e618}{MSC\+\_\+\+IEN\+\_\+\+WRITE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga663a00c79f9ffa75c357462bd38451d7}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga68ecb1546c4fccb0e108fcfa6184ed0a}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga47c48d8ea488b71ef0170e176a8b43e6}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2db92f8e68feb1915aea12b9b3453d4c}{MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga47c48d8ea488b71ef0170e176a8b43e6}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0bf32059b849b9740889f27ac99f1ad1}{MSC\+\_\+\+IEN\+\_\+\+CHOF}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fc83868e9d2abbd5bcb61e1c34d1e1d}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab9abee8daea07c5c492446c24cdc2086}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadd9f591e640cb244f938922ce62eb112}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5e1a019646cb116e1f53bce3980cea01}{MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadd9f591e640cb244f938922ce62eb112}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga436f790f333674532adef2cda65e9d8f}{MSC\+\_\+\+IEN\+\_\+\+CMOF}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d64f8ea2fe68a4b858f9f21b3ee86cf}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf6794c61579f9874359bd85c86d0406}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaad435cdc08d067f2bf86348153d58106}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaac03abc195c59574a9a46ca73923178a}{MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaad435cdc08d067f2bf86348153d58106}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac1a6d0e003d4b88ba99cebe47383ac9c}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c4aa8decb6d9adc513988968c8e5c5a}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8c4e716cafafcadf53facb5b4a481f59}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a023180181713ddeafe245da5bd8620}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga683026552ab0536d67b00ffe07b362ba}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga62c853df509ea076848a5b97d376c9b9}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga40a21f2ee4abfe57febc52688eb7f9c7}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c7bdda1b16ba4c602ebc2936d18ab7f}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ed7aba4e17fc597328ece2a7c1fd458}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~0x00001\+B71\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac81211ba53c6070d7e69ff2831c90b45}{MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga683026552ab0536d67b00ffe07b362ba}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0fe471b3b657d781532ced5f6f5881d0}{MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga62c853df509ea076848a5b97d376c9b9}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d3000be8028cfaf88570405fe1158fa}{MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga40a21f2ee4abfe57febc52688eb7f9c7}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf0f7b64441c27289ecf8f16b2a6c950f}{MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c7bdda1b16ba4c602ebc2936d18ab7f}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga253ac6ead3e4cffc538dd251fa424061}{MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ed7aba4e17fc597328ece2a7c1fd458}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga7eee2499555daa56673bcdfba59b3bc1}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaab2d7ed8b216f2ebe0374c54c3e298d0}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4601bad2414609f65fb9f0c8dc46dc34}{MSC\+\_\+\+CMD\+\_\+\+INVCACHE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga978bc2e026f3fe524fd34e269b3d7abf}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf59dbb7ac70d12d9458629560d61ea51}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab0285969cc357be86e46b5d345d3960c}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1feb26a340435659b15b4beecdfe2ff2}{MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab0285969cc357be86e46b5d345d3960c}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadddc83d27039fbc09e6f89f61b4719d6}{MSC\+\_\+\+CMD\+\_\+\+STARTPC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab16a525e3213b11db534e4f3fcd335c2}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga54c8e0f578c3d2724eec759ce03badbc}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac3b776557f4add6b2a440d38cf450d51}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga552270e18aad8d6ab52c0bdbd2af6472}{MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac3b776557f4add6b2a440d38cf450d51}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac562c4f999da60b2b9e8c81b51d0e53e}{MSC\+\_\+\+CMD\+\_\+\+STOPPC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad7b651ca1abbe06ba3e333f57d9aaf2a}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4202658562f8c10a5095035069c93974}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga14af5d8151c937222695f166db83eccd}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae4f1a9dc80b8f44228e5bee89602fbaa}{MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga14af5d8151c937222695f166db83eccd}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga34e307364dacb5dad3af0a05e4aaf36e}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafdc9a5cf4c8dbdda93d9ea3483f9853b}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+MASK}}~0x000\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa4e82859fdc13888b5e556b4f2fcba}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6270515b19a508bdd228b01688cfdce7}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+MASK}}~0x\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1ac944de0e37b6c7a35c730a37ba897}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadfec8a8ec2bb38f4f19cdc1f3adcc7e4}{MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1ac944de0e37b6c7a35c730a37ba897}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga741ba790418d080a067654ec519addcd}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga37d719082dc9bd830f702c6b086d4bd0}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+MASK}}~0x000\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3902e2603c9bb67e72e49d2a6f13fed5}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c9c7eeff45ab0ef4ecb0ec99a03ffcd}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+MASK}}~0x\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab227168dedbbbe908a76f5624baf2976}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf73783e65132ccba4231eafdfd9554d1}{MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab227168dedbbbe908a76f5624baf2976}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f6e5b5460c58606a9aeac1b9a3d3c3}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+RESETVALUE}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8de66fb1af8a07df680450af70d7a080}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+MASK}}~0x0001003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9154963d8fd53cab71f93e7a9db4d355}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaac1baab692051f6bffcf6a45e32106e1}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+MASK}}~0x3\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2cfd0cf4db770d243103bc81618dd115}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5252ccf9fd2108680bcc30f3cdf41060}{MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2cfd0cf4db770d243103bc81618dd115}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf346e1051a3d2dcf5b593076b55dd1c5}{MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga03d119cc5bf954081f74eb464f1c3568}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3a821e3ecaba46c905ac3fb8a915358e}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3131f143ba29375204950a0202395c3b}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab62f4c8ef55e1cabe00d53b066d83614}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga15337342d19bad034d29870059b44a84}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e5af6f72858336e227102dfbc752a7a}{MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3131f143ba29375204950a0202395c3b}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga984c1d3bd662e4df4d1e8339c928d491}{MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab62f4c8ef55e1cabe00d53b066d83614}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gad15bcb4b42cf295b4107c22bad8f62aa}{MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga15337342d19bad034d29870059b44a84}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae8d346fb7a1c371de4ccd4e592a88f6b}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga37fe4484a4d3216d0d94041cc6d884ac}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaea694e9d211ad60b024880091bcb41a3}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ed3791bf1e240d6eb145e4e6179408d}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga891a351d56f0ac18758c1c6cefa00307}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga39715172236b944dbf0ad7dd42531141}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab2e9b106a062a2aa328ceda3c537a95d}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga628885fa78f16bdab3b481f05f369e95}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga42696a172e32dfa1f96df223f073f5aa}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~0x0000631\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga02b992c8339e247d6c1f108710498857}{MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga891a351d56f0ac18758c1c6cefa00307}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f266b8079d86bc9e48cd0d94bd78ded}{MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga39715172236b944dbf0ad7dd42531141}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f27cb3bc6a9f6a046a4450261f5734}{MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab2e9b106a062a2aa328ceda3c537a95d}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa8f44c810f6cdd0c375916d7bf0b8cd6}{MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga628885fa78f16bdab3b481f05f369e95}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3d8e50e1ea3ca300191eb50259ea67c9}{MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga42696a172e32dfa1f96df223f073f5aa}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga273c63b19013ef1aafb65037b437236c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_ADDRB\_ADDRB\_DEFAULT@{\_MSC\_ADDRB\_ADDRB\_DEFAULT}}
\index{\_MSC\_ADDRB\_ADDRB\_DEFAULT@{\_MSC\_ADDRB\_ADDRB\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_ADDRB\_ADDRB\_DEFAULT}{\_MSC\_ADDRB\_ADDRB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga273c63b19013ef1aafb65037b437236c} 
\#define \+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1dd87939db6ed90a52fbff6bd57830cd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_ADDRB\_ADDRB\_MASK@{\_MSC\_ADDRB\_ADDRB\_MASK}}
\index{\_MSC\_ADDRB\_ADDRB\_MASK@{\_MSC\_ADDRB\_ADDRB\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_ADDRB\_ADDRB\_MASK}{\_MSC\_ADDRB\_ADDRB\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1dd87939db6ed90a52fbff6bd57830cd} 
\#define \+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga595a277afe55e68979b6bb64e2603c96}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_ADDRB\_ADDRB\_SHIFT@{\_MSC\_ADDRB\_ADDRB\_SHIFT}}
\index{\_MSC\_ADDRB\_ADDRB\_SHIFT@{\_MSC\_ADDRB\_ADDRB\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_ADDRB\_ADDRB\_SHIFT}{\_MSC\_ADDRB\_ADDRB\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga595a277afe55e68979b6bb64e2603c96} 
\#define \+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga09bd98985cb8a9d214c294bca8517970}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_ADDRB\_MASK@{\_MSC\_ADDRB\_MASK}}
\index{\_MSC\_ADDRB\_MASK@{\_MSC\_ADDRB\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_ADDRB\_MASK}{\_MSC\_ADDRB\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga09bd98985cb8a9d214c294bca8517970} 
\#define \+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6cb9fd07db3ded17d71579ea692f1592}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_ADDRB\_RESETVALUE@{\_MSC\_ADDRB\_RESETVALUE}}
\index{\_MSC\_ADDRB\_RESETVALUE@{\_MSC\_ADDRB\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_ADDRB\_RESETVALUE}{\_MSC\_ADDRB\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6cb9fd07db3ded17d71579ea692f1592} 
\#define \+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1ac944de0e37b6c7a35c730a37ba897}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT@{\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}}
\index{\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT@{\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}{\_MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1ac944de0e37b6c7a35c730a37ba897} 
\#define \+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6270515b19a508bdd228b01688cfdce7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEHITS\_CACHEHITS\_MASK@{\_MSC\_CACHEHITS\_CACHEHITS\_MASK}}
\index{\_MSC\_CACHEHITS\_CACHEHITS\_MASK@{\_MSC\_CACHEHITS\_CACHEHITS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEHITS\_CACHEHITS\_MASK}{\_MSC\_CACHEHITS\_CACHEHITS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6270515b19a508bdd228b01688cfdce7} 
\#define \+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+MASK~0x\+FFFFFUL}

Bit mask for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa4e82859fdc13888b5e556b4f2fcba}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT@{\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT}}
\index{\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT@{\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT}{\_MSC\_CACHEHITS\_CACHEHITS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa4e82859fdc13888b5e556b4f2fcba} 
\#define \+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafdc9a5cf4c8dbdda93d9ea3483f9853b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEHITS\_MASK@{\_MSC\_CACHEHITS\_MASK}}
\index{\_MSC\_CACHEHITS\_MASK@{\_MSC\_CACHEHITS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEHITS\_MASK}{\_MSC\_CACHEHITS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafdc9a5cf4c8dbdda93d9ea3483f9853b} 
\#define \+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+MASK~0x000\+FFFFFUL}

Mask for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga34e307364dacb5dad3af0a05e4aaf36e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEHITS\_RESETVALUE@{\_MSC\_CACHEHITS\_RESETVALUE}}
\index{\_MSC\_CACHEHITS\_RESETVALUE@{\_MSC\_CACHEHITS\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEHITS\_RESETVALUE}{\_MSC\_CACHEHITS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga34e307364dacb5dad3af0a05e4aaf36e} 
\#define \+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab227168dedbbbe908a76f5624baf2976}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT@{\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}}
\index{\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT@{\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}{\_MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab227168dedbbbe908a76f5624baf2976} 
\#define \+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c9c7eeff45ab0ef4ecb0ec99a03ffcd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK@{\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK}}
\index{\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK@{\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK}{\_MSC\_CACHEMISSES\_CACHEMISSES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c9c7eeff45ab0ef4ecb0ec99a03ffcd} 
\#define \+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+MASK~0x\+FFFFFUL}

Bit mask for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3902e2603c9bb67e72e49d2a6f13fed5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT@{\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT}}
\index{\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT@{\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT}{\_MSC\_CACHEMISSES\_CACHEMISSES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3902e2603c9bb67e72e49d2a6f13fed5} 
\#define \+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga37d719082dc9bd830f702c6b086d4bd0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEMISSES\_MASK@{\_MSC\_CACHEMISSES\_MASK}}
\index{\_MSC\_CACHEMISSES\_MASK@{\_MSC\_CACHEMISSES\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEMISSES\_MASK}{\_MSC\_CACHEMISSES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga37d719082dc9bd830f702c6b086d4bd0} 
\#define \+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+MASK~0x000\+FFFFFUL}

Mask for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga741ba790418d080a067654ec519addcd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CACHEMISSES\_RESETVALUE@{\_MSC\_CACHEMISSES\_RESETVALUE}}
\index{\_MSC\_CACHEMISSES\_RESETVALUE@{\_MSC\_CACHEMISSES\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CACHEMISSES\_RESETVALUE}{\_MSC\_CACHEMISSES\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga741ba790418d080a067654ec519addcd} 
\#define \+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab0285969cc357be86e46b5d345d3960c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_INVCACHE\_DEFAULT@{\_MSC\_CMD\_INVCACHE\_DEFAULT}}
\index{\_MSC\_CMD\_INVCACHE\_DEFAULT@{\_MSC\_CMD\_INVCACHE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_INVCACHE\_DEFAULT}{\_MSC\_CMD\_INVCACHE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab0285969cc357be86e46b5d345d3960c} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf59dbb7ac70d12d9458629560d61ea51}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_INVCACHE\_MASK@{\_MSC\_CMD\_INVCACHE\_MASK}}
\index{\_MSC\_CMD\_INVCACHE\_MASK@{\_MSC\_CMD\_INVCACHE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_INVCACHE\_MASK}{\_MSC\_CMD\_INVCACHE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf59dbb7ac70d12d9458629560d61ea51} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+INVCACHE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga978bc2e026f3fe524fd34e269b3d7abf}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_INVCACHE\_SHIFT@{\_MSC\_CMD\_INVCACHE\_SHIFT}}
\index{\_MSC\_CMD\_INVCACHE\_SHIFT@{\_MSC\_CMD\_INVCACHE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_INVCACHE\_SHIFT}{\_MSC\_CMD\_INVCACHE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga978bc2e026f3fe524fd34e269b3d7abf} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+INVCACHE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaab2d7ed8b216f2ebe0374c54c3e298d0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_MASK@{\_MSC\_CMD\_MASK}}
\index{\_MSC\_CMD\_MASK@{\_MSC\_CMD\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_MASK}{\_MSC\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaab2d7ed8b216f2ebe0374c54c3e298d0} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+MASK~0x00000007\+UL}

Mask for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7eee2499555daa56673bcdfba59b3bc1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_RESETVALUE@{\_MSC\_CMD\_RESETVALUE}}
\index{\_MSC\_CMD\_RESETVALUE@{\_MSC\_CMD\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_RESETVALUE}{\_MSC\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7eee2499555daa56673bcdfba59b3bc1} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac3b776557f4add6b2a440d38cf450d51}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STARTPC\_DEFAULT@{\_MSC\_CMD\_STARTPC\_DEFAULT}}
\index{\_MSC\_CMD\_STARTPC\_DEFAULT@{\_MSC\_CMD\_STARTPC\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STARTPC\_DEFAULT}{\_MSC\_CMD\_STARTPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac3b776557f4add6b2a440d38cf450d51} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga54c8e0f578c3d2724eec759ce03badbc}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STARTPC\_MASK@{\_MSC\_CMD\_STARTPC\_MASK}}
\index{\_MSC\_CMD\_STARTPC\_MASK@{\_MSC\_CMD\_STARTPC\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STARTPC\_MASK}{\_MSC\_CMD\_STARTPC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga54c8e0f578c3d2724eec759ce03badbc} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+STARTPC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab16a525e3213b11db534e4f3fcd335c2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STARTPC\_SHIFT@{\_MSC\_CMD\_STARTPC\_SHIFT}}
\index{\_MSC\_CMD\_STARTPC\_SHIFT@{\_MSC\_CMD\_STARTPC\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STARTPC\_SHIFT}{\_MSC\_CMD\_STARTPC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab16a525e3213b11db534e4f3fcd335c2} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+STARTPC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga14af5d8151c937222695f166db83eccd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STOPPC\_DEFAULT@{\_MSC\_CMD\_STOPPC\_DEFAULT}}
\index{\_MSC\_CMD\_STOPPC\_DEFAULT@{\_MSC\_CMD\_STOPPC\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STOPPC\_DEFAULT}{\_MSC\_CMD\_STOPPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga14af5d8151c937222695f166db83eccd} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4202658562f8c10a5095035069c93974}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STOPPC\_MASK@{\_MSC\_CMD\_STOPPC\_MASK}}
\index{\_MSC\_CMD\_STOPPC\_MASK@{\_MSC\_CMD\_STOPPC\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STOPPC\_MASK}{\_MSC\_CMD\_STOPPC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4202658562f8c10a5095035069c93974} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+STOPPC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad7b651ca1abbe06ba3e333f57d9aaf2a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CMD\_STOPPC\_SHIFT@{\_MSC\_CMD\_STOPPC\_SHIFT}}
\index{\_MSC\_CMD\_STOPPC\_SHIFT@{\_MSC\_CMD\_STOPPC\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CMD\_STOPPC\_SHIFT}{\_MSC\_CMD\_STOPPC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad7b651ca1abbe06ba3e333f57d9aaf2a} 
\#define \+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+STOPPC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac112dd6e258f261bc6519817711c1811}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_BUSFAULT\_DEFAULT@{\_MSC\_CTRL\_BUSFAULT\_DEFAULT}}
\index{\_MSC\_CTRL\_BUSFAULT\_DEFAULT@{\_MSC\_CTRL\_BUSFAULT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_BUSFAULT\_DEFAULT}{\_MSC\_CTRL\_BUSFAULT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac112dd6e258f261bc6519817711c1811} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafa9d68a385fbf18f790516b73e7e4ae6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_BUSFAULT\_GENERATE@{\_MSC\_CTRL\_BUSFAULT\_GENERATE}}
\index{\_MSC\_CTRL\_BUSFAULT\_GENERATE@{\_MSC\_CTRL\_BUSFAULT\_GENERATE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_BUSFAULT\_GENERATE}{\_MSC\_CTRL\_BUSFAULT\_GENERATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafa9d68a385fbf18f790516b73e7e4ae6} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE~0x00000000\+UL}

Mode GENERATE for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga70bb06e12a76f811803f31a5bbb9b27b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_BUSFAULT\_IGNORE@{\_MSC\_CTRL\_BUSFAULT\_IGNORE}}
\index{\_MSC\_CTRL\_BUSFAULT\_IGNORE@{\_MSC\_CTRL\_BUSFAULT\_IGNORE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_BUSFAULT\_IGNORE}{\_MSC\_CTRL\_BUSFAULT\_IGNORE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga70bb06e12a76f811803f31a5bbb9b27b} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE~0x00000001\+UL}

Mode IGNORE for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga69d42c3d4334f7c473b559f7a069114e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_BUSFAULT\_MASK@{\_MSC\_CTRL\_BUSFAULT\_MASK}}
\index{\_MSC\_CTRL\_BUSFAULT\_MASK@{\_MSC\_CTRL\_BUSFAULT\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_BUSFAULT\_MASK}{\_MSC\_CTRL\_BUSFAULT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga69d42c3d4334f7c473b559f7a069114e} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+BUSFAULT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gabb09f0b3c069f854e0b9684a9b21b986}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_BUSFAULT\_SHIFT@{\_MSC\_CTRL\_BUSFAULT\_SHIFT}}
\index{\_MSC\_CTRL\_BUSFAULT\_SHIFT@{\_MSC\_CTRL\_BUSFAULT\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_BUSFAULT\_SHIFT}{\_MSC\_CTRL\_BUSFAULT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gabb09f0b3c069f854e0b9684a9b21b986} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+BUSFAULT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga70704b781a1b8a805b92b092bbd82be7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_MASK@{\_MSC\_CTRL\_MASK}}
\index{\_MSC\_CTRL\_MASK@{\_MSC\_CTRL\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_MASK}{\_MSC\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga70704b781a1b8a805b92b092bbd82be7} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+MASK~0x00000001\+UL}

Mask for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fbca2e6fef16f1bd96757dfe8083e06}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_CTRL\_RESETVALUE@{\_MSC\_CTRL\_RESETVALUE}}
\index{\_MSC\_CTRL\_RESETVALUE@{\_MSC\_CTRL\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_CTRL\_RESETVALUE}{\_MSC\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fbca2e6fef16f1bd96757dfe8083e06} 
\#define \+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadd9f591e640cb244f938922ce62eb112}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CHOF\_DEFAULT@{\_MSC\_IEN\_CHOF\_DEFAULT}}
\index{\_MSC\_IEN\_CHOF\_DEFAULT@{\_MSC\_IEN\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CHOF\_DEFAULT}{\_MSC\_IEN\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadd9f591e640cb244f938922ce62eb112} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab9abee8daea07c5c492446c24cdc2086}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CHOF\_MASK@{\_MSC\_IEN\_CHOF\_MASK}}
\index{\_MSC\_IEN\_CHOF\_MASK@{\_MSC\_IEN\_CHOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CHOF\_MASK}{\_MSC\_IEN\_CHOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab9abee8daea07c5c492446c24cdc2086} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fc83868e9d2abbd5bcb61e1c34d1e1d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CHOF\_SHIFT@{\_MSC\_IEN\_CHOF\_SHIFT}}
\index{\_MSC\_IEN\_CHOF\_SHIFT@{\_MSC\_IEN\_CHOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CHOF\_SHIFT}{\_MSC\_IEN\_CHOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7fc83868e9d2abbd5bcb61e1c34d1e1d} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaad435cdc08d067f2bf86348153d58106}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CMOF\_DEFAULT@{\_MSC\_IEN\_CMOF\_DEFAULT}}
\index{\_MSC\_IEN\_CMOF\_DEFAULT@{\_MSC\_IEN\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CMOF\_DEFAULT}{\_MSC\_IEN\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaad435cdc08d067f2bf86348153d58106} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf6794c61579f9874359bd85c86d0406}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CMOF\_MASK@{\_MSC\_IEN\_CMOF\_MASK}}
\index{\_MSC\_IEN\_CMOF\_MASK@{\_MSC\_IEN\_CMOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CMOF\_MASK}{\_MSC\_IEN\_CMOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf6794c61579f9874359bd85c86d0406} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d64f8ea2fe68a4b858f9f21b3ee86cf}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_CMOF\_SHIFT@{\_MSC\_IEN\_CMOF\_SHIFT}}
\index{\_MSC\_IEN\_CMOF\_SHIFT@{\_MSC\_IEN\_CMOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_CMOF\_SHIFT}{\_MSC\_IEN\_CMOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d64f8ea2fe68a4b858f9f21b3ee86cf} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga92f5b4997c69abdc53d311a382429e1d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_ERASE\_DEFAULT@{\_MSC\_IEN\_ERASE\_DEFAULT}}
\index{\_MSC\_IEN\_ERASE\_DEFAULT@{\_MSC\_IEN\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_ERASE\_DEFAULT}{\_MSC\_IEN\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga92f5b4997c69abdc53d311a382429e1d} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae9133f0b15b3b11cb1d2ee5e53b364db}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_ERASE\_MASK@{\_MSC\_IEN\_ERASE\_MASK}}
\index{\_MSC\_IEN\_ERASE\_MASK@{\_MSC\_IEN\_ERASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_ERASE\_MASK}{\_MSC\_IEN\_ERASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae9133f0b15b3b11cb1d2ee5e53b364db} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga98d1374256b274c275035c092759bd00}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_ERASE\_SHIFT@{\_MSC\_IEN\_ERASE\_SHIFT}}
\index{\_MSC\_IEN\_ERASE\_SHIFT@{\_MSC\_IEN\_ERASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_ERASE\_SHIFT}{\_MSC\_IEN\_ERASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga98d1374256b274c275035c092759bd00} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a69ea94d2c8475d1aed62b5274f2a05}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_MASK@{\_MSC\_IEN\_MASK}}
\index{\_MSC\_IEN\_MASK@{\_MSC\_IEN\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_MASK}{\_MSC\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a69ea94d2c8475d1aed62b5274f2a05} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+MASK~0x0000000\+FUL}

Mask for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gabd410dba0d5994e9bba2fa4c4e24e7fa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_RESETVALUE@{\_MSC\_IEN\_RESETVALUE}}
\index{\_MSC\_IEN\_RESETVALUE@{\_MSC\_IEN\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_RESETVALUE}{\_MSC\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gabd410dba0d5994e9bba2fa4c4e24e7fa} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga47c48d8ea488b71ef0170e176a8b43e6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_WRITE\_DEFAULT@{\_MSC\_IEN\_WRITE\_DEFAULT}}
\index{\_MSC\_IEN\_WRITE\_DEFAULT@{\_MSC\_IEN\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_WRITE\_DEFAULT}{\_MSC\_IEN\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga47c48d8ea488b71ef0170e176a8b43e6} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga68ecb1546c4fccb0e108fcfa6184ed0a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_WRITE\_MASK@{\_MSC\_IEN\_WRITE\_MASK}}
\index{\_MSC\_IEN\_WRITE\_MASK@{\_MSC\_IEN\_WRITE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_WRITE\_MASK}{\_MSC\_IEN\_WRITE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga68ecb1546c4fccb0e108fcfa6184ed0a} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga663a00c79f9ffa75c357462bd38451d7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IEN\_WRITE\_SHIFT@{\_MSC\_IEN\_WRITE\_SHIFT}}
\index{\_MSC\_IEN\_WRITE\_SHIFT@{\_MSC\_IEN\_WRITE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IEN\_WRITE\_SHIFT}{\_MSC\_IEN\_WRITE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga663a00c79f9ffa75c357462bd38451d7} 
\#define \+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8efd9c0bed49bc10d786bb9d8bf2d6a8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CHOF\_DEFAULT@{\_MSC\_IF\_CHOF\_DEFAULT}}
\index{\_MSC\_IF\_CHOF\_DEFAULT@{\_MSC\_IF\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CHOF\_DEFAULT}{\_MSC\_IF\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8efd9c0bed49bc10d786bb9d8bf2d6a8} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ddaf064b6be8d413d55feb9cf551b16}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CHOF\_MASK@{\_MSC\_IF\_CHOF\_MASK}}
\index{\_MSC\_IF\_CHOF\_MASK@{\_MSC\_IF\_CHOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CHOF\_MASK}{\_MSC\_IF\_CHOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ddaf064b6be8d413d55feb9cf551b16} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafe9061f6894a939e9c4f64a9273bd541}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CHOF\_SHIFT@{\_MSC\_IF\_CHOF\_SHIFT}}
\index{\_MSC\_IF\_CHOF\_SHIFT@{\_MSC\_IF\_CHOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CHOF\_SHIFT}{\_MSC\_IF\_CHOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafe9061f6894a939e9c4f64a9273bd541} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga59d4dfad01538cc387c2ab286a58dc7c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CMOF\_DEFAULT@{\_MSC\_IF\_CMOF\_DEFAULT}}
\index{\_MSC\_IF\_CMOF\_DEFAULT@{\_MSC\_IF\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CMOF\_DEFAULT}{\_MSC\_IF\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga59d4dfad01538cc387c2ab286a58dc7c} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab0c04a7cccf9c7a8612e81b2f17da1ed}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CMOF\_MASK@{\_MSC\_IF\_CMOF\_MASK}}
\index{\_MSC\_IF\_CMOF\_MASK@{\_MSC\_IF\_CMOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CMOF\_MASK}{\_MSC\_IF\_CMOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab0c04a7cccf9c7a8612e81b2f17da1ed} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4956cfd1eb2a4642597b7e9507a30d3d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_CMOF\_SHIFT@{\_MSC\_IF\_CMOF\_SHIFT}}
\index{\_MSC\_IF\_CMOF\_SHIFT@{\_MSC\_IF\_CMOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_CMOF\_SHIFT}{\_MSC\_IF\_CMOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4956cfd1eb2a4642597b7e9507a30d3d} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d015157fb9ed85a4d263e1c78b9bbd5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_ERASE\_DEFAULT@{\_MSC\_IF\_ERASE\_DEFAULT}}
\index{\_MSC\_IF\_ERASE\_DEFAULT@{\_MSC\_IF\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_ERASE\_DEFAULT}{\_MSC\_IF\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d015157fb9ed85a4d263e1c78b9bbd5} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga18baaccb80e12ba7ba27f88b7bb26fe0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_ERASE\_MASK@{\_MSC\_IF\_ERASE\_MASK}}
\index{\_MSC\_IF\_ERASE\_MASK@{\_MSC\_IF\_ERASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_ERASE\_MASK}{\_MSC\_IF\_ERASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga18baaccb80e12ba7ba27f88b7bb26fe0} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga978ef96e67f2fa118e621570d83136ee}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_ERASE\_SHIFT@{\_MSC\_IF\_ERASE\_SHIFT}}
\index{\_MSC\_IF\_ERASE\_SHIFT@{\_MSC\_IF\_ERASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_ERASE\_SHIFT}{\_MSC\_IF\_ERASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga978ef96e67f2fa118e621570d83136ee} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga90163c064d82a1abcba13085dcea8b01}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_MASK@{\_MSC\_IF\_MASK}}
\index{\_MSC\_IF\_MASK@{\_MSC\_IF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_MASK}{\_MSC\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga90163c064d82a1abcba13085dcea8b01} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+MASK~0x0000000\+FUL}

Mask for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga25d45384806093938616d36721cd02ec}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_RESETVALUE@{\_MSC\_IF\_RESETVALUE}}
\index{\_MSC\_IF\_RESETVALUE@{\_MSC\_IF\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_RESETVALUE}{\_MSC\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga25d45384806093938616d36721cd02ec} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga23d6a0e5d776df6a949790665678474c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_WRITE\_DEFAULT@{\_MSC\_IF\_WRITE\_DEFAULT}}
\index{\_MSC\_IF\_WRITE\_DEFAULT@{\_MSC\_IF\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_WRITE\_DEFAULT}{\_MSC\_IF\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga23d6a0e5d776df6a949790665678474c} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab2be12d45f24eec96437930979fb8c37}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_WRITE\_MASK@{\_MSC\_IF\_WRITE\_MASK}}
\index{\_MSC\_IF\_WRITE\_MASK@{\_MSC\_IF\_WRITE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_WRITE\_MASK}{\_MSC\_IF\_WRITE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab2be12d45f24eec96437930979fb8c37} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa5c3e189bd2bcefe5833cac2b837745f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IF\_WRITE\_SHIFT@{\_MSC\_IF\_WRITE\_SHIFT}}
\index{\_MSC\_IF\_WRITE\_SHIFT@{\_MSC\_IF\_WRITE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IF\_WRITE\_SHIFT}{\_MSC\_IF\_WRITE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa5c3e189bd2bcefe5833cac2b837745f} 
\#define \+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacfea13ffbb431501721f0824edcce71b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CHOF\_DEFAULT@{\_MSC\_IFC\_CHOF\_DEFAULT}}
\index{\_MSC\_IFC\_CHOF\_DEFAULT@{\_MSC\_IFC\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CHOF\_DEFAULT}{\_MSC\_IFC\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacfea13ffbb431501721f0824edcce71b} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafb8c0584dff5bf07d7cc4d863b972e2f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CHOF\_MASK@{\_MSC\_IFC\_CHOF\_MASK}}
\index{\_MSC\_IFC\_CHOF\_MASK@{\_MSC\_IFC\_CHOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CHOF\_MASK}{\_MSC\_IFC\_CHOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafb8c0584dff5bf07d7cc4d863b972e2f} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a2cc792927cb57670117075ef041244}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CHOF\_SHIFT@{\_MSC\_IFC\_CHOF\_SHIFT}}
\index{\_MSC\_IFC\_CHOF\_SHIFT@{\_MSC\_IFC\_CHOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CHOF\_SHIFT}{\_MSC\_IFC\_CHOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a2cc792927cb57670117075ef041244} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a80fa69b1b41d908336b298b83bc52f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CMOF\_DEFAULT@{\_MSC\_IFC\_CMOF\_DEFAULT}}
\index{\_MSC\_IFC\_CMOF\_DEFAULT@{\_MSC\_IFC\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CMOF\_DEFAULT}{\_MSC\_IFC\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a80fa69b1b41d908336b298b83bc52f} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga201ab28c48594f61ce0c3f1f344f7b3d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CMOF\_MASK@{\_MSC\_IFC\_CMOF\_MASK}}
\index{\_MSC\_IFC\_CMOF\_MASK@{\_MSC\_IFC\_CMOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CMOF\_MASK}{\_MSC\_IFC\_CMOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga201ab28c48594f61ce0c3f1f344f7b3d} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3df98cb49ffa62281dbefb990f73efe0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_CMOF\_SHIFT@{\_MSC\_IFC\_CMOF\_SHIFT}}
\index{\_MSC\_IFC\_CMOF\_SHIFT@{\_MSC\_IFC\_CMOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_CMOF\_SHIFT}{\_MSC\_IFC\_CMOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3df98cb49ffa62281dbefb990f73efe0} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ddd3facb076b2fd5a20cf74d5d2203b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_ERASE\_DEFAULT@{\_MSC\_IFC\_ERASE\_DEFAULT}}
\index{\_MSC\_IFC\_ERASE\_DEFAULT@{\_MSC\_IFC\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_ERASE\_DEFAULT}{\_MSC\_IFC\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ddd3facb076b2fd5a20cf74d5d2203b} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7cddf89e6140258c11262f8f469edad0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_ERASE\_MASK@{\_MSC\_IFC\_ERASE\_MASK}}
\index{\_MSC\_IFC\_ERASE\_MASK@{\_MSC\_IFC\_ERASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_ERASE\_MASK}{\_MSC\_IFC\_ERASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7cddf89e6140258c11262f8f469edad0} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga911aa0d0286c253de2b12e5da0216976}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_ERASE\_SHIFT@{\_MSC\_IFC\_ERASE\_SHIFT}}
\index{\_MSC\_IFC\_ERASE\_SHIFT@{\_MSC\_IFC\_ERASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_ERASE\_SHIFT}{\_MSC\_IFC\_ERASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga911aa0d0286c253de2b12e5da0216976} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaebd1c559980ebf48eb76d3f39f687644}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_MASK@{\_MSC\_IFC\_MASK}}
\index{\_MSC\_IFC\_MASK@{\_MSC\_IFC\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_MASK}{\_MSC\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaebd1c559980ebf48eb76d3f39f687644} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+MASK~0x0000000\+FUL}

Mask for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gabc183db5ab240019a9c517637efd7fe0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_RESETVALUE@{\_MSC\_IFC\_RESETVALUE}}
\index{\_MSC\_IFC\_RESETVALUE@{\_MSC\_IFC\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_RESETVALUE}{\_MSC\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gabc183db5ab240019a9c517637efd7fe0} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga727c1fab61220e84b864a421a95c9178}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_WRITE\_DEFAULT@{\_MSC\_IFC\_WRITE\_DEFAULT}}
\index{\_MSC\_IFC\_WRITE\_DEFAULT@{\_MSC\_IFC\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_WRITE\_DEFAULT}{\_MSC\_IFC\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga727c1fab61220e84b864a421a95c9178} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga85d9331b583824145547b307302297de}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_WRITE\_MASK@{\_MSC\_IFC\_WRITE\_MASK}}
\index{\_MSC\_IFC\_WRITE\_MASK@{\_MSC\_IFC\_WRITE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_WRITE\_MASK}{\_MSC\_IFC\_WRITE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga85d9331b583824145547b307302297de} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga809ed46de7fcc7614b5f6dfcd68b114c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFC\_WRITE\_SHIFT@{\_MSC\_IFC\_WRITE\_SHIFT}}
\index{\_MSC\_IFC\_WRITE\_SHIFT@{\_MSC\_IFC\_WRITE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFC\_WRITE\_SHIFT}{\_MSC\_IFC\_WRITE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga809ed46de7fcc7614b5f6dfcd68b114c} 
\#define \+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafe27e4caae043939cfbd64960092ee5e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CHOF\_DEFAULT@{\_MSC\_IFS\_CHOF\_DEFAULT}}
\index{\_MSC\_IFS\_CHOF\_DEFAULT@{\_MSC\_IFS\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CHOF\_DEFAULT}{\_MSC\_IFS\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafe27e4caae043939cfbd64960092ee5e} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf94163725e8450f70a1592288e278a05}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CHOF\_MASK@{\_MSC\_IFS\_CHOF\_MASK}}
\index{\_MSC\_IFS\_CHOF\_MASK@{\_MSC\_IFS\_CHOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CHOF\_MASK}{\_MSC\_IFS\_CHOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf94163725e8450f70a1592288e278a05} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga01182f71ea9c615d068ef7ec1c1dc5bf}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CHOF\_SHIFT@{\_MSC\_IFS\_CHOF\_SHIFT}}
\index{\_MSC\_IFS\_CHOF\_SHIFT@{\_MSC\_IFS\_CHOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CHOF\_SHIFT}{\_MSC\_IFS\_CHOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga01182f71ea9c615d068ef7ec1c1dc5bf} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+CHOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab6ea3797dfd3ac66d2ed7d0d584270ba}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CMOF\_DEFAULT@{\_MSC\_IFS\_CMOF\_DEFAULT}}
\index{\_MSC\_IFS\_CMOF\_DEFAULT@{\_MSC\_IFS\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CMOF\_DEFAULT}{\_MSC\_IFS\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab6ea3797dfd3ac66d2ed7d0d584270ba} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gabdf1593dbb935152f534cb798935e5c6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CMOF\_MASK@{\_MSC\_IFS\_CMOF\_MASK}}
\index{\_MSC\_IFS\_CMOF\_MASK@{\_MSC\_IFS\_CMOF\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CMOF\_MASK}{\_MSC\_IFS\_CMOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gabdf1593dbb935152f534cb798935e5c6} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c1e1eea87302ddbaa3eb8ceb8b1b721}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_CMOF\_SHIFT@{\_MSC\_IFS\_CMOF\_SHIFT}}
\index{\_MSC\_IFS\_CMOF\_SHIFT@{\_MSC\_IFS\_CMOF\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_CMOF\_SHIFT}{\_MSC\_IFS\_CMOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c1e1eea87302ddbaa3eb8ceb8b1b721} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+CMOF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga18a4a506d3ab9badb221ec87f633d8b9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_ERASE\_DEFAULT@{\_MSC\_IFS\_ERASE\_DEFAULT}}
\index{\_MSC\_IFS\_ERASE\_DEFAULT@{\_MSC\_IFS\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_ERASE\_DEFAULT}{\_MSC\_IFS\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga18a4a506d3ab9badb221ec87f633d8b9} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6126aee5fdcf698df1f1e3e8b6948ded}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_ERASE\_MASK@{\_MSC\_IFS\_ERASE\_MASK}}
\index{\_MSC\_IFS\_ERASE\_MASK@{\_MSC\_IFS\_ERASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_ERASE\_MASK}{\_MSC\_IFS\_ERASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6126aee5fdcf698df1f1e3e8b6948ded} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3bd10f7eed1e990afee84e64a2108e3f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_ERASE\_SHIFT@{\_MSC\_IFS\_ERASE\_SHIFT}}
\index{\_MSC\_IFS\_ERASE\_SHIFT@{\_MSC\_IFS\_ERASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_ERASE\_SHIFT}{\_MSC\_IFS\_ERASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3bd10f7eed1e990afee84e64a2108e3f} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+ERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2762a128e725740726bfe38af5ce0fdb}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_MASK@{\_MSC\_IFS\_MASK}}
\index{\_MSC\_IFS\_MASK@{\_MSC\_IFS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_MASK}{\_MSC\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2762a128e725740726bfe38af5ce0fdb} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+MASK~0x0000000\+FUL}

Mask for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga546bf029ad5a59125c3d33a704dd52e1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_RESETVALUE@{\_MSC\_IFS\_RESETVALUE}}
\index{\_MSC\_IFS\_RESETVALUE@{\_MSC\_IFS\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_RESETVALUE}{\_MSC\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga546bf029ad5a59125c3d33a704dd52e1} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf83142d654ff82796a96e4ccc692759}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_WRITE\_DEFAULT@{\_MSC\_IFS\_WRITE\_DEFAULT}}
\index{\_MSC\_IFS\_WRITE\_DEFAULT@{\_MSC\_IFS\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_WRITE\_DEFAULT}{\_MSC\_IFS\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf83142d654ff82796a96e4ccc692759} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad9b4d994263b2bade1361f5e2265b2bc}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_WRITE\_MASK@{\_MSC\_IFS\_WRITE\_MASK}}
\index{\_MSC\_IFS\_WRITE\_MASK@{\_MSC\_IFS\_WRITE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_WRITE\_MASK}{\_MSC\_IFS\_WRITE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad9b4d994263b2bade1361f5e2265b2bc} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaaae04040452fd1918f5fcc38d437851f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_IFS\_WRITE\_SHIFT@{\_MSC\_IFS\_WRITE\_SHIFT}}
\index{\_MSC\_IFS\_WRITE\_SHIFT@{\_MSC\_IFS\_WRITE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_IFS\_WRITE\_SHIFT}{\_MSC\_IFS\_WRITE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaaae04040452fd1918f5fcc38d437851f} 
\#define \+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+WRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga683026552ab0536d67b00ffe07b362ba}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_DEFAULT@{\_MSC\_LOCK\_LOCKKEY\_DEFAULT}}
\index{\_MSC\_LOCK\_LOCKKEY\_DEFAULT@{\_MSC\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_DEFAULT}{\_MSC\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga683026552ab0536d67b00ffe07b362ba} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga40a21f2ee4abfe57febc52688eb7f9c7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_LOCK@{\_MSC\_LOCK\_LOCKKEY\_LOCK}}
\index{\_MSC\_LOCK\_LOCKKEY\_LOCK@{\_MSC\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_LOCK}{\_MSC\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga40a21f2ee4abfe57febc52688eb7f9c7} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~0x00000000\+UL}

Mode LOCK for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c7bdda1b16ba4c602ebc2936d18ab7f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_LOCKED@{\_MSC\_LOCK\_LOCKKEY\_LOCKED}}
\index{\_MSC\_LOCK\_LOCKKEY\_LOCKED@{\_MSC\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_LOCKED}{\_MSC\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c7bdda1b16ba4c602ebc2936d18ab7f} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~0x00000001\+UL}

Mode LOCKED for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a023180181713ddeafe245da5bd8620}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_MASK@{\_MSC\_LOCK\_LOCKKEY\_MASK}}
\index{\_MSC\_LOCK\_LOCKKEY\_MASK@{\_MSC\_LOCK\_LOCKKEY\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_MASK}{\_MSC\_LOCK\_LOCKKEY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a023180181713ddeafe245da5bd8620} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for MSC\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8c4e716cafafcadf53facb5b4a481f59}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_SHIFT@{\_MSC\_LOCK\_LOCKKEY\_SHIFT}}
\index{\_MSC\_LOCK\_LOCKKEY\_SHIFT@{\_MSC\_LOCK\_LOCKKEY\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_SHIFT}{\_MSC\_LOCK\_LOCKKEY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8c4e716cafafcadf53facb5b4a481f59} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ed7aba4e17fc597328ece2a7c1fd458}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_UNLOCK@{\_MSC\_LOCK\_LOCKKEY\_UNLOCK}}
\index{\_MSC\_LOCK\_LOCKKEY\_UNLOCK@{\_MSC\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_UNLOCK}{\_MSC\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ed7aba4e17fc597328ece2a7c1fd458} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~0x00001\+B71\+UL}

Mode UNLOCK for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga62c853df509ea076848a5b97d376c9b9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_LOCKKEY\_UNLOCKED@{\_MSC\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{\_MSC\_LOCK\_LOCKKEY\_UNLOCKED@{\_MSC\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_LOCKKEY\_UNLOCKED}{\_MSC\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga62c853df509ea076848a5b97d376c9b9} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~0x00000000\+UL}

Mode UNLOCKED for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c4aa8decb6d9adc513988968c8e5c5a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_MASK@{\_MSC\_LOCK\_MASK}}
\index{\_MSC\_LOCK\_MASK@{\_MSC\_LOCK\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_MASK}{\_MSC\_LOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c4aa8decb6d9adc513988968c8e5c5a} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac1a6d0e003d4b88ba99cebe47383ac9c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_LOCK\_RESETVALUE@{\_MSC\_LOCK\_RESETVALUE}}
\index{\_MSC\_LOCK\_RESETVALUE@{\_MSC\_LOCK\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_LOCK\_RESETVALUE}{\_MSC\_LOCK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac1a6d0e003d4b88ba99cebe47383ac9c} 
\#define \+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab2e9b106a062a2aa328ceda3c537a95d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT@{\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT@{\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}{\_MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab2e9b106a062a2aa328ceda3c537a95d} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga39715172236b944dbf0ad7dd42531141}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_LOCK@{\_MSC\_MASSLOCK\_LOCKKEY\_LOCK}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_LOCK@{\_MSC\_MASSLOCK\_LOCKKEY\_LOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_LOCK}{\_MSC\_MASSLOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga39715172236b944dbf0ad7dd42531141} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~0x00000000\+UL}

Mode LOCK for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga628885fa78f16bdab3b481f05f369e95}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED@{\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED@{\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED}{\_MSC\_MASSLOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga628885fa78f16bdab3b481f05f369e95} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~0x00000001\+UL}

Mode LOCKED for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ed3791bf1e240d6eb145e4e6179408d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_MASK@{\_MSC\_MASSLOCK\_LOCKKEY\_MASK}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_MASK@{\_MSC\_MASSLOCK\_LOCKKEY\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_MASK}{\_MSC\_MASSLOCK\_LOCKKEY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ed3791bf1e240d6eb145e4e6179408d} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for MSC\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaea694e9d211ad60b024880091bcb41a3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT@{\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT@{\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT}{\_MSC\_MASSLOCK\_LOCKKEY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaea694e9d211ad60b024880091bcb41a3} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga42696a172e32dfa1f96df223f073f5aa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK@{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK@{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga42696a172e32dfa1f96df223f073f5aa} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~0x0000631\+AUL}

Mode UNLOCK for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga891a351d56f0ac18758c1c6cefa00307}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED@{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}}
\index{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED@{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}{\_MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga891a351d56f0ac18758c1c6cefa00307} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~0x00000000\+UL}

Mode UNLOCKED for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga37fe4484a4d3216d0d94041cc6d884ac}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_MASK@{\_MSC\_MASSLOCK\_MASK}}
\index{\_MSC\_MASSLOCK\_MASK@{\_MSC\_MASSLOCK\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_MASK}{\_MSC\_MASSLOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga37fe4484a4d3216d0d94041cc6d884ac} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae8d346fb7a1c371de4ccd4e592a88f6b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_MASSLOCK\_RESETVALUE@{\_MSC\_MASSLOCK\_RESETVALUE}}
\index{\_MSC\_MASSLOCK\_RESETVALUE@{\_MSC\_MASSLOCK\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_MASSLOCK\_RESETVALUE}{\_MSC\_MASSLOCK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae8d346fb7a1c371de4ccd4e592a88f6b} 
\#define \+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ab1d806fa8161741f4e4689a7b4197e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_AIDIS\_DEFAULT@{\_MSC\_READCTRL\_AIDIS\_DEFAULT}}
\index{\_MSC\_READCTRL\_AIDIS\_DEFAULT@{\_MSC\_READCTRL\_AIDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_AIDIS\_DEFAULT}{\_MSC\_READCTRL\_AIDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ab1d806fa8161741f4e4689a7b4197e} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga465b572b13471725b93e7667aa9e9b4f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_AIDIS\_MASK@{\_MSC\_READCTRL\_AIDIS\_MASK}}
\index{\_MSC\_READCTRL\_AIDIS\_MASK@{\_MSC\_READCTRL\_AIDIS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_AIDIS\_MASK}{\_MSC\_READCTRL\_AIDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga465b572b13471725b93e7667aa9e9b4f} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+MASK~0x10\+UL}

Bit mask for MSC\+\_\+\+AIDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga29d6cad564d086be3674f7b7419b10c4}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_AIDIS\_SHIFT@{\_MSC\_READCTRL\_AIDIS\_SHIFT}}
\index{\_MSC\_READCTRL\_AIDIS\_SHIFT@{\_MSC\_READCTRL\_AIDIS\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_AIDIS\_SHIFT}{\_MSC\_READCTRL\_AIDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga29d6cad564d086be3674f7b7419b10c4} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+SHIFT~4}

Shift value for MSC\+\_\+\+AIDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga472d112b4b94ea991c01baeeb46ad2f2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_CPU@{\_MSC\_READCTRL\_BUSSTRATEGY\_CPU}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_CPU@{\_MSC\_READCTRL\_BUSSTRATEGY\_CPU}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_CPU}{\_MSC\_READCTRL\_BUSSTRATEGY\_CPU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga472d112b4b94ea991c01baeeb46ad2f2} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU~0x00000000\+UL}

Mode CPU for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga67041b7b90dddd35ea68d8bd338c2b25}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT@{\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT@{\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}{\_MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga67041b7b90dddd35ea68d8bd338c2b25} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae3faac4ad3fdec9cd3f6df48930ef326}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_DMA@{\_MSC\_READCTRL\_BUSSTRATEGY\_DMA}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_DMA@{\_MSC\_READCTRL\_BUSSTRATEGY\_DMA}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_DMA}{\_MSC\_READCTRL\_BUSSTRATEGY\_DMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae3faac4ad3fdec9cd3f6df48930ef326} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA~0x00000001\+UL}

Mode DMA for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aaa18ced6f7008e8f1ec9c7f50a869d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1@{\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1@{\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}{\_MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aaa18ced6f7008e8f1ec9c7f50a869d} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1~0x00000002\+UL}

Mode DMAEM1 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad1ca792e9ba32bf19583908adb0c4553}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_MASK@{\_MSC\_READCTRL\_BUSSTRATEGY\_MASK}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_MASK@{\_MSC\_READCTRL\_BUSSTRATEGY\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_MASK}{\_MSC\_READCTRL\_BUSSTRATEGY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad1ca792e9ba32bf19583908adb0c4553} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+MASK~0x30000\+UL}

Bit mask for MSC\+\_\+\+BUSSTRATEGY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa14785704f4d0654525b44dfbeef86be}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_NONE@{\_MSC\_READCTRL\_BUSSTRATEGY\_NONE}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_NONE@{\_MSC\_READCTRL\_BUSSTRATEGY\_NONE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_NONE}{\_MSC\_READCTRL\_BUSSTRATEGY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa14785704f4d0654525b44dfbeef86be} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE~0x00000003\+UL}

Mode NONE for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c4c6855ea077f07f57f6795a50a7164}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT@{\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT}}
\index{\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT@{\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT}{\_MSC\_READCTRL\_BUSSTRATEGY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c4c6855ea077f07f57f6795a50a7164} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+SHIFT~16}

Shift value for MSC\+\_\+\+BUSSTRATEGY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae6ff991c607c75d1ce60552a3f7ee6a5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_EBICDIS\_DEFAULT@{\_MSC\_READCTRL\_EBICDIS\_DEFAULT}}
\index{\_MSC\_READCTRL\_EBICDIS\_DEFAULT@{\_MSC\_READCTRL\_EBICDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_EBICDIS\_DEFAULT}{\_MSC\_READCTRL\_EBICDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae6ff991c607c75d1ce60552a3f7ee6a5} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ff26378738bec2792d656ab664a1bd6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_EBICDIS\_MASK@{\_MSC\_READCTRL\_EBICDIS\_MASK}}
\index{\_MSC\_READCTRL\_EBICDIS\_MASK@{\_MSC\_READCTRL\_EBICDIS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_EBICDIS\_MASK}{\_MSC\_READCTRL\_EBICDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ff26378738bec2792d656ab664a1bd6} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+MASK~0x40\+UL}

Bit mask for MSC\+\_\+\+EBICDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ae5446fa954b5063b080cca0676e560}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_EBICDIS\_SHIFT@{\_MSC\_READCTRL\_EBICDIS\_SHIFT}}
\index{\_MSC\_READCTRL\_EBICDIS\_SHIFT@{\_MSC\_READCTRL\_EBICDIS\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_EBICDIS\_SHIFT}{\_MSC\_READCTRL\_EBICDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ae5446fa954b5063b080cca0676e560} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+SHIFT~6}

Shift value for MSC\+\_\+\+EBICDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac46b53939e44c9b6689420f75b3eefbe}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_ICCDIS\_DEFAULT@{\_MSC\_READCTRL\_ICCDIS\_DEFAULT}}
\index{\_MSC\_READCTRL\_ICCDIS\_DEFAULT@{\_MSC\_READCTRL\_ICCDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_ICCDIS\_DEFAULT}{\_MSC\_READCTRL\_ICCDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac46b53939e44c9b6689420f75b3eefbe} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad6cfb2a0ba8d674278679ccf7e367785}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_ICCDIS\_MASK@{\_MSC\_READCTRL\_ICCDIS\_MASK}}
\index{\_MSC\_READCTRL\_ICCDIS\_MASK@{\_MSC\_READCTRL\_ICCDIS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_ICCDIS\_MASK}{\_MSC\_READCTRL\_ICCDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad6cfb2a0ba8d674278679ccf7e367785} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+MASK~0x20\+UL}

Bit mask for MSC\+\_\+\+ICCDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga087764173ce98c31d31bdf8e4d3890ab}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_ICCDIS\_SHIFT@{\_MSC\_READCTRL\_ICCDIS\_SHIFT}}
\index{\_MSC\_READCTRL\_ICCDIS\_SHIFT@{\_MSC\_READCTRL\_ICCDIS\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_ICCDIS\_SHIFT}{\_MSC\_READCTRL\_ICCDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga087764173ce98c31d31bdf8e4d3890ab} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+SHIFT~5}

Shift value for MSC\+\_\+\+ICCDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4e0cd27f73936f8ec144e939431ea78b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_IFCDIS\_DEFAULT@{\_MSC\_READCTRL\_IFCDIS\_DEFAULT}}
\index{\_MSC\_READCTRL\_IFCDIS\_DEFAULT@{\_MSC\_READCTRL\_IFCDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_IFCDIS\_DEFAULT}{\_MSC\_READCTRL\_IFCDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4e0cd27f73936f8ec144e939431ea78b} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3fc4b7a2774609e0232cab5e8cd240f8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_IFCDIS\_MASK@{\_MSC\_READCTRL\_IFCDIS\_MASK}}
\index{\_MSC\_READCTRL\_IFCDIS\_MASK@{\_MSC\_READCTRL\_IFCDIS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_IFCDIS\_MASK}{\_MSC\_READCTRL\_IFCDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3fc4b7a2774609e0232cab5e8cd240f8} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+IFCDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad959de12c210641741debfa1275c6a95}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_IFCDIS\_SHIFT@{\_MSC\_READCTRL\_IFCDIS\_SHIFT}}
\index{\_MSC\_READCTRL\_IFCDIS\_SHIFT@{\_MSC\_READCTRL\_IFCDIS\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_IFCDIS\_SHIFT}{\_MSC\_READCTRL\_IFCDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad959de12c210641741debfa1275c6a95} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+IFCDIS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d6534f3d90663fe72f3bdf0a28f5fda}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MASK@{\_MSC\_READCTRL\_MASK}}
\index{\_MSC\_READCTRL\_MASK@{\_MSC\_READCTRL\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MASK}{\_MSC\_READCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d6534f3d90663fe72f3bdf0a28f5fda} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MASK~0x000301\+FFUL}

Mask for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac8131b4a4c1b7f78fcede13b42cb08f0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_DEFAULT@{\_MSC\_READCTRL\_MODE\_DEFAULT}}
\index{\_MSC\_READCTRL\_MODE\_DEFAULT@{\_MSC\_READCTRL\_MODE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_DEFAULT}{\_MSC\_READCTRL\_MODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac8131b4a4c1b7f78fcede13b42cb08f0} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga413e413dc248974965c914a8615f99ec}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_MASK@{\_MSC\_READCTRL\_MODE\_MASK}}
\index{\_MSC\_READCTRL\_MODE\_MASK@{\_MSC\_READCTRL\_MODE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_MASK}{\_MSC\_READCTRL\_MODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga413e413dc248974965c914a8615f99ec} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+MASK~0x7\+UL}

Bit mask for MSC\+\_\+\+MODE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bf8d22f5ae9028cab73ee5f9dbff4f8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_SHIFT@{\_MSC\_READCTRL\_MODE\_SHIFT}}
\index{\_MSC\_READCTRL\_MODE\_SHIFT@{\_MSC\_READCTRL\_MODE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_SHIFT}{\_MSC\_READCTRL\_MODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bf8d22f5ae9028cab73ee5f9dbff4f8} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+MODE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga33a37894de8ef4afa1a0572b59006870}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS0@{\_MSC\_READCTRL\_MODE\_WS0}}
\index{\_MSC\_READCTRL\_MODE\_WS0@{\_MSC\_READCTRL\_MODE\_WS0}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS0}{\_MSC\_READCTRL\_MODE\_WS0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga33a37894de8ef4afa1a0572b59006870} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0~0x00000000\+UL}

Mode WS0 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga19dfed62d79500e25b985335efab54fb}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS0SCBTP@{\_MSC\_READCTRL\_MODE\_WS0SCBTP}}
\index{\_MSC\_READCTRL\_MODE\_WS0SCBTP@{\_MSC\_READCTRL\_MODE\_WS0SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS0SCBTP}{\_MSC\_READCTRL\_MODE\_WS0SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga19dfed62d79500e25b985335efab54fb} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP~0x00000002\+UL}

Mode WS0\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga56aeefb99317e4a6e43b4b332b095fda}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS1@{\_MSC\_READCTRL\_MODE\_WS1}}
\index{\_MSC\_READCTRL\_MODE\_WS1@{\_MSC\_READCTRL\_MODE\_WS1}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS1}{\_MSC\_READCTRL\_MODE\_WS1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga56aeefb99317e4a6e43b4b332b095fda} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1~0x00000001\+UL}

Mode WS1 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf8eb83df5c3d12d7923233d9aeef4e5f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS1SCBTP@{\_MSC\_READCTRL\_MODE\_WS1SCBTP}}
\index{\_MSC\_READCTRL\_MODE\_WS1SCBTP@{\_MSC\_READCTRL\_MODE\_WS1SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS1SCBTP}{\_MSC\_READCTRL\_MODE\_WS1SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf8eb83df5c3d12d7923233d9aeef4e5f} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP~0x00000003\+UL}

Mode WS1\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae29eb4dd3ed73681d3ba5db5d5facd11}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS2@{\_MSC\_READCTRL\_MODE\_WS2}}
\index{\_MSC\_READCTRL\_MODE\_WS2@{\_MSC\_READCTRL\_MODE\_WS2}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS2}{\_MSC\_READCTRL\_MODE\_WS2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae29eb4dd3ed73681d3ba5db5d5facd11} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2~0x00000004\+UL}

Mode WS2 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac90c1d39b6bffc87fad4c009a2a067d0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_MODE\_WS2SCBTP@{\_MSC\_READCTRL\_MODE\_WS2SCBTP}}
\index{\_MSC\_READCTRL\_MODE\_WS2SCBTP@{\_MSC\_READCTRL\_MODE\_WS2SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_MODE\_WS2SCBTP}{\_MSC\_READCTRL\_MODE\_WS2SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac90c1d39b6bffc87fad4c009a2a067d0} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP~0x00000005\+UL}

Mode WS2\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d738dc8b60860f200f5c8c205cbe086}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_PREFETCH\_DEFAULT@{\_MSC\_READCTRL\_PREFETCH\_DEFAULT}}
\index{\_MSC\_READCTRL\_PREFETCH\_DEFAULT@{\_MSC\_READCTRL\_PREFETCH\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_PREFETCH\_DEFAULT}{\_MSC\_READCTRL\_PREFETCH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d738dc8b60860f200f5c8c205cbe086} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3cdf9bd0121773417d1d521f92ea57d0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_PREFETCH\_MASK@{\_MSC\_READCTRL\_PREFETCH\_MASK}}
\index{\_MSC\_READCTRL\_PREFETCH\_MASK@{\_MSC\_READCTRL\_PREFETCH\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_PREFETCH\_MASK}{\_MSC\_READCTRL\_PREFETCH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3cdf9bd0121773417d1d521f92ea57d0} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+MASK~0x100\+UL}

Bit mask for MSC\+\_\+\+PREFETCH \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a099fca7c8175f50ffb679fcf265a6b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_PREFETCH\_SHIFT@{\_MSC\_READCTRL\_PREFETCH\_SHIFT}}
\index{\_MSC\_READCTRL\_PREFETCH\_SHIFT@{\_MSC\_READCTRL\_PREFETCH\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_PREFETCH\_SHIFT}{\_MSC\_READCTRL\_PREFETCH\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a099fca7c8175f50ffb679fcf265a6b} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+SHIFT~8}

Shift value for MSC\+\_\+\+PREFETCH \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1537c5a9c22eb07240319993457fa2cf}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_RAMCEN\_DEFAULT@{\_MSC\_READCTRL\_RAMCEN\_DEFAULT}}
\index{\_MSC\_READCTRL\_RAMCEN\_DEFAULT@{\_MSC\_READCTRL\_RAMCEN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_RAMCEN\_DEFAULT}{\_MSC\_READCTRL\_RAMCEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1537c5a9c22eb07240319993457fa2cf} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae8e4539129d1b9c147e49975a392e29d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_RAMCEN\_MASK@{\_MSC\_READCTRL\_RAMCEN\_MASK}}
\index{\_MSC\_READCTRL\_RAMCEN\_MASK@{\_MSC\_READCTRL\_RAMCEN\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_RAMCEN\_MASK}{\_MSC\_READCTRL\_RAMCEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae8e4539129d1b9c147e49975a392e29d} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+MASK~0x80\+UL}

Bit mask for MSC\+\_\+\+RAMCEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf4da460722620306f31a2080c403ced9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_RAMCEN\_SHIFT@{\_MSC\_READCTRL\_RAMCEN\_SHIFT}}
\index{\_MSC\_READCTRL\_RAMCEN\_SHIFT@{\_MSC\_READCTRL\_RAMCEN\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_RAMCEN\_SHIFT}{\_MSC\_READCTRL\_RAMCEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf4da460722620306f31a2080c403ced9} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+SHIFT~7}

Shift value for MSC\+\_\+\+RAMCEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf58b92d17b395f4665d908e2abb63552}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_READCTRL\_RESETVALUE@{\_MSC\_READCTRL\_RESETVALUE}}
\index{\_MSC\_READCTRL\_RESETVALUE@{\_MSC\_READCTRL\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_READCTRL\_RESETVALUE}{\_MSC\_READCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf58b92d17b395f4665d908e2abb63552} 
\#define \+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac9d93182f2795c6cd6167c2ca8eb0d7a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_BUSY\_DEFAULT@{\_MSC\_STATUS\_BUSY\_DEFAULT}}
\index{\_MSC\_STATUS\_BUSY\_DEFAULT@{\_MSC\_STATUS\_BUSY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_BUSY\_DEFAULT}{\_MSC\_STATUS\_BUSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac9d93182f2795c6cd6167c2ca8eb0d7a} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dee17a1a469f9164f623b481fe36212}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_BUSY\_MASK@{\_MSC\_STATUS\_BUSY\_MASK}}
\index{\_MSC\_STATUS\_BUSY\_MASK@{\_MSC\_STATUS\_BUSY\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_BUSY\_MASK}{\_MSC\_STATUS\_BUSY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dee17a1a469f9164f623b481fe36212} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+BUSY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4743ce84323ba963e1774e2252291598}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_BUSY\_SHIFT@{\_MSC\_STATUS\_BUSY\_SHIFT}}
\index{\_MSC\_STATUS\_BUSY\_SHIFT@{\_MSC\_STATUS\_BUSY\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_BUSY\_SHIFT}{\_MSC\_STATUS\_BUSY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4743ce84323ba963e1774e2252291598} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+BUSY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga0c0d6b2d455ba9b6e7e1576f56561556}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_ERASEABORTED\_DEFAULT@{\_MSC\_STATUS\_ERASEABORTED\_DEFAULT}}
\index{\_MSC\_STATUS\_ERASEABORTED\_DEFAULT@{\_MSC\_STATUS\_ERASEABORTED\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_ERASEABORTED\_DEFAULT}{\_MSC\_STATUS\_ERASEABORTED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga0c0d6b2d455ba9b6e7e1576f56561556} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad8a21dd18eaac44f852705641b0e40e1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_ERASEABORTED\_MASK@{\_MSC\_STATUS\_ERASEABORTED\_MASK}}
\index{\_MSC\_STATUS\_ERASEABORTED\_MASK@{\_MSC\_STATUS\_ERASEABORTED\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_ERASEABORTED\_MASK}{\_MSC\_STATUS\_ERASEABORTED\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad8a21dd18eaac44f852705641b0e40e1} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+MASK~0x20\+UL}

Bit mask for MSC\+\_\+\+ERASEABORTED \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga30751549aae733b5c95319fbdddfbabf}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_ERASEABORTED\_SHIFT@{\_MSC\_STATUS\_ERASEABORTED\_SHIFT}}
\index{\_MSC\_STATUS\_ERASEABORTED\_SHIFT@{\_MSC\_STATUS\_ERASEABORTED\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_ERASEABORTED\_SHIFT}{\_MSC\_STATUS\_ERASEABORTED\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga30751549aae733b5c95319fbdddfbabf} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+SHIFT~5}

Shift value for MSC\+\_\+\+ERASEABORTED \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4aa9d67bc8d75908494f531a5b9bf5a5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_INVADDR\_DEFAULT@{\_MSC\_STATUS\_INVADDR\_DEFAULT}}
\index{\_MSC\_STATUS\_INVADDR\_DEFAULT@{\_MSC\_STATUS\_INVADDR\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_INVADDR\_DEFAULT}{\_MSC\_STATUS\_INVADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4aa9d67bc8d75908494f531a5b9bf5a5} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad74c4579651ae9c36ddb9a4affe81afe}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_INVADDR\_MASK@{\_MSC\_STATUS\_INVADDR\_MASK}}
\index{\_MSC\_STATUS\_INVADDR\_MASK@{\_MSC\_STATUS\_INVADDR\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_INVADDR\_MASK}{\_MSC\_STATUS\_INVADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad74c4579651ae9c36ddb9a4affe81afe} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+INVADDR \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a56df6fef565f66d90f390384984888}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_INVADDR\_SHIFT@{\_MSC\_STATUS\_INVADDR\_SHIFT}}
\index{\_MSC\_STATUS\_INVADDR\_SHIFT@{\_MSC\_STATUS\_INVADDR\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_INVADDR\_SHIFT}{\_MSC\_STATUS\_INVADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6a56df6fef565f66d90f390384984888} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+INVADDR \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga11a31b9a1fe3aaabb18fbc852de0a141}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_LOCKED\_DEFAULT@{\_MSC\_STATUS\_LOCKED\_DEFAULT}}
\index{\_MSC\_STATUS\_LOCKED\_DEFAULT@{\_MSC\_STATUS\_LOCKED\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_LOCKED\_DEFAULT}{\_MSC\_STATUS\_LOCKED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga11a31b9a1fe3aaabb18fbc852de0a141} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga15798a3aa8b3ca5d0c419f40f5ea59fe}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_LOCKED\_MASK@{\_MSC\_STATUS\_LOCKED\_MASK}}
\index{\_MSC\_STATUS\_LOCKED\_MASK@{\_MSC\_STATUS\_LOCKED\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_LOCKED\_MASK}{\_MSC\_STATUS\_LOCKED\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga15798a3aa8b3ca5d0c419f40f5ea59fe} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+LOCKED \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c3016405e5b1cbaf2877138bf177b1e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_LOCKED\_SHIFT@{\_MSC\_STATUS\_LOCKED\_SHIFT}}
\index{\_MSC\_STATUS\_LOCKED\_SHIFT@{\_MSC\_STATUS\_LOCKED\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_LOCKED\_SHIFT}{\_MSC\_STATUS\_LOCKED\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c3016405e5b1cbaf2877138bf177b1e} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+LOCKED \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacf073cba7e315ec95f7c654300f15065}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_MASK@{\_MSC\_STATUS\_MASK}}
\index{\_MSC\_STATUS\_MASK@{\_MSC\_STATUS\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_MASK}{\_MSC\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacf073cba7e315ec95f7c654300f15065} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+MASK~0x0000007\+FUL}

Mask for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8f68b991ec2c09d68d920dd6329c412c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_PCRUNNING\_DEFAULT@{\_MSC\_STATUS\_PCRUNNING\_DEFAULT}}
\index{\_MSC\_STATUS\_PCRUNNING\_DEFAULT@{\_MSC\_STATUS\_PCRUNNING\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_PCRUNNING\_DEFAULT}{\_MSC\_STATUS\_PCRUNNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8f68b991ec2c09d68d920dd6329c412c} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga21979eabf50d3a84848d5b46e24fbc95}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_PCRUNNING\_MASK@{\_MSC\_STATUS\_PCRUNNING\_MASK}}
\index{\_MSC\_STATUS\_PCRUNNING\_MASK@{\_MSC\_STATUS\_PCRUNNING\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_PCRUNNING\_MASK}{\_MSC\_STATUS\_PCRUNNING\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga21979eabf50d3a84848d5b46e24fbc95} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+MASK~0x40\+UL}

Bit mask for MSC\+\_\+\+PCRUNNING \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac01d5c78416c393f4f4f6bfc2240bb1b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_PCRUNNING\_SHIFT@{\_MSC\_STATUS\_PCRUNNING\_SHIFT}}
\index{\_MSC\_STATUS\_PCRUNNING\_SHIFT@{\_MSC\_STATUS\_PCRUNNING\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_PCRUNNING\_SHIFT}{\_MSC\_STATUS\_PCRUNNING\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac01d5c78416c393f4f4f6bfc2240bb1b} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+SHIFT~6}

Shift value for MSC\+\_\+\+PCRUNNING \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafec452e4035841ab35ac36c3fe44468c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_RESETVALUE@{\_MSC\_STATUS\_RESETVALUE}}
\index{\_MSC\_STATUS\_RESETVALUE@{\_MSC\_STATUS\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_RESETVALUE}{\_MSC\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafec452e4035841ab35ac36c3fe44468c} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000008\+UL}

Default value for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9325a3311644f64b07603983dde2f41f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WDATAREADY\_DEFAULT@{\_MSC\_STATUS\_WDATAREADY\_DEFAULT}}
\index{\_MSC\_STATUS\_WDATAREADY\_DEFAULT@{\_MSC\_STATUS\_WDATAREADY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WDATAREADY\_DEFAULT}{\_MSC\_STATUS\_WDATAREADY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9325a3311644f64b07603983dde2f41f} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f70cc4f41a0fc618a2240d817eb68b5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WDATAREADY\_MASK@{\_MSC\_STATUS\_WDATAREADY\_MASK}}
\index{\_MSC\_STATUS\_WDATAREADY\_MASK@{\_MSC\_STATUS\_WDATAREADY\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WDATAREADY\_MASK}{\_MSC\_STATUS\_WDATAREADY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f70cc4f41a0fc618a2240d817eb68b5} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+WDATAREADY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4453fcdd1e17de9031a903919aab2739}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WDATAREADY\_SHIFT@{\_MSC\_STATUS\_WDATAREADY\_SHIFT}}
\index{\_MSC\_STATUS\_WDATAREADY\_SHIFT@{\_MSC\_STATUS\_WDATAREADY\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WDATAREADY\_SHIFT}{\_MSC\_STATUS\_WDATAREADY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4453fcdd1e17de9031a903919aab2739} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+WDATAREADY \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga17e1236fa9204166491e284d9cf2f3c8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT@{\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}}
\index{\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT@{\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}{\_MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga17e1236fa9204166491e284d9cf2f3c8} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac9bc0a34265202cdee18f110197f2186}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WORDTIMEOUT\_MASK@{\_MSC\_STATUS\_WORDTIMEOUT\_MASK}}
\index{\_MSC\_STATUS\_WORDTIMEOUT\_MASK@{\_MSC\_STATUS\_WORDTIMEOUT\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WORDTIMEOUT\_MASK}{\_MSC\_STATUS\_WORDTIMEOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac9bc0a34265202cdee18f110197f2186} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+MASK~0x10\+UL}

Bit mask for MSC\+\_\+\+WORDTIMEOUT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga0a7d0ff6aab03dcb1656c3a5c95efce0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT@{\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT}}
\index{\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT@{\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT}{\_MSC\_STATUS\_WORDTIMEOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga0a7d0ff6aab03dcb1656c3a5c95efce0} 
\#define \+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+SHIFT~4}

Shift value for MSC\+\_\+\+WORDTIMEOUT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2cfd0cf4db770d243103bc81618dd115}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_BASE\_DEFAULT@{\_MSC\_TIMEBASE\_BASE\_DEFAULT}}
\index{\_MSC\_TIMEBASE\_BASE\_DEFAULT@{\_MSC\_TIMEBASE\_BASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_BASE\_DEFAULT}{\_MSC\_TIMEBASE\_BASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2cfd0cf4db770d243103bc81618dd115} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT~0x00000010\+UL}

Mode DEFAULT for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaac1baab692051f6bffcf6a45e32106e1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_BASE\_MASK@{\_MSC\_TIMEBASE\_BASE\_MASK}}
\index{\_MSC\_TIMEBASE\_BASE\_MASK@{\_MSC\_TIMEBASE\_BASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_BASE\_MASK}{\_MSC\_TIMEBASE\_BASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaac1baab692051f6bffcf6a45e32106e1} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+MASK~0x3\+FUL}

Bit mask for MSC\+\_\+\+BASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9154963d8fd53cab71f93e7a9db4d355}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_BASE\_SHIFT@{\_MSC\_TIMEBASE\_BASE\_SHIFT}}
\index{\_MSC\_TIMEBASE\_BASE\_SHIFT@{\_MSC\_TIMEBASE\_BASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_BASE\_SHIFT}{\_MSC\_TIMEBASE\_BASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9154963d8fd53cab71f93e7a9db4d355} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+BASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8de66fb1af8a07df680450af70d7a080}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_MASK@{\_MSC\_TIMEBASE\_MASK}}
\index{\_MSC\_TIMEBASE\_MASK@{\_MSC\_TIMEBASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_MASK}{\_MSC\_TIMEBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8de66fb1af8a07df680450af70d7a080} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+MASK~0x0001003\+FUL}

Mask for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab62f4c8ef55e1cabe00d53b066d83614}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_PERIOD\_1US@{\_MSC\_TIMEBASE\_PERIOD\_1US}}
\index{\_MSC\_TIMEBASE\_PERIOD\_1US@{\_MSC\_TIMEBASE\_PERIOD\_1US}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_PERIOD\_1US}{\_MSC\_TIMEBASE\_PERIOD\_1US}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab62f4c8ef55e1cabe00d53b066d83614} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US~0x00000000\+UL}

Mode 1US for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga15337342d19bad034d29870059b44a84}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_PERIOD\_5US@{\_MSC\_TIMEBASE\_PERIOD\_5US}}
\index{\_MSC\_TIMEBASE\_PERIOD\_5US@{\_MSC\_TIMEBASE\_PERIOD\_5US}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_PERIOD\_5US}{\_MSC\_TIMEBASE\_PERIOD\_5US}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga15337342d19bad034d29870059b44a84} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US~0x00000001\+UL}

Mode 5US for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3131f143ba29375204950a0202395c3b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_PERIOD\_DEFAULT@{\_MSC\_TIMEBASE\_PERIOD\_DEFAULT}}
\index{\_MSC\_TIMEBASE\_PERIOD\_DEFAULT@{\_MSC\_TIMEBASE\_PERIOD\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_PERIOD\_DEFAULT}{\_MSC\_TIMEBASE\_PERIOD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3131f143ba29375204950a0202395c3b} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3a821e3ecaba46c905ac3fb8a915358e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_PERIOD\_MASK@{\_MSC\_TIMEBASE\_PERIOD\_MASK}}
\index{\_MSC\_TIMEBASE\_PERIOD\_MASK@{\_MSC\_TIMEBASE\_PERIOD\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_PERIOD\_MASK}{\_MSC\_TIMEBASE\_PERIOD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3a821e3ecaba46c905ac3fb8a915358e} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+MASK~0x10000\+UL}

Bit mask for MSC\+\_\+\+PERIOD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga03d119cc5bf954081f74eb464f1c3568}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_PERIOD\_SHIFT@{\_MSC\_TIMEBASE\_PERIOD\_SHIFT}}
\index{\_MSC\_TIMEBASE\_PERIOD\_SHIFT@{\_MSC\_TIMEBASE\_PERIOD\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_PERIOD\_SHIFT}{\_MSC\_TIMEBASE\_PERIOD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga03d119cc5bf954081f74eb464f1c3568} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+SHIFT~16}

Shift value for MSC\+\_\+\+PERIOD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f6e5b5460c58606a9aeac1b9a3d3c3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_TIMEBASE\_RESETVALUE@{\_MSC\_TIMEBASE\_RESETVALUE}}
\index{\_MSC\_TIMEBASE\_RESETVALUE@{\_MSC\_TIMEBASE\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_TIMEBASE\_RESETVALUE}{\_MSC\_TIMEBASE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f6e5b5460c58606a9aeac1b9a3d3c3} 
\#define \+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+RESETVALUE~0x00000010\+UL}

Default value for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8767740d43e13e1355633a24894c47fc}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WDATA\_MASK@{\_MSC\_WDATA\_MASK}}
\index{\_MSC\_WDATA\_MASK@{\_MSC\_WDATA\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WDATA\_MASK}{\_MSC\_WDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8767740d43e13e1355633a24894c47fc} 
\#define \+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac9f48adb2d9c9d1958a73633f23bb0ce}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WDATA\_RESETVALUE@{\_MSC\_WDATA\_RESETVALUE}}
\index{\_MSC\_WDATA\_RESETVALUE@{\_MSC\_WDATA\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WDATA\_RESETVALUE}{\_MSC\_WDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac9f48adb2d9c9d1958a73633f23bb0ce} 
\#define \+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab1ad484ca32fb57e608ec5b781f657e3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WDATA\_WDATA\_DEFAULT@{\_MSC\_WDATA\_WDATA\_DEFAULT}}
\index{\_MSC\_WDATA\_WDATA\_DEFAULT@{\_MSC\_WDATA\_WDATA\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WDATA\_WDATA\_DEFAULT}{\_MSC\_WDATA\_WDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab1ad484ca32fb57e608ec5b781f657e3} 
\#define \+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafd1af7506b3c344aced5fcfec7061917}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WDATA\_WDATA\_MASK@{\_MSC\_WDATA\_WDATA\_MASK}}
\index{\_MSC\_WDATA\_WDATA\_MASK@{\_MSC\_WDATA\_WDATA\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WDATA\_WDATA\_MASK}{\_MSC\_WDATA\_WDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafd1af7506b3c344aced5fcfec7061917} 
\#define \+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7c62636c4cde2fe774bf27949ea87bf0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WDATA\_WDATA\_SHIFT@{\_MSC\_WDATA\_WDATA\_SHIFT}}
\index{\_MSC\_WDATA\_WDATA\_SHIFT@{\_MSC\_WDATA\_WDATA\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WDATA\_WDATA\_SHIFT}{\_MSC\_WDATA\_WDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7c62636c4cde2fe774bf27949ea87bf0} 
\#define \+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga448c7a9fc8edd178d3cafb3298491afd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT@{\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}}
\index{\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT@{\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}{\_MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga448c7a9fc8edd178d3cafb3298491afd} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f36314211a78c9bfe9b5ea5c4ab4c3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_CLEARWDATA\_MASK@{\_MSC\_WRITECMD\_CLEARWDATA\_MASK}}
\index{\_MSC\_WRITECMD\_CLEARWDATA\_MASK@{\_MSC\_WRITECMD\_CLEARWDATA\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_CLEARWDATA\_MASK}{\_MSC\_WRITECMD\_CLEARWDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f36314211a78c9bfe9b5ea5c4ab4c3} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+MASK~0x1000\+UL}

Bit mask for MSC\+\_\+\+CLEARWDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gada63a1408c2e89aa84fc2e57c9ac3fac}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT@{\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT}}
\index{\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT@{\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT}{\_MSC\_WRITECMD\_CLEARWDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gada63a1408c2e89aa84fc2e57c9ac3fac} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+SHIFT~12}

Shift value for MSC\+\_\+\+CLEARWDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bae06e7db90cb95b0d9d4de3f2dfac0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT@{\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT}}
\index{\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT@{\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT}{\_MSC\_WRITECMD\_ERASEABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bae06e7db90cb95b0d9d4de3f2dfac0} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b380c04cbd966b7e3345a022143972a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEABORT\_MASK@{\_MSC\_WRITECMD\_ERASEABORT\_MASK}}
\index{\_MSC\_WRITECMD\_ERASEABORT\_MASK@{\_MSC\_WRITECMD\_ERASEABORT\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEABORT\_MASK}{\_MSC\_WRITECMD\_ERASEABORT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b380c04cbd966b7e3345a022143972a} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+MASK~0x20\+UL}

Bit mask for MSC\+\_\+\+ERASEABORT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga48f074c7f2fa75eb8254f524134a166c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEABORT\_SHIFT@{\_MSC\_WRITECMD\_ERASEABORT\_SHIFT}}
\index{\_MSC\_WRITECMD\_ERASEABORT\_SHIFT@{\_MSC\_WRITECMD\_ERASEABORT\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEABORT\_SHIFT}{\_MSC\_WRITECMD\_ERASEABORT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga48f074c7f2fa75eb8254f524134a166c} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+SHIFT~5}

Shift value for MSC\+\_\+\+ERASEABORT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafa39af15376b5b77919bdc989044ad7c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT@{\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}}
\index{\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT@{\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}{\_MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafa39af15376b5b77919bdc989044ad7c} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2795cc4f6ff88ab0bd75c45a08952044}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN0\_MASK@{\_MSC\_WRITECMD\_ERASEMAIN0\_MASK}}
\index{\_MSC\_WRITECMD\_ERASEMAIN0\_MASK@{\_MSC\_WRITECMD\_ERASEMAIN0\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN0\_MASK}{\_MSC\_WRITECMD\_ERASEMAIN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2795cc4f6ff88ab0bd75c45a08952044} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+MASK~0x100\+UL}

Bit mask for MSC\+\_\+\+ERASEMAIN0 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gada7e28430482d2b60ede94f53ca3cfb5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT@{\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT}}
\index{\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT@{\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT}{\_MSC\_WRITECMD\_ERASEMAIN0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gada7e28430482d2b60ede94f53ca3cfb5} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+SHIFT~8}

Shift value for MSC\+\_\+\+ERASEMAIN0 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga10a62b40decd9788d54011b1353f4241}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT@{\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}}
\index{\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT@{\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}{\_MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga10a62b40decd9788d54011b1353f4241} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a8af6a17721bfb2ac68e84b9014a349}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN1\_MASK@{\_MSC\_WRITECMD\_ERASEMAIN1\_MASK}}
\index{\_MSC\_WRITECMD\_ERASEMAIN1\_MASK@{\_MSC\_WRITECMD\_ERASEMAIN1\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN1\_MASK}{\_MSC\_WRITECMD\_ERASEMAIN1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a8af6a17721bfb2ac68e84b9014a349} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+MASK~0x200\+UL}

Bit mask for MSC\+\_\+\+ERASEMAIN1 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaece7d84164b67e2bcb6542514cd909dc}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT@{\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT}}
\index{\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT@{\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT}{\_MSC\_WRITECMD\_ERASEMAIN1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaece7d84164b67e2bcb6542514cd909dc} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+SHIFT~9}

Shift value for MSC\+\_\+\+ERASEMAIN1 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae50651af0f9cf1607e8ae4712ebabb2f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT@{\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}}
\index{\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT@{\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}{\_MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae50651af0f9cf1607e8ae4712ebabb2f} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6835529dfee9e37442c30113571c6c0c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEPAGE\_MASK@{\_MSC\_WRITECMD\_ERASEPAGE\_MASK}}
\index{\_MSC\_WRITECMD\_ERASEPAGE\_MASK@{\_MSC\_WRITECMD\_ERASEPAGE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEPAGE\_MASK}{\_MSC\_WRITECMD\_ERASEPAGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6835529dfee9e37442c30113571c6c0c} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+ERASEPAGE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga81d05e9f9c512018c92cabc1959bf32f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT@{\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT}}
\index{\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT@{\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT}{\_MSC\_WRITECMD\_ERASEPAGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga81d05e9f9c512018c92cabc1959bf32f} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+ERASEPAGE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8e31289e1507798424087e6d1d7b5afe}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_LADDRIM\_DEFAULT@{\_MSC\_WRITECMD\_LADDRIM\_DEFAULT}}
\index{\_MSC\_WRITECMD\_LADDRIM\_DEFAULT@{\_MSC\_WRITECMD\_LADDRIM\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_LADDRIM\_DEFAULT}{\_MSC\_WRITECMD\_LADDRIM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8e31289e1507798424087e6d1d7b5afe} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8cfb5519e9a8662c66a1bf81da35e2f8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_LADDRIM\_MASK@{\_MSC\_WRITECMD\_LADDRIM\_MASK}}
\index{\_MSC\_WRITECMD\_LADDRIM\_MASK@{\_MSC\_WRITECMD\_LADDRIM\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_LADDRIM\_MASK}{\_MSC\_WRITECMD\_LADDRIM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8cfb5519e9a8662c66a1bf81da35e2f8} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+LADDRIM \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6de3d74cc0c083c8da7810a8b6d0ba8a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_LADDRIM\_SHIFT@{\_MSC\_WRITECMD\_LADDRIM\_SHIFT}}
\index{\_MSC\_WRITECMD\_LADDRIM\_SHIFT@{\_MSC\_WRITECMD\_LADDRIM\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_LADDRIM\_SHIFT}{\_MSC\_WRITECMD\_LADDRIM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6de3d74cc0c083c8da7810a8b6d0ba8a} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+LADDRIM \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab0e0ea35216d8412b360fdd4b1421a0a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_MASK@{\_MSC\_WRITECMD\_MASK}}
\index{\_MSC\_WRITECMD\_MASK@{\_MSC\_WRITECMD\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_MASK}{\_MSC\_WRITECMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab0e0ea35216d8412b360fdd4b1421a0a} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+MASK~0x0000133\+FUL}

Mask for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafee28ba7cf0667f1470319eaf387ae3d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_RESETVALUE@{\_MSC\_WRITECMD\_RESETVALUE}}
\index{\_MSC\_WRITECMD\_RESETVALUE@{\_MSC\_WRITECMD\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_RESETVALUE}{\_MSC\_WRITECMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafee28ba7cf0667f1470319eaf387ae3d} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga28d882919e1e2e355193b7fd2a456f6a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEEND\_DEFAULT@{\_MSC\_WRITECMD\_WRITEEND\_DEFAULT}}
\index{\_MSC\_WRITECMD\_WRITEEND\_DEFAULT@{\_MSC\_WRITECMD\_WRITEEND\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEEND\_DEFAULT}{\_MSC\_WRITECMD\_WRITEEND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga28d882919e1e2e355193b7fd2a456f6a} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga44d39c6f0939d3ed011d6ef326da09fa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEEND\_MASK@{\_MSC\_WRITECMD\_WRITEEND\_MASK}}
\index{\_MSC\_WRITECMD\_WRITEEND\_MASK@{\_MSC\_WRITECMD\_WRITEEND\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEEND\_MASK}{\_MSC\_WRITECMD\_WRITEEND\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga44d39c6f0939d3ed011d6ef326da09fa} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+WRITEEND \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c17b2b7da90d82385478ad447af11d5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEEND\_SHIFT@{\_MSC\_WRITECMD\_WRITEEND\_SHIFT}}
\index{\_MSC\_WRITECMD\_WRITEEND\_SHIFT@{\_MSC\_WRITECMD\_WRITEEND\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEEND\_SHIFT}{\_MSC\_WRITECMD\_WRITEEND\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1c17b2b7da90d82385478ad447af11d5} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+WRITEEND \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga76b711d4f24d30561c2cc9a56e285a86}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT@{\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT}}
\index{\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT@{\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT}{\_MSC\_WRITECMD\_WRITEONCE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga76b711d4f24d30561c2cc9a56e285a86} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f940156509de86b6da123c1381e61b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEONCE\_MASK@{\_MSC\_WRITECMD\_WRITEONCE\_MASK}}
\index{\_MSC\_WRITECMD\_WRITEONCE\_MASK@{\_MSC\_WRITECMD\_WRITEONCE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEONCE\_MASK}{\_MSC\_WRITECMD\_WRITEONCE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga45f940156509de86b6da123c1381e61b} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+WRITEONCE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7dc4e1ae0a5d111c283138bada17b783}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITEONCE\_SHIFT@{\_MSC\_WRITECMD\_WRITEONCE\_SHIFT}}
\index{\_MSC\_WRITECMD\_WRITEONCE\_SHIFT@{\_MSC\_WRITECMD\_WRITEONCE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITEONCE\_SHIFT}{\_MSC\_WRITECMD\_WRITEONCE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7dc4e1ae0a5d111c283138bada17b783} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+WRITEONCE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1578dee889eb7cf1f27d18c9141a5cd0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT@{\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT}}
\index{\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT@{\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT}{\_MSC\_WRITECMD\_WRITETRIG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1578dee889eb7cf1f27d18c9141a5cd0} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga922be698aeb2398bada8b750b38e3d8d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITETRIG\_MASK@{\_MSC\_WRITECMD\_WRITETRIG\_MASK}}
\index{\_MSC\_WRITECMD\_WRITETRIG\_MASK@{\_MSC\_WRITECMD\_WRITETRIG\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITETRIG\_MASK}{\_MSC\_WRITECMD\_WRITETRIG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga922be698aeb2398bada8b750b38e3d8d} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+MASK~0x10\+UL}

Bit mask for MSC\+\_\+\+WRITETRIG \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae781d569338bdfee9db7aed559855e2e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECMD\_WRITETRIG\_SHIFT@{\_MSC\_WRITECMD\_WRITETRIG\_SHIFT}}
\index{\_MSC\_WRITECMD\_WRITETRIG\_SHIFT@{\_MSC\_WRITECMD\_WRITETRIG\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECMD\_WRITETRIG\_SHIFT}{\_MSC\_WRITECMD\_WRITETRIG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae781d569338bdfee9db7aed559855e2e} 
\#define \+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+SHIFT~4}

Shift value for MSC\+\_\+\+WRITETRIG \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2acc276ccc046fa65967087c9e5ff53a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT@{\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT@{\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}{\_MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2acc276ccc046fa65967087c9e5ff53a} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga94916802215dcc314e1021fc2585126f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK@{\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK}}
\index{\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK@{\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK}{\_MSC\_WRITECTRL\_IRQERASEABORT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga94916802215dcc314e1021fc2585126f} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+MASK~0x2\+UL}

Bit mask for MSC\+\_\+\+IRQERASEABORT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga47ccc0f1a2d8541f22d58852791dfb44}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT@{\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT}}
\index{\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT@{\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT}{\_MSC\_WRITECTRL\_IRQERASEABORT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga47ccc0f1a2d8541f22d58852791dfb44} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+SHIFT~1}

Shift value for MSC\+\_\+\+IRQERASEABORT \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaaceb19f86b4b8733f93527b0995f49f3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPERASE\_DEFAULT@{\_MSC\_WRITECTRL\_LPERASE\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_LPERASE\_DEFAULT@{\_MSC\_WRITECTRL\_LPERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPERASE\_DEFAULT}{\_MSC\_WRITECTRL\_LPERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaaceb19f86b4b8733f93527b0995f49f3} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3e1aaf6100df9ff30bb7bb6b2a893434}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPERASE\_MASK@{\_MSC\_WRITECTRL\_LPERASE\_MASK}}
\index{\_MSC\_WRITECTRL\_LPERASE\_MASK@{\_MSC\_WRITECTRL\_LPERASE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPERASE\_MASK}{\_MSC\_WRITECTRL\_LPERASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3e1aaf6100df9ff30bb7bb6b2a893434} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+MASK~0x10\+UL}

Bit mask for MSC\+\_\+\+LPERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaaa807b2091ced408c3a3462dbb902355}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPERASE\_SHIFT@{\_MSC\_WRITECTRL\_LPERASE\_SHIFT}}
\index{\_MSC\_WRITECTRL\_LPERASE\_SHIFT@{\_MSC\_WRITECTRL\_LPERASE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPERASE\_SHIFT}{\_MSC\_WRITECTRL\_LPERASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaaa807b2091ced408c3a3462dbb902355} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+SHIFT~4}

Shift value for MSC\+\_\+\+LPERASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaeee4100f891eda5013ea4c8a0054af22}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT@{\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT@{\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT}{\_MSC\_WRITECTRL\_LPWRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaeee4100f891eda5013ea4c8a0054af22} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5cf79f1d55efdced32cf13101857e1af}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPWRITE\_MASK@{\_MSC\_WRITECTRL\_LPWRITE\_MASK}}
\index{\_MSC\_WRITECTRL\_LPWRITE\_MASK@{\_MSC\_WRITECTRL\_LPWRITE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPWRITE\_MASK}{\_MSC\_WRITECTRL\_LPWRITE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5cf79f1d55efdced32cf13101857e1af} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+MASK~0x8\+UL}

Bit mask for MSC\+\_\+\+LPWRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga779d73bb6ceaf15047a3cb16a0e661a1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_LPWRITE\_SHIFT@{\_MSC\_WRITECTRL\_LPWRITE\_SHIFT}}
\index{\_MSC\_WRITECTRL\_LPWRITE\_SHIFT@{\_MSC\_WRITECTRL\_LPWRITE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_LPWRITE\_SHIFT}{\_MSC\_WRITECTRL\_LPWRITE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga779d73bb6ceaf15047a3cb16a0e661a1} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+SHIFT~3}

Shift value for MSC\+\_\+\+LPWRITE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga787cee63511bae4042d8662bff837c03}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_MASK@{\_MSC\_WRITECTRL\_MASK}}
\index{\_MSC\_WRITECTRL\_MASK@{\_MSC\_WRITECTRL\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_MASK}{\_MSC\_WRITECTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga787cee63511bae4042d8662bff837c03} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+MASK~0x0000003\+FUL}

Mask for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa6a0e8e1e2b51aec93a9e3da7790f4dd}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_RESETVALUE@{\_MSC\_WRITECTRL\_RESETVALUE}}
\index{\_MSC\_WRITECTRL\_RESETVALUE@{\_MSC\_WRITECTRL\_RESETVALUE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_RESETVALUE}{\_MSC\_WRITECTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa6a0e8e1e2b51aec93a9e3da7790f4dd} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga759d566bc1fcbf878daec8f0673d9f69}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_RWWEN\_DEFAULT@{\_MSC\_WRITECTRL\_RWWEN\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_RWWEN\_DEFAULT@{\_MSC\_WRITECTRL\_RWWEN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_RWWEN\_DEFAULT}{\_MSC\_WRITECTRL\_RWWEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga759d566bc1fcbf878daec8f0673d9f69} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga735d0ba9fb1307bfc435979f64e087ef}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_RWWEN\_MASK@{\_MSC\_WRITECTRL\_RWWEN\_MASK}}
\index{\_MSC\_WRITECTRL\_RWWEN\_MASK@{\_MSC\_WRITECTRL\_RWWEN\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_RWWEN\_MASK}{\_MSC\_WRITECTRL\_RWWEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga735d0ba9fb1307bfc435979f64e087ef} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+MASK~0x20\+UL}

Bit mask for MSC\+\_\+\+RWWEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga733e129f7c062048262382eff83fc4f2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_RWWEN\_SHIFT@{\_MSC\_WRITECTRL\_RWWEN\_SHIFT}}
\index{\_MSC\_WRITECTRL\_RWWEN\_SHIFT@{\_MSC\_WRITECTRL\_RWWEN\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_RWWEN\_SHIFT}{\_MSC\_WRITECTRL\_RWWEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga733e129f7c062048262382eff83fc4f2} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+SHIFT~5}

Shift value for MSC\+\_\+\+RWWEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga493320f301f24d4ad6f5ba0acdecc512}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT@{\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT@{\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}{\_MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga493320f301f24d4ad6f5ba0acdecc512} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa9c2ea569769d07fe9ba35394adbf1df}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WDOUBLE\_MASK@{\_MSC\_WRITECTRL\_WDOUBLE\_MASK}}
\index{\_MSC\_WRITECTRL\_WDOUBLE\_MASK@{\_MSC\_WRITECTRL\_WDOUBLE\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WDOUBLE\_MASK}{\_MSC\_WRITECTRL\_WDOUBLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa9c2ea569769d07fe9ba35394adbf1df} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+MASK~0x4\+UL}

Bit mask for MSC\+\_\+\+WDOUBLE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2aef074c786737e15af0a542f83c3169}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT@{\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT}}
\index{\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT@{\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT}{\_MSC\_WRITECTRL\_WDOUBLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2aef074c786737e15af0a542f83c3169} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+SHIFT~2}

Shift value for MSC\+\_\+\+WDOUBLE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf809f44b19fe559b48a9d2c412689b3b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WREN\_DEFAULT@{\_MSC\_WRITECTRL\_WREN\_DEFAULT}}
\index{\_MSC\_WRITECTRL\_WREN\_DEFAULT@{\_MSC\_WRITECTRL\_WREN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WREN\_DEFAULT}{\_MSC\_WRITECTRL\_WREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf809f44b19fe559b48a9d2c412689b3b} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c5149b469b3129cd31b577c6ef1e9c7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WREN\_MASK@{\_MSC\_WRITECTRL\_WREN\_MASK}}
\index{\_MSC\_WRITECTRL\_WREN\_MASK@{\_MSC\_WRITECTRL\_WREN\_MASK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WREN\_MASK}{\_MSC\_WRITECTRL\_WREN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c5149b469b3129cd31b577c6ef1e9c7} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+MASK~0x1\+UL}

Bit mask for MSC\+\_\+\+WREN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4fcc960a8268a94f110533ac4e91354e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!\_MSC\_WRITECTRL\_WREN\_SHIFT@{\_MSC\_WRITECTRL\_WREN\_SHIFT}}
\index{\_MSC\_WRITECTRL\_WREN\_SHIFT@{\_MSC\_WRITECTRL\_WREN\_SHIFT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_MSC\_WRITECTRL\_WREN\_SHIFT}{\_MSC\_WRITECTRL\_WREN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4fcc960a8268a94f110533ac4e91354e} 
\#define \+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+SHIFT~0}

Shift value for MSC\+\_\+\+WREN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1304b7f33be354a5bd8858f96af98ed6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_ADDRB\_ADDRB\_DEFAULT@{MSC\_ADDRB\_ADDRB\_DEFAULT}}
\index{MSC\_ADDRB\_ADDRB\_DEFAULT@{MSC\_ADDRB\_ADDRB\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_ADDRB\_ADDRB\_DEFAULT}{MSC\_ADDRB\_ADDRB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1304b7f33be354a5bd8858f96af98ed6} 
\#define MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga273c63b19013ef1aafb65037b437236c}{\+\_\+\+MSC\+\_\+\+ADDRB\+\_\+\+ADDRB\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+ADDRB \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadfec8a8ec2bb38f4f19cdc1f3adcc7e4}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CACHEHITS\_CACHEHITS\_DEFAULT@{MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}}
\index{MSC\_CACHEHITS\_CACHEHITS\_DEFAULT@{MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}{MSC\_CACHEHITS\_CACHEHITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadfec8a8ec2bb38f4f19cdc1f3adcc7e4} 
\#define MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1ac944de0e37b6c7a35c730a37ba897}{\+\_\+\+MSC\+\_\+\+CACHEHITS\+\_\+\+CACHEHITS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+CACHEHITS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf73783e65132ccba4231eafdfd9554d1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT@{MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}}
\index{MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT@{MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}{MSC\_CACHEMISSES\_CACHEMISSES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf73783e65132ccba4231eafdfd9554d1} 
\#define MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab227168dedbbbe908a76f5624baf2976}{\+\_\+\+MSC\+\_\+\+CACHEMISSES\+\_\+\+CACHEMISSES\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+CACHEMISSES \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4601bad2414609f65fb9f0c8dc46dc34}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_INVCACHE@{MSC\_CMD\_INVCACHE}}
\index{MSC\_CMD\_INVCACHE@{MSC\_CMD\_INVCACHE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_INVCACHE}{MSC\_CMD\_INVCACHE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4601bad2414609f65fb9f0c8dc46dc34} 
\#define MSC\+\_\+\+CMD\+\_\+\+INVCACHE~(0x1\+UL $<$$<$ 0)}

Invalidate Instruction Cache \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1feb26a340435659b15b4beecdfe2ff2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_INVCACHE\_DEFAULT@{MSC\_CMD\_INVCACHE\_DEFAULT}}
\index{MSC\_CMD\_INVCACHE\_DEFAULT@{MSC\_CMD\_INVCACHE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_INVCACHE\_DEFAULT}{MSC\_CMD\_INVCACHE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1feb26a340435659b15b4beecdfe2ff2} 
\#define MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab0285969cc357be86e46b5d345d3960c}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+INVCACHE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadddc83d27039fbc09e6f89f61b4719d6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_STARTPC@{MSC\_CMD\_STARTPC}}
\index{MSC\_CMD\_STARTPC@{MSC\_CMD\_STARTPC}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_STARTPC}{MSC\_CMD\_STARTPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadddc83d27039fbc09e6f89f61b4719d6} 
\#define MSC\+\_\+\+CMD\+\_\+\+STARTPC~(0x1\+UL $<$$<$ 1)}

Start Performance Counters \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga552270e18aad8d6ab52c0bdbd2af6472}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_STARTPC\_DEFAULT@{MSC\_CMD\_STARTPC\_DEFAULT}}
\index{MSC\_CMD\_STARTPC\_DEFAULT@{MSC\_CMD\_STARTPC\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_STARTPC\_DEFAULT}{MSC\_CMD\_STARTPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga552270e18aad8d6ab52c0bdbd2af6472} 
\#define MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac3b776557f4add6b2a440d38cf450d51}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STARTPC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac562c4f999da60b2b9e8c81b51d0e53e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_STOPPC@{MSC\_CMD\_STOPPC}}
\index{MSC\_CMD\_STOPPC@{MSC\_CMD\_STOPPC}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_STOPPC}{MSC\_CMD\_STOPPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac562c4f999da60b2b9e8c81b51d0e53e} 
\#define MSC\+\_\+\+CMD\+\_\+\+STOPPC~(0x1\+UL $<$$<$ 2)}

Stop Performance Counters \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae4f1a9dc80b8f44228e5bee89602fbaa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CMD\_STOPPC\_DEFAULT@{MSC\_CMD\_STOPPC\_DEFAULT}}
\index{MSC\_CMD\_STOPPC\_DEFAULT@{MSC\_CMD\_STOPPC\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CMD\_STOPPC\_DEFAULT}{MSC\_CMD\_STOPPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae4f1a9dc80b8f44228e5bee89602fbaa} 
\#define MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga14af5d8151c937222695f166db83eccd}{\+\_\+\+MSC\+\_\+\+CMD\+\_\+\+STOPPC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga028a0019ba676a8d089c9b984e59aa3f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CTRL\_BUSFAULT@{MSC\_CTRL\_BUSFAULT}}
\index{MSC\_CTRL\_BUSFAULT@{MSC\_CTRL\_BUSFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CTRL\_BUSFAULT}{MSC\_CTRL\_BUSFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga028a0019ba676a8d089c9b984e59aa3f} 
\#define MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT~(0x1\+UL $<$$<$ 0)}

Bus Fault Response Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga244ee0151f8b0c2f8e40d9d8fd77a934}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CTRL\_BUSFAULT\_DEFAULT@{MSC\_CTRL\_BUSFAULT\_DEFAULT}}
\index{MSC\_CTRL\_BUSFAULT\_DEFAULT@{MSC\_CTRL\_BUSFAULT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CTRL\_BUSFAULT\_DEFAULT}{MSC\_CTRL\_BUSFAULT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga244ee0151f8b0c2f8e40d9d8fd77a934} 
\#define MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac112dd6e258f261bc6519817711c1811}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dec0016b365219099a25bcb6f5d6372}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CTRL\_BUSFAULT\_GENERATE@{MSC\_CTRL\_BUSFAULT\_GENERATE}}
\index{MSC\_CTRL\_BUSFAULT\_GENERATE@{MSC\_CTRL\_BUSFAULT\_GENERATE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CTRL\_BUSFAULT\_GENERATE}{MSC\_CTRL\_BUSFAULT\_GENERATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6dec0016b365219099a25bcb6f5d6372} 
\#define MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa9d68a385fbf18f790516b73e7e4ae6}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+GENERATE}} $<$$<$ 0)}

Shifted mode GENERATE for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a31a7b95cb91560926acc473cfe3c28}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_CTRL\_BUSFAULT\_IGNORE@{MSC\_CTRL\_BUSFAULT\_IGNORE}}
\index{MSC\_CTRL\_BUSFAULT\_IGNORE@{MSC\_CTRL\_BUSFAULT\_IGNORE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_CTRL\_BUSFAULT\_IGNORE}{MSC\_CTRL\_BUSFAULT\_IGNORE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a31a7b95cb91560926acc473cfe3c28} 
\#define MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga70bb06e12a76f811803f31a5bbb9b27b}{\+\_\+\+MSC\+\_\+\+CTRL\+\_\+\+BUSFAULT\+\_\+\+IGNORE}} $<$$<$ 0)}

Shifted mode IGNORE for MSC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga0bf32059b849b9740889f27ac99f1ad1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_CHOF@{MSC\_IEN\_CHOF}}
\index{MSC\_IEN\_CHOF@{MSC\_IEN\_CHOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_CHOF}{MSC\_IEN\_CHOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga0bf32059b849b9740889f27ac99f1ad1} 
\#define MSC\+\_\+\+IEN\+\_\+\+CHOF~(0x1\+UL $<$$<$ 2)}

Cache Hits Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5e1a019646cb116e1f53bce3980cea01}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_CHOF\_DEFAULT@{MSC\_IEN\_CHOF\_DEFAULT}}
\index{MSC\_IEN\_CHOF\_DEFAULT@{MSC\_IEN\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_CHOF\_DEFAULT}{MSC\_IEN\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5e1a019646cb116e1f53bce3980cea01} 
\#define MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gadd9f591e640cb244f938922ce62eb112}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga436f790f333674532adef2cda65e9d8f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_CMOF@{MSC\_IEN\_CMOF}}
\index{MSC\_IEN\_CMOF@{MSC\_IEN\_CMOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_CMOF}{MSC\_IEN\_CMOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga436f790f333674532adef2cda65e9d8f} 
\#define MSC\+\_\+\+IEN\+\_\+\+CMOF~(0x1\+UL $<$$<$ 3)}

Cache Misses Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaac03abc195c59574a9a46ca73923178a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_CMOF\_DEFAULT@{MSC\_IEN\_CMOF\_DEFAULT}}
\index{MSC\_IEN\_CMOF\_DEFAULT@{MSC\_IEN\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_CMOF\_DEFAULT}{MSC\_IEN\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaac03abc195c59574a9a46ca73923178a} 
\#define MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaad435cdc08d067f2bf86348153d58106}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7faf911a282baa1ee740114aad74b2d9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_ERASE@{MSC\_IEN\_ERASE}}
\index{MSC\_IEN\_ERASE@{MSC\_IEN\_ERASE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_ERASE}{MSC\_IEN\_ERASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7faf911a282baa1ee740114aad74b2d9} 
\#define MSC\+\_\+\+IEN\+\_\+\+ERASE~(0x1\+UL $<$$<$ 0)}

Erase Done Interrupt Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadc14964b9d768465e1a9c83757904362}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_ERASE\_DEFAULT@{MSC\_IEN\_ERASE\_DEFAULT}}
\index{MSC\_IEN\_ERASE\_DEFAULT@{MSC\_IEN\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_ERASE\_DEFAULT}{MSC\_IEN\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadc14964b9d768465e1a9c83757904362} 
\#define MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga92f5b4997c69abdc53d311a382429e1d}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga594166f04fa32337e7aadd27fbc3e618}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_WRITE@{MSC\_IEN\_WRITE}}
\index{MSC\_IEN\_WRITE@{MSC\_IEN\_WRITE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_WRITE}{MSC\_IEN\_WRITE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga594166f04fa32337e7aadd27fbc3e618} 
\#define MSC\+\_\+\+IEN\+\_\+\+WRITE~(0x1\+UL $<$$<$ 1)}

Write Done Interrupt Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2db92f8e68feb1915aea12b9b3453d4c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IEN\_WRITE\_DEFAULT@{MSC\_IEN\_WRITE\_DEFAULT}}
\index{MSC\_IEN\_WRITE\_DEFAULT@{MSC\_IEN\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IEN\_WRITE\_DEFAULT}{MSC\_IEN\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2db92f8e68feb1915aea12b9b3453d4c} 
\#define MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga47c48d8ea488b71ef0170e176a8b43e6}{\+\_\+\+MSC\+\_\+\+IEN\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaefcee8d8ff92f3f21a15a67a4a710d36}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_CHOF@{MSC\_IF\_CHOF}}
\index{MSC\_IF\_CHOF@{MSC\_IF\_CHOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_CHOF}{MSC\_IF\_CHOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaefcee8d8ff92f3f21a15a67a4a710d36} 
\#define MSC\+\_\+\+IF\+\_\+\+CHOF~(0x1\+UL $<$$<$ 2)}

Cache Hits Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e2c70d425b419f9612c32c1b7731e41}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_CHOF\_DEFAULT@{MSC\_IF\_CHOF\_DEFAULT}}
\index{MSC\_IF\_CHOF\_DEFAULT@{MSC\_IF\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_CHOF\_DEFAULT}{MSC\_IF\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e2c70d425b419f9612c32c1b7731e41} 
\#define MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8efd9c0bed49bc10d786bb9d8bf2d6a8}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4399b8db70c4bc730a0117393653f97e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_CMOF@{MSC\_IF\_CMOF}}
\index{MSC\_IF\_CMOF@{MSC\_IF\_CMOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_CMOF}{MSC\_IF\_CMOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4399b8db70c4bc730a0117393653f97e} 
\#define MSC\+\_\+\+IF\+\_\+\+CMOF~(0x1\+UL $<$$<$ 3)}

Cache Misses Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga248d422dad8194a717b2dc6be62a445c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_CMOF\_DEFAULT@{MSC\_IF\_CMOF\_DEFAULT}}
\index{MSC\_IF\_CMOF\_DEFAULT@{MSC\_IF\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_CMOF\_DEFAULT}{MSC\_IF\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga248d422dad8194a717b2dc6be62a445c} 
\#define MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga59d4dfad01538cc387c2ab286a58dc7c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e40cfe0aac4a426c8d3e77e80f7c7c0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_ERASE@{MSC\_IF\_ERASE}}
\index{MSC\_IF\_ERASE@{MSC\_IF\_ERASE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_ERASE}{MSC\_IF\_ERASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e40cfe0aac4a426c8d3e77e80f7c7c0} 
\#define MSC\+\_\+\+IF\+\_\+\+ERASE~(0x1\+UL $<$$<$ 0)}

Erase Done Interrupt Read Flag \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa009b46818eb5241182457b55701ab68}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_ERASE\_DEFAULT@{MSC\_IF\_ERASE\_DEFAULT}}
\index{MSC\_IF\_ERASE\_DEFAULT@{MSC\_IF\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_ERASE\_DEFAULT}{MSC\_IF\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa009b46818eb5241182457b55701ab68} 
\#define MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d015157fb9ed85a4d263e1c78b9bbd5}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga227896911a07d4de1b00905ece6d4841}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_WRITE@{MSC\_IF\_WRITE}}
\index{MSC\_IF\_WRITE@{MSC\_IF\_WRITE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_WRITE}{MSC\_IF\_WRITE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga227896911a07d4de1b00905ece6d4841} 
\#define MSC\+\_\+\+IF\+\_\+\+WRITE~(0x1\+UL $<$$<$ 1)}

Write Done Interrupt Read Flag \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafc7da0685bb5b43e4b72a485ace2fc9a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IF\_WRITE\_DEFAULT@{MSC\_IF\_WRITE\_DEFAULT}}
\index{MSC\_IF\_WRITE\_DEFAULT@{MSC\_IF\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IF\_WRITE\_DEFAULT}{MSC\_IF\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafc7da0685bb5b43e4b72a485ace2fc9a} 
\#define MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga23d6a0e5d776df6a949790665678474c}{\+\_\+\+MSC\+\_\+\+IF\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae35db966a2077ff2d5dcf25bda68273b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_CHOF@{MSC\_IFC\_CHOF}}
\index{MSC\_IFC\_CHOF@{MSC\_IFC\_CHOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_CHOF}{MSC\_IFC\_CHOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae35db966a2077ff2d5dcf25bda68273b} 
\#define MSC\+\_\+\+IFC\+\_\+\+CHOF~(0x1\+UL $<$$<$ 2)}

Cache Hits Overflow Interrupt Clear \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa857fdfc9ed5658ef1ad277cb7c56e93}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_CHOF\_DEFAULT@{MSC\_IFC\_CHOF\_DEFAULT}}
\index{MSC\_IFC\_CHOF\_DEFAULT@{MSC\_IFC\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_CHOF\_DEFAULT}{MSC\_IFC\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa857fdfc9ed5658ef1ad277cb7c56e93} 
\#define MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gacfea13ffbb431501721f0824edcce71b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae2eb36592ef776bf3878dd7506a3bb0b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_CMOF@{MSC\_IFC\_CMOF}}
\index{MSC\_IFC\_CMOF@{MSC\_IFC\_CMOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_CMOF}{MSC\_IFC\_CMOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae2eb36592ef776bf3878dd7506a3bb0b} 
\#define MSC\+\_\+\+IFC\+\_\+\+CMOF~(0x1\+UL $<$$<$ 3)}

Cache Misses Overflow Interrupt Clear \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga72bc6f035f5bd3b0452fd510caa02d65}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_CMOF\_DEFAULT@{MSC\_IFC\_CMOF\_DEFAULT}}
\index{MSC\_IFC\_CMOF\_DEFAULT@{MSC\_IFC\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_CMOF\_DEFAULT}{MSC\_IFC\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga72bc6f035f5bd3b0452fd510caa02d65} 
\#define MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a80fa69b1b41d908336b298b83bc52f}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga396a602616441f2b903cf794502f66d8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_ERASE@{MSC\_IFC\_ERASE}}
\index{MSC\_IFC\_ERASE@{MSC\_IFC\_ERASE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_ERASE}{MSC\_IFC\_ERASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga396a602616441f2b903cf794502f66d8} 
\#define MSC\+\_\+\+IFC\+\_\+\+ERASE~(0x1\+UL $<$$<$ 0)}

Erase Done Interrupt Clear \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a48e530be25816f117371190f430da9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_ERASE\_DEFAULT@{MSC\_IFC\_ERASE\_DEFAULT}}
\index{MSC\_IFC\_ERASE\_DEFAULT@{MSC\_IFC\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_ERASE\_DEFAULT}{MSC\_IFC\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4a48e530be25816f117371190f430da9} 
\#define MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4ddd3facb076b2fd5a20cf74d5d2203b}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga286b8de09db4f246eeb36d398002550b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_WRITE@{MSC\_IFC\_WRITE}}
\index{MSC\_IFC\_WRITE@{MSC\_IFC\_WRITE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_WRITE}{MSC\_IFC\_WRITE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga286b8de09db4f246eeb36d398002550b} 
\#define MSC\+\_\+\+IFC\+\_\+\+WRITE~(0x1\+UL $<$$<$ 1)}

Write Done Interrupt Clear \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d8478adc4a0e5bae42a4b6cca63249}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFC\_WRITE\_DEFAULT@{MSC\_IFC\_WRITE\_DEFAULT}}
\index{MSC\_IFC\_WRITE\_DEFAULT@{MSC\_IFC\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFC\_WRITE\_DEFAULT}{MSC\_IFC\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d8478adc4a0e5bae42a4b6cca63249} 
\#define MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga727c1fab61220e84b864a421a95c9178}{\+\_\+\+MSC\+\_\+\+IFC\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gabb58566cfccbd0f8941fdc6fef3922d6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_CHOF@{MSC\_IFS\_CHOF}}
\index{MSC\_IFS\_CHOF@{MSC\_IFS\_CHOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_CHOF}{MSC\_IFS\_CHOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gabb58566cfccbd0f8941fdc6fef3922d6} 
\#define MSC\+\_\+\+IFS\+\_\+\+CHOF~(0x1\+UL $<$$<$ 2)}

Cache Hits Overflow Interrupt Set \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaed41ccb844e259f666dd7edc5bd78a32}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_CHOF\_DEFAULT@{MSC\_IFS\_CHOF\_DEFAULT}}
\index{MSC\_IFS\_CHOF\_DEFAULT@{MSC\_IFS\_CHOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_CHOF\_DEFAULT}{MSC\_IFS\_CHOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaed41ccb844e259f666dd7edc5bd78a32} 
\#define MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafe27e4caae043939cfbd64960092ee5e}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CHOF\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf93bb0de40cacc9bb6dd6f6c27c08590}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_CMOF@{MSC\_IFS\_CMOF}}
\index{MSC\_IFS\_CMOF@{MSC\_IFS\_CMOF}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_CMOF}{MSC\_IFS\_CMOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf93bb0de40cacc9bb6dd6f6c27c08590} 
\#define MSC\+\_\+\+IFS\+\_\+\+CMOF~(0x1\+UL $<$$<$ 3)}

Cache Misses Overflow Interrupt Set \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf6479c99efdf45eb090d4818370e178e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_CMOF\_DEFAULT@{MSC\_IFS\_CMOF\_DEFAULT}}
\index{MSC\_IFS\_CMOF\_DEFAULT@{MSC\_IFS\_CMOF\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_CMOF\_DEFAULT}{MSC\_IFS\_CMOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf6479c99efdf45eb090d4818370e178e} 
\#define MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab6ea3797dfd3ac66d2ed7d0d584270ba}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+CMOF\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a04606ab30a9164c5c5e5d91370a404}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_ERASE@{MSC\_IFS\_ERASE}}
\index{MSC\_IFS\_ERASE@{MSC\_IFS\_ERASE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_ERASE}{MSC\_IFS\_ERASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5a04606ab30a9164c5c5e5d91370a404} 
\#define MSC\+\_\+\+IFS\+\_\+\+ERASE~(0x1\+UL $<$$<$ 0)}

Erase Done Interrupt Set \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga09ffbfe8ed4fb6db81937c34d82907c1}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_ERASE\_DEFAULT@{MSC\_IFS\_ERASE\_DEFAULT}}
\index{MSC\_IFS\_ERASE\_DEFAULT@{MSC\_IFS\_ERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_ERASE\_DEFAULT}{MSC\_IFS\_ERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga09ffbfe8ed4fb6db81937c34d82907c1} 
\#define MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga18a4a506d3ab9badb221ec87f633d8b9}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+ERASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9105f845d70b5dd22a3e326ee795ef33}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_WRITE@{MSC\_IFS\_WRITE}}
\index{MSC\_IFS\_WRITE@{MSC\_IFS\_WRITE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_WRITE}{MSC\_IFS\_WRITE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9105f845d70b5dd22a3e326ee795ef33} 
\#define MSC\+\_\+\+IFS\+\_\+\+WRITE~(0x1\+UL $<$$<$ 1)}

Write Done Interrupt Set \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab33947422d5995c3bd7b2b73939e2928}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_IFS\_WRITE\_DEFAULT@{MSC\_IFS\_WRITE\_DEFAULT}}
\index{MSC\_IFS\_WRITE\_DEFAULT@{MSC\_IFS\_WRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_IFS\_WRITE\_DEFAULT}{MSC\_IFS\_WRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab33947422d5995c3bd7b2b73939e2928} 
\#define MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaf83142d654ff82796a96e4ccc692759}{\+\_\+\+MSC\+\_\+\+IFS\+\_\+\+WRITE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac81211ba53c6070d7e69ff2831c90b45}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_LOCK\_LOCKKEY\_DEFAULT@{MSC\_LOCK\_LOCKKEY\_DEFAULT}}
\index{MSC\_LOCK\_LOCKKEY\_DEFAULT@{MSC\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_LOCK\_LOCKKEY\_DEFAULT}{MSC\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac81211ba53c6070d7e69ff2831c90b45} 
\#define MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga683026552ab0536d67b00ffe07b362ba}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d3000be8028cfaf88570405fe1158fa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_LOCK\_LOCKKEY\_LOCK@{MSC\_LOCK\_LOCKKEY\_LOCK}}
\index{MSC\_LOCK\_LOCKKEY\_LOCK@{MSC\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_LOCK\_LOCKKEY\_LOCK}{MSC\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d3000be8028cfaf88570405fe1158fa} 
\#define MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga40a21f2ee4abfe57febc52688eb7f9c7}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)}

Shifted mode LOCK for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf0f7b64441c27289ecf8f16b2a6c950f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_LOCK\_LOCKKEY\_LOCKED@{MSC\_LOCK\_LOCKKEY\_LOCKED}}
\index{MSC\_LOCK\_LOCKKEY\_LOCKED@{MSC\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_LOCK\_LOCKKEY\_LOCKED}{MSC\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf0f7b64441c27289ecf8f16b2a6c950f} 
\#define MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4c7bdda1b16ba4c602ebc2936d18ab7f}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)}

Shifted mode LOCKED for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga253ac6ead3e4cffc538dd251fa424061}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_LOCK\_LOCKKEY\_UNLOCK@{MSC\_LOCK\_LOCKKEY\_UNLOCK}}
\index{MSC\_LOCK\_LOCKKEY\_UNLOCK@{MSC\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_LOCK\_LOCKKEY\_UNLOCK}{MSC\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga253ac6ead3e4cffc538dd251fa424061} 
\#define MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ed7aba4e17fc597328ece2a7c1fd458}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)}

Shifted mode UNLOCK for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga0fe471b3b657d781532ced5f6f5881d0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_LOCK\_LOCKKEY\_UNLOCKED@{MSC\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{MSC\_LOCK\_LOCKKEY\_UNLOCKED@{MSC\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_LOCK\_LOCKKEY\_UNLOCKED}{MSC\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga0fe471b3b657d781532ced5f6f5881d0} 
\#define MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga62c853df509ea076848a5b97d376c9b9}{\+\_\+\+MSC\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)}

Shifted mode UNLOCKED for MSC\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f27cb3bc6a9f6a046a4450261f5734}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_MASSLOCK\_LOCKKEY\_DEFAULT@{MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}}
\index{MSC\_MASSLOCK\_LOCKKEY\_DEFAULT@{MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}{MSC\_MASSLOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga76f27cb3bc6a9f6a046a4450261f5734} 
\#define MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab2e9b106a062a2aa328ceda3c537a95d}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f266b8079d86bc9e48cd0d94bd78ded}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_MASSLOCK\_LOCKKEY\_LOCK@{MSC\_MASSLOCK\_LOCKKEY\_LOCK}}
\index{MSC\_MASSLOCK\_LOCKKEY\_LOCK@{MSC\_MASSLOCK\_LOCKKEY\_LOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_MASSLOCK\_LOCKKEY\_LOCK}{MSC\_MASSLOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f266b8079d86bc9e48cd0d94bd78ded} 
\#define MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga39715172236b944dbf0ad7dd42531141}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)}

Shifted mode LOCK for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa8f44c810f6cdd0c375916d7bf0b8cd6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_MASSLOCK\_LOCKKEY\_LOCKED@{MSC\_MASSLOCK\_LOCKKEY\_LOCKED}}
\index{MSC\_MASSLOCK\_LOCKKEY\_LOCKED@{MSC\_MASSLOCK\_LOCKKEY\_LOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_MASSLOCK\_LOCKKEY\_LOCKED}{MSC\_MASSLOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa8f44c810f6cdd0c375916d7bf0b8cd6} 
\#define MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga628885fa78f16bdab3b481f05f369e95}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)}

Shifted mode LOCKED for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3d8e50e1ea3ca300191eb50259ea67c9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_MASSLOCK\_LOCKKEY\_UNLOCK@{MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}}
\index{MSC\_MASSLOCK\_LOCKKEY\_UNLOCK@{MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}{MSC\_MASSLOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3d8e50e1ea3ca300191eb50259ea67c9} 
\#define MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga42696a172e32dfa1f96df223f073f5aa}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)}

Shifted mode UNLOCK for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga02b992c8339e247d6c1f108710498857}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED@{MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}}
\index{MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED@{MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}{MSC\_MASSLOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga02b992c8339e247d6c1f108710498857} 
\#define MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga891a351d56f0ac18758c1c6cefa00307}{\+\_\+\+MSC\+\_\+\+MASSLOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)}

Shifted mode UNLOCKED for MSC\+\_\+\+MASSLOCK \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ee45f70f3c442dfbc1d59c0ea99b24e}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_AIDIS@{MSC\_READCTRL\_AIDIS}}
\index{MSC\_READCTRL\_AIDIS@{MSC\_READCTRL\_AIDIS}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_AIDIS}{MSC\_READCTRL\_AIDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ee45f70f3c442dfbc1d59c0ea99b24e} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+AIDIS~(0x1\+UL $<$$<$ 4)}

Automatic Invalidate Disable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1d2722d40683675b0cf45856212023c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_AIDIS\_DEFAULT@{MSC\_READCTRL\_AIDIS\_DEFAULT}}
\index{MSC\_READCTRL\_AIDIS\_DEFAULT@{MSC\_READCTRL\_AIDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_AIDIS\_DEFAULT}{MSC\_READCTRL\_AIDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa1d2722d40683675b0cf45856212023c} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5ab1d806fa8161741f4e4689a7b4197e}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+AIDIS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga32bffffa503561ff3dcf634682008e66}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_BUSSTRATEGY\_CPU@{MSC\_READCTRL\_BUSSTRATEGY\_CPU}}
\index{MSC\_READCTRL\_BUSSTRATEGY\_CPU@{MSC\_READCTRL\_BUSSTRATEGY\_CPU}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_BUSSTRATEGY\_CPU}{MSC\_READCTRL\_BUSSTRATEGY\_CPU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga32bffffa503561ff3dcf634682008e66} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga472d112b4b94ea991c01baeeb46ad2f2}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+CPU}} $<$$<$ 16)}

Shifted mode CPU for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga22b53152960e1bc5be0b816168a08162}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT@{MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}}
\index{MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT@{MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}{MSC\_READCTRL\_BUSSTRATEGY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga22b53152960e1bc5be0b816168a08162} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga67041b7b90dddd35ea68d8bd338c2b25}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2b871a233d447ebbfd4ab54c529fd9ca}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_BUSSTRATEGY\_DMA@{MSC\_READCTRL\_BUSSTRATEGY\_DMA}}
\index{MSC\_READCTRL\_BUSSTRATEGY\_DMA@{MSC\_READCTRL\_BUSSTRATEGY\_DMA}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_BUSSTRATEGY\_DMA}{MSC\_READCTRL\_BUSSTRATEGY\_DMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2b871a233d447ebbfd4ab54c529fd9ca} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae3faac4ad3fdec9cd3f6df48930ef326}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMA}} $<$$<$ 16)}

Shifted mode DMA for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga78d9313a3e09a65d54620aa420d26932}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1@{MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}}
\index{MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1@{MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}{MSC\_READCTRL\_BUSSTRATEGY\_DMAEM1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga78d9313a3e09a65d54620aa420d26932} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aaa18ced6f7008e8f1ec9c7f50a869d}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+DMAEM1}} $<$$<$ 16)}

Shifted mode DMAEM1 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab4842ae513d98886f39225a197a7d591}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_BUSSTRATEGY\_NONE@{MSC\_READCTRL\_BUSSTRATEGY\_NONE}}
\index{MSC\_READCTRL\_BUSSTRATEGY\_NONE@{MSC\_READCTRL\_BUSSTRATEGY\_NONE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_BUSSTRATEGY\_NONE}{MSC\_READCTRL\_BUSSTRATEGY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab4842ae513d98886f39225a197a7d591} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaa14785704f4d0654525b44dfbeef86be}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+BUSSTRATEGY\+\_\+\+NONE}} $<$$<$ 16)}

Shifted mode NONE for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga04983953b9f753a98a04736d0f233243}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_EBICDIS@{MSC\_READCTRL\_EBICDIS}}
\index{MSC\_READCTRL\_EBICDIS@{MSC\_READCTRL\_EBICDIS}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_EBICDIS}{MSC\_READCTRL\_EBICDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga04983953b9f753a98a04736d0f233243} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS~(0x1\+UL $<$$<$ 6)}

External Bus Interface Cache Disable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae66e6c257f456948cc0b744ece3c3475}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_EBICDIS\_DEFAULT@{MSC\_READCTRL\_EBICDIS\_DEFAULT}}
\index{MSC\_READCTRL\_EBICDIS\_DEFAULT@{MSC\_READCTRL\_EBICDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_EBICDIS\_DEFAULT}{MSC\_READCTRL\_EBICDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae66e6c257f456948cc0b744ece3c3475} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae6ff991c607c75d1ce60552a3f7ee6a5}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+EBICDIS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6caa2fb2df5fa5361d6e51c9c33aed00}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_ICCDIS@{MSC\_READCTRL\_ICCDIS}}
\index{MSC\_READCTRL\_ICCDIS@{MSC\_READCTRL\_ICCDIS}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_ICCDIS}{MSC\_READCTRL\_ICCDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6caa2fb2df5fa5361d6e51c9c33aed00} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS~(0x1\+UL $<$$<$ 5)}

Interrupt Context Cache Disable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga45e3c35f8610954b53f71637eda12877}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_ICCDIS\_DEFAULT@{MSC\_READCTRL\_ICCDIS\_DEFAULT}}
\index{MSC\_READCTRL\_ICCDIS\_DEFAULT@{MSC\_READCTRL\_ICCDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_ICCDIS\_DEFAULT}{MSC\_READCTRL\_ICCDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga45e3c35f8610954b53f71637eda12877} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac46b53939e44c9b6689420f75b3eefbe}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+ICCDIS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac866e69144dbbeb5eedeccb9ef4ca0a6}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_IFCDIS@{MSC\_READCTRL\_IFCDIS}}
\index{MSC\_READCTRL\_IFCDIS@{MSC\_READCTRL\_IFCDIS}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_IFCDIS}{MSC\_READCTRL\_IFCDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac866e69144dbbeb5eedeccb9ef4ca0a6} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS~(0x1\+UL $<$$<$ 3)}

Internal Flash Cache Disable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadcbf8751b511551d1b5231c58da8e083}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_IFCDIS\_DEFAULT@{MSC\_READCTRL\_IFCDIS\_DEFAULT}}
\index{MSC\_READCTRL\_IFCDIS\_DEFAULT@{MSC\_READCTRL\_IFCDIS\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_IFCDIS\_DEFAULT}{MSC\_READCTRL\_IFCDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadcbf8751b511551d1b5231c58da8e083} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4e0cd27f73936f8ec144e939431ea78b}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+IFCDIS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga247d78efb323ada20b5d817d9a3e2b0c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_DEFAULT@{MSC\_READCTRL\_MODE\_DEFAULT}}
\index{MSC\_READCTRL\_MODE\_DEFAULT@{MSC\_READCTRL\_MODE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_DEFAULT}{MSC\_READCTRL\_MODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga247d78efb323ada20b5d817d9a3e2b0c} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac8131b4a4c1b7f78fcede13b42cb08f0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9c2a7ded7274600dac1d148e2c03ab0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS0@{MSC\_READCTRL\_MODE\_WS0}}
\index{MSC\_READCTRL\_MODE\_WS0@{MSC\_READCTRL\_MODE\_WS0}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS0}{MSC\_READCTRL\_MODE\_WS0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9c2a7ded7274600dac1d148e2c03ab0} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga33a37894de8ef4afa1a0572b59006870}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0}} $<$$<$ 0)}

Shifted mode WS0 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab72da75ad103bb1862c87ab2f77654f0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS0SCBTP@{MSC\_READCTRL\_MODE\_WS0SCBTP}}
\index{MSC\_READCTRL\_MODE\_WS0SCBTP@{MSC\_READCTRL\_MODE\_WS0SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS0SCBTP}{MSC\_READCTRL\_MODE\_WS0SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab72da75ad103bb1862c87ab2f77654f0} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga19dfed62d79500e25b985335efab54fb}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS0\+SCBTP}} $<$$<$ 0)}

Shifted mode WS0\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga88de6f2581a74ec0aeb50dec154c3c02}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS1@{MSC\_READCTRL\_MODE\_WS1}}
\index{MSC\_READCTRL\_MODE\_WS1@{MSC\_READCTRL\_MODE\_WS1}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS1}{MSC\_READCTRL\_MODE\_WS1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga88de6f2581a74ec0aeb50dec154c3c02} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga56aeefb99317e4a6e43b4b332b095fda}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1}} $<$$<$ 0)}

Shifted mode WS1 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d794039fd490e4fd9db3024e11fefb}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS1SCBTP@{MSC\_READCTRL\_MODE\_WS1SCBTP}}
\index{MSC\_READCTRL\_MODE\_WS1SCBTP@{MSC\_READCTRL\_MODE\_WS1SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS1SCBTP}{MSC\_READCTRL\_MODE\_WS1SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab5d794039fd490e4fd9db3024e11fefb} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf8eb83df5c3d12d7923233d9aeef4e5f}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS1\+SCBTP}} $<$$<$ 0)}

Shifted mode WS1\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gafe6472b71f46389d059bb9db4ed02f78}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS2@{MSC\_READCTRL\_MODE\_WS2}}
\index{MSC\_READCTRL\_MODE\_WS2@{MSC\_READCTRL\_MODE\_WS2}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS2}{MSC\_READCTRL\_MODE\_WS2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gafe6472b71f46389d059bb9db4ed02f78} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae29eb4dd3ed73681d3ba5db5d5facd11}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2}} $<$$<$ 0)}

Shifted mode WS2 for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga42520f4eb27c3b1695f11ba36c55d890}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_MODE\_WS2SCBTP@{MSC\_READCTRL\_MODE\_WS2SCBTP}}
\index{MSC\_READCTRL\_MODE\_WS2SCBTP@{MSC\_READCTRL\_MODE\_WS2SCBTP}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_MODE\_WS2SCBTP}{MSC\_READCTRL\_MODE\_WS2SCBTP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga42520f4eb27c3b1695f11ba36c55d890} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac90c1d39b6bffc87fad4c009a2a067d0}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+MODE\+\_\+\+WS2\+SCBTP}} $<$$<$ 0)}

Shifted mode WS2\+SCBTP for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga003a2eae2a494dcd7d95d1171143a03b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_PREFETCH@{MSC\_READCTRL\_PREFETCH}}
\index{MSC\_READCTRL\_PREFETCH@{MSC\_READCTRL\_PREFETCH}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_PREFETCH}{MSC\_READCTRL\_PREFETCH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga003a2eae2a494dcd7d95d1171143a03b} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH~(0x1\+UL $<$$<$ 8)}

Prefetch Mode \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9fb9bd82523a7747980e22965cb6c59d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_PREFETCH\_DEFAULT@{MSC\_READCTRL\_PREFETCH\_DEFAULT}}
\index{MSC\_READCTRL\_PREFETCH\_DEFAULT@{MSC\_READCTRL\_PREFETCH\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_PREFETCH\_DEFAULT}{MSC\_READCTRL\_PREFETCH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9fb9bd82523a7747980e22965cb6c59d} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4d738dc8b60860f200f5c8c205cbe086}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+PREFETCH\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga02d545c61c62d4be6e82d41cf51e1b58}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_RAMCEN@{MSC\_READCTRL\_RAMCEN}}
\index{MSC\_READCTRL\_RAMCEN@{MSC\_READCTRL\_RAMCEN}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_RAMCEN}{MSC\_READCTRL\_RAMCEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga02d545c61c62d4be6e82d41cf51e1b58} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN~(0x1\+UL $<$$<$ 7)}

RAM Cache Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae65e351d84c358ac73ea748fbe4eec1a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_READCTRL\_RAMCEN\_DEFAULT@{MSC\_READCTRL\_RAMCEN\_DEFAULT}}
\index{MSC\_READCTRL\_RAMCEN\_DEFAULT@{MSC\_READCTRL\_RAMCEN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_READCTRL\_RAMCEN\_DEFAULT}{MSC\_READCTRL\_RAMCEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae65e351d84c358ac73ea748fbe4eec1a} 
\#define MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1537c5a9c22eb07240319993457fa2cf}{\+\_\+\+MSC\+\_\+\+READCTRL\+\_\+\+RAMCEN\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for MSC\+\_\+\+READCTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga31c1ed2af281c2512cd0b377c183dc07}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_BUSY@{MSC\_STATUS\_BUSY}}
\index{MSC\_STATUS\_BUSY@{MSC\_STATUS\_BUSY}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_BUSY}{MSC\_STATUS\_BUSY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga31c1ed2af281c2512cd0b377c183dc07} 
\#define MSC\+\_\+\+STATUS\+\_\+\+BUSY~(0x1\+UL $<$$<$ 0)}

Erase/\+Write Busy \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga04aa48359d5e14bcaf527baf778b4c85}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_BUSY\_DEFAULT@{MSC\_STATUS\_BUSY\_DEFAULT}}
\index{MSC\_STATUS\_BUSY\_DEFAULT@{MSC\_STATUS\_BUSY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_BUSY\_DEFAULT}{MSC\_STATUS\_BUSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga04aa48359d5e14bcaf527baf778b4c85} 
\#define MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gac9d93182f2795c6cd6167c2ca8eb0d7a}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+BUSY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac3f5163494a97ffeecc6d74885d95ec5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_ERASEABORTED@{MSC\_STATUS\_ERASEABORTED}}
\index{MSC\_STATUS\_ERASEABORTED@{MSC\_STATUS\_ERASEABORTED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_ERASEABORTED}{MSC\_STATUS\_ERASEABORTED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac3f5163494a97ffeecc6d74885d95ec5} 
\#define MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED~(0x1\+UL $<$$<$ 5)}

The Current Flash Erase Operation Aborted \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9eb7eee8041ce458c5a09abfd81abc7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_ERASEABORTED\_DEFAULT@{MSC\_STATUS\_ERASEABORTED\_DEFAULT}}
\index{MSC\_STATUS\_ERASEABORTED\_DEFAULT@{MSC\_STATUS\_ERASEABORTED\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_ERASEABORTED\_DEFAULT}{MSC\_STATUS\_ERASEABORTED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf9eb7eee8041ce458c5a09abfd81abc7} 
\#define MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga0c0d6b2d455ba9b6e7e1576f56561556}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+ERASEABORTED\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d3451735f536aa2c6280c02706490ee}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_INVADDR@{MSC\_STATUS\_INVADDR}}
\index{MSC\_STATUS\_INVADDR@{MSC\_STATUS\_INVADDR}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_INVADDR}{MSC\_STATUS\_INVADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8d3451735f536aa2c6280c02706490ee} 
\#define MSC\+\_\+\+STATUS\+\_\+\+INVADDR~(0x1\+UL $<$$<$ 2)}

Invalid Write Address or Erase Page \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa9ac6e47bfbf0394253dd662ed28e7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_INVADDR\_DEFAULT@{MSC\_STATUS\_INVADDR\_DEFAULT}}
\index{MSC\_STATUS\_INVADDR\_DEFAULT@{MSC\_STATUS\_INVADDR\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_INVADDR\_DEFAULT}{MSC\_STATUS\_INVADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacfa9ac6e47bfbf0394253dd662ed28e7} 
\#define MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga4aa9d67bc8d75908494f531a5b9bf5a5}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+INVADDR\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c7c1f8ca513d0c894605ec9a40425b7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_LOCKED@{MSC\_STATUS\_LOCKED}}
\index{MSC\_STATUS\_LOCKED@{MSC\_STATUS\_LOCKED}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_LOCKED}{MSC\_STATUS\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3c7c1f8ca513d0c894605ec9a40425b7} 
\#define MSC\+\_\+\+STATUS\+\_\+\+LOCKED~(0x1\+UL $<$$<$ 1)}

Access Locked \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ea49acd3ea46926389d7b8d5bcbe6b2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_LOCKED\_DEFAULT@{MSC\_STATUS\_LOCKED\_DEFAULT}}
\index{MSC\_STATUS\_LOCKED\_DEFAULT@{MSC\_STATUS\_LOCKED\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_LOCKED\_DEFAULT}{MSC\_STATUS\_LOCKED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7ea49acd3ea46926389d7b8d5bcbe6b2} 
\#define MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga11a31b9a1fe3aaabb18fbc852de0a141}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+LOCKED\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga017ea4f60efa65a2216e0743409a7c03}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_PCRUNNING@{MSC\_STATUS\_PCRUNNING}}
\index{MSC\_STATUS\_PCRUNNING@{MSC\_STATUS\_PCRUNNING}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_PCRUNNING}{MSC\_STATUS\_PCRUNNING}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga017ea4f60efa65a2216e0743409a7c03} 
\#define MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING~(0x1\+UL $<$$<$ 6)}

Performance Counters Running \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3663e26da993c0a8f8a13308711a9f61}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_PCRUNNING\_DEFAULT@{MSC\_STATUS\_PCRUNNING\_DEFAULT}}
\index{MSC\_STATUS\_PCRUNNING\_DEFAULT@{MSC\_STATUS\_PCRUNNING\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_PCRUNNING\_DEFAULT}{MSC\_STATUS\_PCRUNNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3663e26da993c0a8f8a13308711a9f61} 
\#define MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8f68b991ec2c09d68d920dd6329c412c}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+PCRUNNING\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a415fea103e5fdfbf89bda41e41d01c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_WDATAREADY@{MSC\_STATUS\_WDATAREADY}}
\index{MSC\_STATUS\_WDATAREADY@{MSC\_STATUS\_WDATAREADY}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_WDATAREADY}{MSC\_STATUS\_WDATAREADY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga8a415fea103e5fdfbf89bda41e41d01c} 
\#define MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY~(0x1\+UL $<$$<$ 3)}

WDATA Write Ready \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacb21f23b8a8a21c0dae40cbc9529d639}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_WDATAREADY\_DEFAULT@{MSC\_STATUS\_WDATAREADY\_DEFAULT}}
\index{MSC\_STATUS\_WDATAREADY\_DEFAULT@{MSC\_STATUS\_WDATAREADY\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_WDATAREADY\_DEFAULT}{MSC\_STATUS\_WDATAREADY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacb21f23b8a8a21c0dae40cbc9529d639} 
\#define MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga9325a3311644f64b07603983dde2f41f}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WDATAREADY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ff68fca10003776161ac71c373c5f4f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_WORDTIMEOUT@{MSC\_STATUS\_WORDTIMEOUT}}
\index{MSC\_STATUS\_WORDTIMEOUT@{MSC\_STATUS\_WORDTIMEOUT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_WORDTIMEOUT}{MSC\_STATUS\_WORDTIMEOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga3ff68fca10003776161ac71c373c5f4f} 
\#define MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT~(0x1\+UL $<$$<$ 4)}

Flash Write Word Timeout \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaed4144b261bb17f97e6f3835b3ba7080}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_STATUS\_WORDTIMEOUT\_DEFAULT@{MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}}
\index{MSC\_STATUS\_WORDTIMEOUT\_DEFAULT@{MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}{MSC\_STATUS\_WORDTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaed4144b261bb17f97e6f3835b3ba7080} 
\#define MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga17e1236fa9204166491e284d9cf2f3c8}{\+\_\+\+MSC\+\_\+\+STATUS\+\_\+\+WORDTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for MSC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5252ccf9fd2108680bcc30f3cdf41060}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_TIMEBASE\_BASE\_DEFAULT@{MSC\_TIMEBASE\_BASE\_DEFAULT}}
\index{MSC\_TIMEBASE\_BASE\_DEFAULT@{MSC\_TIMEBASE\_BASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_TIMEBASE\_BASE\_DEFAULT}{MSC\_TIMEBASE\_BASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5252ccf9fd2108680bcc30f3cdf41060} 
\#define MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2cfd0cf4db770d243103bc81618dd115}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+BASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf346e1051a3d2dcf5b593076b55dd1c5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_TIMEBASE\_PERIOD@{MSC\_TIMEBASE\_PERIOD}}
\index{MSC\_TIMEBASE\_PERIOD@{MSC\_TIMEBASE\_PERIOD}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_TIMEBASE\_PERIOD}{MSC\_TIMEBASE\_PERIOD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf346e1051a3d2dcf5b593076b55dd1c5} 
\#define MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD~(0x1\+UL $<$$<$ 16)}

Sets the timebase period \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga984c1d3bd662e4df4d1e8339c928d491}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_TIMEBASE\_PERIOD\_1US@{MSC\_TIMEBASE\_PERIOD\_1US}}
\index{MSC\_TIMEBASE\_PERIOD\_1US@{MSC\_TIMEBASE\_PERIOD\_1US}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_TIMEBASE\_PERIOD\_1US}{MSC\_TIMEBASE\_PERIOD\_1US}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga984c1d3bd662e4df4d1e8339c928d491} 
\#define MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab62f4c8ef55e1cabe00d53b066d83614}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+1\+US}} $<$$<$ 16)}

Shifted mode 1US for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad15bcb4b42cf295b4107c22bad8f62aa}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_TIMEBASE\_PERIOD\_5US@{MSC\_TIMEBASE\_PERIOD\_5US}}
\index{MSC\_TIMEBASE\_PERIOD\_5US@{MSC\_TIMEBASE\_PERIOD\_5US}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_TIMEBASE\_PERIOD\_5US}{MSC\_TIMEBASE\_PERIOD\_5US}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad15bcb4b42cf295b4107c22bad8f62aa} 
\#define MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga15337342d19bad034d29870059b44a84}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+5\+US}} $<$$<$ 16)}

Shifted mode 5US for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e5af6f72858336e227102dfbc752a7a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_TIMEBASE\_PERIOD\_DEFAULT@{MSC\_TIMEBASE\_PERIOD\_DEFAULT}}
\index{MSC\_TIMEBASE\_PERIOD\_DEFAULT@{MSC\_TIMEBASE\_PERIOD\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_TIMEBASE\_PERIOD\_DEFAULT}{MSC\_TIMEBASE\_PERIOD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6e5af6f72858336e227102dfbc752a7a} 
\#define MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga3131f143ba29375204950a0202395c3b}{\+\_\+\+MSC\+\_\+\+TIMEBASE\+\_\+\+PERIOD\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for MSC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gab62e625ac8e8597f215fe8d15d5fdcc8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WDATA\_WDATA\_DEFAULT@{MSC\_WDATA\_WDATA\_DEFAULT}}
\index{MSC\_WDATA\_WDATA\_DEFAULT@{MSC\_WDATA\_WDATA\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WDATA\_WDATA\_DEFAULT}{MSC\_WDATA\_WDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gab62e625ac8e8597f215fe8d15d5fdcc8} 
\#define MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gab1ad484ca32fb57e608ec5b781f657e3}{\+\_\+\+MSC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+WDATA \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga088ae5de7922aba2f053bb262ac6aab8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_CLEARWDATA@{MSC\_WRITECMD\_CLEARWDATA}}
\index{MSC\_WRITECMD\_CLEARWDATA@{MSC\_WRITECMD\_CLEARWDATA}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_CLEARWDATA}{MSC\_WRITECMD\_CLEARWDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga088ae5de7922aba2f053bb262ac6aab8} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA~(0x1\+UL $<$$<$ 12)}

Clear WDATA state \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga750ee21a31c6722b6b07cd9b7a68e4a2}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_CLEARWDATA\_DEFAULT@{MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}}
\index{MSC\_WRITECMD\_CLEARWDATA\_DEFAULT@{MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}{MSC\_WRITECMD\_CLEARWDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga750ee21a31c6722b6b07cd9b7a68e4a2} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga448c7a9fc8edd178d3cafb3298491afd}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+CLEARWDATA\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d78212e3225770eb9d1923d6fa0b63f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEABORT@{MSC\_WRITECMD\_ERASEABORT}}
\index{MSC\_WRITECMD\_ERASEABORT@{MSC\_WRITECMD\_ERASEABORT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEABORT}{MSC\_WRITECMD\_ERASEABORT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga9d78212e3225770eb9d1923d6fa0b63f} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT~(0x1\+UL $<$$<$ 5)}

Abort erase sequence \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga65b10ac3092b57d5a70bf432ac1b073b}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEABORT\_DEFAULT@{MSC\_WRITECMD\_ERASEABORT\_DEFAULT}}
\index{MSC\_WRITECMD\_ERASEABORT\_DEFAULT@{MSC\_WRITECMD\_ERASEABORT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEABORT\_DEFAULT}{MSC\_WRITECMD\_ERASEABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga65b10ac3092b57d5a70bf432ac1b073b} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga5bae06e7db90cb95b0d9d4de3f2dfac0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEABORT\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gacd1f310ece0dd760dbf17cb4d0d22b0c}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEMAIN0@{MSC\_WRITECMD\_ERASEMAIN0}}
\index{MSC\_WRITECMD\_ERASEMAIN0@{MSC\_WRITECMD\_ERASEMAIN0}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEMAIN0}{MSC\_WRITECMD\_ERASEMAIN0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gacd1f310ece0dd760dbf17cb4d0d22b0c} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0~(0x1\+UL $<$$<$ 8)}

Mass erase region 0 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa79fc2eb34c28c663fb9df3ab54ed126}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT@{MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}}
\index{MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT@{MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}{MSC\_WRITECMD\_ERASEMAIN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa79fc2eb34c28c663fb9df3ab54ed126} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gafa39af15376b5b77919bdc989044ad7c}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN0\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga7581dfaf06c1c21190f7b8d986b1303d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEMAIN1@{MSC\_WRITECMD\_ERASEMAIN1}}
\index{MSC\_WRITECMD\_ERASEMAIN1@{MSC\_WRITECMD\_ERASEMAIN1}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEMAIN1}{MSC\_WRITECMD\_ERASEMAIN1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga7581dfaf06c1c21190f7b8d986b1303d} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1~(0x1\+UL $<$$<$ 9)}

Mass erase region 1 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga95ac4079832297227951c47c3619fae0}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT@{MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}}
\index{MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT@{MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}{MSC\_WRITECMD\_ERASEMAIN1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga95ac4079832297227951c47c3619fae0} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga10a62b40decd9788d54011b1353f4241}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEMAIN1\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gadfd699edb972e148316eda017a387f21}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEPAGE@{MSC\_WRITECMD\_ERASEPAGE}}
\index{MSC\_WRITECMD\_ERASEPAGE@{MSC\_WRITECMD\_ERASEPAGE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEPAGE}{MSC\_WRITECMD\_ERASEPAGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gadfd699edb972e148316eda017a387f21} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE~(0x1\+UL $<$$<$ 1)}

Erase Page \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aad7ecb57a3e78e3bd4293bc07b846f}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_ERASEPAGE\_DEFAULT@{MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}}
\index{MSC\_WRITECMD\_ERASEPAGE\_DEFAULT@{MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}{MSC\_WRITECMD\_ERASEPAGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga6aad7ecb57a3e78e3bd4293bc07b846f} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gae50651af0f9cf1607e8ae4712ebabb2f}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+ERASEPAGE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae2721c3ba17a6e4c1bfe168e0a5930a5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_LADDRIM@{MSC\_WRITECMD\_LADDRIM}}
\index{MSC\_WRITECMD\_LADDRIM@{MSC\_WRITECMD\_LADDRIM}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_LADDRIM}{MSC\_WRITECMD\_LADDRIM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae2721c3ba17a6e4c1bfe168e0a5930a5} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM~(0x1\+UL $<$$<$ 0)}

Load MSC\+\_\+\+ADDRB into ADDR \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga2bae36c9403f681b99bc97d307eabea8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_LADDRIM\_DEFAULT@{MSC\_WRITECMD\_LADDRIM\_DEFAULT}}
\index{MSC\_WRITECMD\_LADDRIM\_DEFAULT@{MSC\_WRITECMD\_LADDRIM\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_LADDRIM\_DEFAULT}{MSC\_WRITECMD\_LADDRIM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga2bae36c9403f681b99bc97d307eabea8} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga8e31289e1507798424087e6d1d7b5afe}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+LADDRIM\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga0160afd8f04befc984cce831af61775d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITEEND@{MSC\_WRITECMD\_WRITEEND}}
\index{MSC\_WRITECMD\_WRITEEND@{MSC\_WRITECMD\_WRITEEND}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITEEND}{MSC\_WRITECMD\_WRITEEND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga0160afd8f04befc984cce831af61775d} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND~(0x1\+UL $<$$<$ 2)}

End Write Mode \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad599e10177845d119fd4558129f24f4d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITEEND\_DEFAULT@{MSC\_WRITECMD\_WRITEEND\_DEFAULT}}
\index{MSC\_WRITECMD\_WRITEEND\_DEFAULT@{MSC\_WRITECMD\_WRITEEND\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITEEND\_DEFAULT}{MSC\_WRITECMD\_WRITEEND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad599e10177845d119fd4558129f24f4d} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga28d882919e1e2e355193b7fd2a456f6a}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEEND\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gad187af717dd0e9463da25ccdfcd100e5}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITEONCE@{MSC\_WRITECMD\_WRITEONCE}}
\index{MSC\_WRITECMD\_WRITEONCE@{MSC\_WRITECMD\_WRITEONCE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITEONCE}{MSC\_WRITECMD\_WRITEONCE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gad187af717dd0e9463da25ccdfcd100e5} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE~(0x1\+UL $<$$<$ 3)}

Word Write-\/\+Once Trigger \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga322127c810ba38bf8da9b1eb7b8c6e41}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITEONCE\_DEFAULT@{MSC\_WRITECMD\_WRITEONCE\_DEFAULT}}
\index{MSC\_WRITECMD\_WRITEONCE\_DEFAULT@{MSC\_WRITECMD\_WRITEONCE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITEONCE\_DEFAULT}{MSC\_WRITECMD\_WRITEONCE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga322127c810ba38bf8da9b1eb7b8c6e41} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga76b711d4f24d30561c2cc9a56e285a86}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITEONCE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b1156932d4503b9f2a0dca17f4cf9f3}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITETRIG@{MSC\_WRITECMD\_WRITETRIG}}
\index{MSC\_WRITECMD\_WRITETRIG@{MSC\_WRITECMD\_WRITETRIG}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITETRIG}{MSC\_WRITECMD\_WRITETRIG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga1b1156932d4503b9f2a0dca17f4cf9f3} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG~(0x1\+UL $<$$<$ 4)}

Word Write Sequence Trigger \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac3c51e6c9e5f5f3ae68b0aab0fc28224}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECMD\_WRITETRIG\_DEFAULT@{MSC\_WRITECMD\_WRITETRIG\_DEFAULT}}
\index{MSC\_WRITECMD\_WRITETRIG\_DEFAULT@{MSC\_WRITECMD\_WRITETRIG\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECMD\_WRITETRIG\_DEFAULT}{MSC\_WRITECMD\_WRITETRIG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac3c51e6c9e5f5f3ae68b0aab0fc28224} 
\#define MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga1578dee889eb7cf1f27d18c9141a5cd0}{\+\_\+\+MSC\+\_\+\+WRITECMD\+\_\+\+WRITETRIG\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECMD \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga64d111fc8f6a7fbf02e2a89b55a7ae53}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_IRQERASEABORT@{MSC\_WRITECTRL\_IRQERASEABORT}}
\index{MSC\_WRITECTRL\_IRQERASEABORT@{MSC\_WRITECTRL\_IRQERASEABORT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_IRQERASEABORT}{MSC\_WRITECTRL\_IRQERASEABORT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga64d111fc8f6a7fbf02e2a89b55a7ae53} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT~(0x1\+UL $<$$<$ 1)}

Abort Page Erase on Interrupt \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac5258009fdb8ee066582a30959d3fd53}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT@{MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}}
\index{MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT@{MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}{MSC\_WRITECTRL\_IRQERASEABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac5258009fdb8ee066582a30959d3fd53} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga2acc276ccc046fa65967087c9e5ff53a}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+IRQERASEABORT\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae8ad8dc04f14a44bad306d7b40a34e5d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_LPERASE@{MSC\_WRITECTRL\_LPERASE}}
\index{MSC\_WRITECTRL\_LPERASE@{MSC\_WRITECTRL\_LPERASE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_LPERASE}{MSC\_WRITECTRL\_LPERASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae8ad8dc04f14a44bad306d7b40a34e5d} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE~(0x1\+UL $<$$<$ 4)}

Low-\/\+Power Erase \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaf14e8f17fa77c79bb564296f0646929a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_LPERASE\_DEFAULT@{MSC\_WRITECTRL\_LPERASE\_DEFAULT}}
\index{MSC\_WRITECTRL\_LPERASE\_DEFAULT@{MSC\_WRITECTRL\_LPERASE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_LPERASE\_DEFAULT}{MSC\_WRITECTRL\_LPERASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaf14e8f17fa77c79bb564296f0646929a} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaaceb19f86b4b8733f93527b0995f49f3}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPERASE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gaa31a3bb420a329458c16fdcd8186e2b7}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_LPWRITE@{MSC\_WRITECTRL\_LPWRITE}}
\index{MSC\_WRITECTRL\_LPWRITE@{MSC\_WRITECTRL\_LPWRITE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_LPWRITE}{MSC\_WRITECTRL\_LPWRITE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gaa31a3bb420a329458c16fdcd8186e2b7} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE~(0x1\+UL $<$$<$ 3)}

Low-\/\+Power Erase \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga02355549c8daaf2ec7b27b4f4e7f8f24}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_LPWRITE\_DEFAULT@{MSC\_WRITECTRL\_LPWRITE\_DEFAULT}}
\index{MSC\_WRITECTRL\_LPWRITE\_DEFAULT@{MSC\_WRITECTRL\_LPWRITE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_LPWRITE\_DEFAULT}{MSC\_WRITECTRL\_LPWRITE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga02355549c8daaf2ec7b27b4f4e7f8f24} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaeee4100f891eda5013ea4c8a0054af22}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+LPWRITE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gae6a3bad36b5e33ea189bbf6ea50be6a4}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_RWWEN@{MSC\_WRITECTRL\_RWWEN}}
\index{MSC\_WRITECTRL\_RWWEN@{MSC\_WRITECTRL\_RWWEN}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_RWWEN}{MSC\_WRITECTRL\_RWWEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gae6a3bad36b5e33ea189bbf6ea50be6a4} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN~(0x1\+UL $<$$<$ 5)}

Read-\/\+While-\/\+Write Enable \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f8a36dfed7f863570a647985ae9dbc8}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_RWWEN\_DEFAULT@{MSC\_WRITECTRL\_RWWEN\_DEFAULT}}
\index{MSC\_WRITECTRL\_RWWEN\_DEFAULT@{MSC\_WRITECTRL\_RWWEN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_RWWEN\_DEFAULT}{MSC\_WRITECTRL\_RWWEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga5f8a36dfed7f863570a647985ae9dbc8} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga759d566bc1fcbf878daec8f0673d9f69}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+RWWEN\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga4151f4ea4cc49649e8dd5ea8d28f880a}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_WDOUBLE@{MSC\_WRITECTRL\_WDOUBLE}}
\index{MSC\_WRITECTRL\_WDOUBLE@{MSC\_WRITECTRL\_WDOUBLE}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_WDOUBLE}{MSC\_WRITECTRL\_WDOUBLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga4151f4ea4cc49649e8dd5ea8d28f880a} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE~(0x1\+UL $<$$<$ 2)}

Write two words at a time \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_ga519f0056498f0d541db6aad882d95bed}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_WDOUBLE\_DEFAULT@{MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}}
\index{MSC\_WRITECTRL\_WDOUBLE\_DEFAULT@{MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}{MSC\_WRITECTRL\_WDOUBLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_ga519f0056498f0d541db6aad882d95bed} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_ga493320f301f24d4ad6f5ba0acdecc512}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WDOUBLE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac87c17fa15d04d4c87446377a57c420d}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_WREN@{MSC\_WRITECTRL\_WREN}}
\index{MSC\_WRITECTRL\_WREN@{MSC\_WRITECTRL\_WREN}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_WREN}{MSC\_WRITECTRL\_WREN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac87c17fa15d04d4c87446377a57c420d} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+WREN~(0x1\+UL $<$$<$ 0)}

Enable Write/\+Erase Controller ~\newline
 \Hypertarget{group___e_f_m32_g_g___m_s_c___bit_fields_gac59e4a4750f13d1b06039e1f1cce91f9}\index{EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}!MSC\_WRITECTRL\_WREN\_DEFAULT@{MSC\_WRITECTRL\_WREN\_DEFAULT}}
\index{MSC\_WRITECTRL\_WREN\_DEFAULT@{MSC\_WRITECTRL\_WREN\_DEFAULT}!EFM32GG\_MSC\_BitFields@{EFM32GG\_MSC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{MSC\_WRITECTRL\_WREN\_DEFAULT}{MSC\_WRITECTRL\_WREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___m_s_c___bit_fields_gac59e4a4750f13d1b06039e1f1cce91f9} 
\#define MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___m_s_c___bit_fields_gaf809f44b19fe559b48a9d2c412689b3b}{\+\_\+\+MSC\+\_\+\+WRITECTRL\+\_\+\+WREN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for MSC\+\_\+\+WRITECTRL 