
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1267
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2330.441 ; gain = 0.000 ; free physical = 6705 ; free virtual = 12151
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:23]
	Parameter bits bound to: 16 - type: integer 
	Parameter deep bound to: 8 - type: integer 
	Parameter nb bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/.Xil/Vivado-1250-stud209-5/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (1#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/.Xil/Vivado-1250-stud209-5/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'master_axi' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:11]
	Parameter deep bound to: 8 - type: integer 
	Parameter nb bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:48]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'master_axi' (2#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:23]
	Parameter bits bound to: 16 - type: integer 
	Parameter m bound to: 7 - type: integer 
	Parameter d bound to: 2 - type: integer 
	Parameter bm bound to: 3 - type: integer 
	Parameter bdcnt bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'spi' (3#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv:22]
	Parameter div bound to: 50 - type: integer 
	Parameter nb bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.441 ; gain = 0.000 ; free physical = 7464 ; free virtual = 12911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.441 ; gain = 0.000 ; free physical = 7487 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.441 ; gain = 0.000 ; free physical = 7487 ; free virtual = 12934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2330.441 ; gain = 0.000 ; free physical = 7479 ; free virtual = 12926
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave_axi'
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave_axi'
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'tx'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'rx'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:24]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:44]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:47]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.367 ; gain = 0.000 ; free physical = 7392 ; free virtual = 12839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2378.367 ; gain = 0.000 ; free physical = 7392 ; free virtual = 12839
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7465 ; free virtual = 12912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7465 ; free virtual = 12912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for slave_axi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7465 ; free virtual = 12912
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'master_axi'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              readstatus |                              000 | 00000000000000000000000000000000
              waitstatus |                              001 | 00000000000000000000000000000001
                    read |                              010 | 00000000000000000000000000000010
                waitread |                              011 | 00000000000000000000000000000011
                 command |                              100 | 00000000000000000000000000000100
                   write |                              101 | 00000000000000000000000000000101
               waitwrite |                              110 | 00000000000000000000000000000110
                waitresp |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'master_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                   progr |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7452 ; free virtual = 12900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7441 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7320 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module slave_axi has unconnected pin rx
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |axi_uartlite |     1|
|2     |BUFG         |     1|
|3     |LUT1         |     4|
|4     |LUT2         |    13|
|5     |LUT3         |     5|
|6     |LUT4         |    12|
|7     |LUT5         |     9|
|8     |LUT6         |    23|
|9     |FDCE         |    37|
|10    |FDPE         |     1|
|11    |FDRE         |    11|
|12    |IBUF         |     2|
|13    |OBUF         |     4|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7318 ; free virtual = 12769
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2378.367 ; gain = 0.000 ; free physical = 7373 ; free virtual = 12823
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2378.367 ; gain = 47.926 ; free physical = 7373 ; free virtual = 12824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2378.367 ; gain = 0.000 ; free physical = 7458 ; free virtual = 12909
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.367 ; gain = 0.000 ; free physical = 7401 ; free virtual = 12852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2378.367 ; gain = 48.023 ; free physical = 7545 ; free virtual = 12996
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 24 19:15:39 2022...
