{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513198971864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513198971864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 15:02:51 2017 " "Processing started: Wed Dec 13 15:02:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513198971864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513198971864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513198971864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513198972161 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ROM.vhdl " "Can't analyze file -- file ../ROM.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513198972201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-beh " "Found design unit 1: lcd-beh" {  } { { "../LCD.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972538 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "../LCD.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513198972538 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lac_bib.vhdl " "Can't analyze file -- file ../lac_bib.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513198972542 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" CPU4.vhdl(16) " "VHDL syntax error at CPU4.vhdl(16) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../CPU4.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1513198972544 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" CPU4.vhdl(30) " "VHDL syntax error at CPU4.vhdl(30) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../CPU4.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1513198972545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513198972545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-beh " "Found design unit 1: CPU-beh" {  } { { "../CPU.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972548 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513198972548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones-beh " "Found design unit 1: operaciones-beh" {  } { { "../operaciones.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972551 ""} { "Info" "ISGN_ENTITY_NAME" "1 operaciones " "Found entity 1: operaciones" {  } { { "../operaciones.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513198972551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/cadi-pc 2/documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldl_bib " "Found design unit 1: ldl_bib" {  } { { "../ldl_bib.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ldl_bib-body " "Found design unit 2: ldl_bib-body" {  } { { "../ldl_bib.vhdl" "" { Text "C:/Users/CADI-PC 2/Documents/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513198972553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513198972553 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513198972702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 15:02:52 2017 " "Processing ended: Wed Dec 13 15:02:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513198972702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513198972702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513198972702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513198972702 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513198973266 ""}
