<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4717" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4717{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4717{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4717{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4717{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4717{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_4717{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4717{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t8_4717{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t9_4717{left:527px;bottom:976px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#ta_4717{left:527px;bottom:959px;letter-spacing:-0.11px;}
#tb_4717{left:527px;bottom:943px;letter-spacing:-0.11px;}
#tc_4717{left:527px;bottom:926px;letter-spacing:-0.11px;}
#td_4717{left:527px;bottom:909px;letter-spacing:-0.11px;}
#te_4717{left:527px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#tf_4717{left:527px;bottom:871px;letter-spacing:-0.12px;}
#tg_4717{left:527px;bottom:854px;letter-spacing:-0.11px;}
#th_4717{left:190px;bottom:830px;letter-spacing:-0.1px;}
#ti_4717{left:527px;bottom:830px;letter-spacing:-0.12px;}
#tj_4717{left:527px;bottom:808px;letter-spacing:-0.1px;}
#tk_4717{left:527px;bottom:791px;letter-spacing:-0.11px;}
#tl_4717{left:190px;bottom:767px;letter-spacing:-0.15px;}
#tm_4717{left:527px;bottom:767px;letter-spacing:-0.11px;}
#tn_4717{left:527px;bottom:745px;letter-spacing:-0.11px;}
#to_4717{left:527px;bottom:729px;letter-spacing:-0.11px;}
#tp_4717{left:527px;bottom:712px;letter-spacing:-0.12px;}
#tq_4717{left:527px;bottom:690px;letter-spacing:-0.12px;}
#tr_4717{left:527px;bottom:669px;letter-spacing:-0.12px;}
#ts_4717{left:527px;bottom:648px;letter-spacing:-0.13px;}
#tt_4717{left:527px;bottom:626px;letter-spacing:-0.13px;}
#tu_4717{left:527px;bottom:605px;letter-spacing:-0.13px;}
#tv_4717{left:527px;bottom:584px;letter-spacing:-0.13px;}
#tw_4717{left:190px;bottom:559px;letter-spacing:-0.13px;}
#tx_4717{left:527px;bottom:559px;letter-spacing:-0.13px;}
#ty_4717{left:190px;bottom:535px;letter-spacing:-0.16px;}
#tz_4717{left:527px;bottom:535px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4717{left:527px;bottom:513px;letter-spacing:-0.11px;}
#t11_4717{left:527px;bottom:496px;letter-spacing:-0.11px;}
#t12_4717{left:527px;bottom:480px;letter-spacing:-0.13px;}
#t13_4717{left:190px;bottom:455px;letter-spacing:-0.13px;}
#t14_4717{left:527px;bottom:455px;letter-spacing:-0.13px;}
#t15_4717{left:82px;bottom:431px;letter-spacing:-0.17px;}
#t16_4717{left:139px;bottom:431px;letter-spacing:-0.16px;}
#t17_4717{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t18_4717{left:434px;bottom:431px;letter-spacing:-0.14px;}
#t19_4717{left:527px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#t1a_4717{left:527px;bottom:414px;letter-spacing:-0.12px;}
#t1b_4717{left:527px;bottom:397px;letter-spacing:-0.11px;}
#t1c_4717{left:190px;bottom:373px;letter-spacing:-0.14px;}
#t1d_4717{left:527px;bottom:373px;letter-spacing:-0.12px;}
#t1e_4717{left:527px;bottom:351px;letter-spacing:-0.11px;}
#t1f_4717{left:527px;bottom:334px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1g_4717{left:527px;bottom:318px;letter-spacing:-0.11px;}
#t1h_4717{left:82px;bottom:293px;letter-spacing:-0.17px;}
#t1i_4717{left:139px;bottom:293px;letter-spacing:-0.17px;}
#t1j_4717{left:190px;bottom:293px;letter-spacing:-0.15px;}
#t1k_4717{left:433px;bottom:293px;letter-spacing:-0.14px;}
#t1l_4717{left:526px;bottom:293px;letter-spacing:-0.12px;}
#t1m_4717{left:527px;bottom:272px;letter-spacing:-0.12px;}
#t1n_4717{left:82px;bottom:247px;letter-spacing:-0.17px;}
#t1o_4717{left:139px;bottom:247px;letter-spacing:-0.17px;}
#t1p_4717{left:190px;bottom:247px;letter-spacing:-0.15px;}
#t1q_4717{left:434px;bottom:247px;letter-spacing:-0.14px;}
#t1r_4717{left:527px;bottom:247px;letter-spacing:-0.12px;}
#t1s_4717{left:527px;bottom:226px;letter-spacing:-0.12px;}
#t1t_4717{left:82px;bottom:202px;letter-spacing:-0.16px;}
#t1u_4717{left:139px;bottom:202px;letter-spacing:-0.16px;}
#t1v_4717{left:190px;bottom:202px;letter-spacing:-0.16px;}
#t1w_4717{left:434px;bottom:202px;letter-spacing:-0.14px;}
#t1x_4717{left:526px;bottom:202px;letter-spacing:-0.12px;}
#t1y_4717{left:527px;bottom:185px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_4717{left:82px;bottom:160px;letter-spacing:-0.17px;}
#t20_4717{left:139px;bottom:160px;letter-spacing:-0.16px;}
#t21_4717{left:190px;bottom:160px;letter-spacing:-0.14px;}
#t22_4717{left:434px;bottom:160px;letter-spacing:-0.13px;}
#t23_4717{left:527px;bottom:160px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_4717{left:527px;bottom:139px;letter-spacing:-0.12px;}
#t25_4717{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t26_4717{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t27_4717{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t28_4717{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t29_4717{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_4717{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_4717{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2c_4717{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2d_4717{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4717{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4717{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4717{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4717{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4717{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4717" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4717Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4717" style="-webkit-user-select: none;"><object width="935" height="1210" data="4717/4717.svg" type="image/svg+xml" id="pdf4717" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4717" class="t s1_4717">Vol. 4 </span><span id="t2_4717" class="t s1_4717">2-195 </span>
<span id="t3_4717" class="t s2_4717">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4717" class="t s3_4717">60BH </span><span id="t5_4717" class="t s3_4717">1547 </span><span id="t6_4717" class="t s3_4717">MSR_PKGC6_IRTL </span><span id="t7_4717" class="t s3_4717">Package </span><span id="t8_4717" class="t s3_4717">Package C6 Interrupt Response Limit (R/W) </span>
<span id="t9_4717" class="t s3_4717">This MSR defines the budget allocated for the package </span>
<span id="ta_4717" class="t s3_4717">to exit from a C6 to a C0 state, where an interrupt </span>
<span id="tb_4717" class="t s3_4717">request can be delivered to the core and serviced. </span>
<span id="tc_4717" class="t s3_4717">Additional core-exit latency may be applicable </span>
<span id="td_4717" class="t s3_4717">depending on the actual C-state the core is in. </span>
<span id="te_4717" class="t s3_4717">Note: C-state values are processor specific C-state code </span>
<span id="tf_4717" class="t s3_4717">names, unrelated to MWAIT extension C-state </span>
<span id="tg_4717" class="t s3_4717">parameters or ACPI C-states. </span>
<span id="th_4717" class="t s3_4717">9:0 </span><span id="ti_4717" class="t s3_4717">Interrupt Response Time Limit (R/W) </span>
<span id="tj_4717" class="t s3_4717">Specifies the limit that should be used to decide if the </span>
<span id="tk_4717" class="t s3_4717">package should be put into a package C6 state. </span>
<span id="tl_4717" class="t s3_4717">12:10 </span><span id="tm_4717" class="t s3_4717">Time Unit (R/W) </span>
<span id="tn_4717" class="t s3_4717">Specifies the encoding value of time unit of the </span>
<span id="to_4717" class="t s3_4717">interrupt response time limit. The following time unit </span>
<span id="tp_4717" class="t s3_4717">encodings are supported: </span>
<span id="tq_4717" class="t s3_4717">000b: 1 ns </span>
<span id="tr_4717" class="t s3_4717">001b: 32 ns </span>
<span id="ts_4717" class="t s3_4717">010b: 1024 ns </span>
<span id="tt_4717" class="t s3_4717">011b: 32768 ns </span>
<span id="tu_4717" class="t s3_4717">100b: 1048576 ns </span>
<span id="tv_4717" class="t s3_4717">101b: 33554432 ns </span>
<span id="tw_4717" class="t s3_4717">14:13 </span><span id="tx_4717" class="t s3_4717">Reserved </span>
<span id="ty_4717" class="t s3_4717">15 </span><span id="tz_4717" class="t s3_4717">Valid (R/W) </span>
<span id="t10_4717" class="t s3_4717">Indicates whether the values in bits 12:0 are valid and </span>
<span id="t11_4717" class="t s3_4717">can be used by the processor for package C-sate </span>
<span id="t12_4717" class="t s3_4717">management. </span>
<span id="t13_4717" class="t s3_4717">63:16 </span><span id="t14_4717" class="t s3_4717">Reserved </span>
<span id="t15_4717" class="t s3_4717">60DH </span><span id="t16_4717" class="t s3_4717">1549 </span><span id="t17_4717" class="t s3_4717">MSR_PKG_C2_RESIDENCY </span><span id="t18_4717" class="t s3_4717">Package </span><span id="t19_4717" class="t s3_4717">Note: C-state values are processor specific C-state code </span>
<span id="t1a_4717" class="t s3_4717">names, unrelated to MWAIT extension C-state </span>
<span id="t1b_4717" class="t s3_4717">parameters or ACPI C-States. </span>
<span id="t1c_4717" class="t s3_4717">63:0 </span><span id="t1d_4717" class="t s3_4717">Package C2 Residency Counter (R/O) </span>
<span id="t1e_4717" class="t s3_4717">Value since last reset that this package is in processor- </span>
<span id="t1f_4717" class="t s3_4717">specific C2 states. Count at the same frequency as the </span>
<span id="t1g_4717" class="t s3_4717">TSC. </span>
<span id="t1h_4717" class="t s3_4717">610H </span><span id="t1i_4717" class="t s3_4717">1552 </span><span id="t1j_4717" class="t s3_4717">MSR_PKG_POWER_LIMIT </span><span id="t1k_4717" class="t s3_4717">Package </span><span id="t1l_4717" class="t s3_4717">PKG RAPL Power Limit Control (R/W) </span>
<span id="t1m_4717" class="t s3_4717">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t1n_4717" class="t s3_4717">611H </span><span id="t1o_4717" class="t s3_4717">1553 </span><span id="t1p_4717" class="t s3_4717">MSR_PKG_ENERGY_STATUS </span><span id="t1q_4717" class="t s3_4717">Package </span><span id="t1r_4717" class="t s3_4717">PKG Energy Status (R/O) </span>
<span id="t1s_4717" class="t s3_4717">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t1t_4717" class="t s3_4717">614H </span><span id="t1u_4717" class="t s3_4717">1556 </span><span id="t1v_4717" class="t s3_4717">MSR_PKG_POWER_INFO </span><span id="t1w_4717" class="t s3_4717">Package </span><span id="t1x_4717" class="t s3_4717">PKG RAPL Parameters (R/W) See Section 15.10.3, </span>
<span id="t1y_4717" class="t s3_4717">“Package RAPL Domain.” </span>
<span id="t1z_4717" class="t s3_4717">638H </span><span id="t20_4717" class="t s3_4717">1592 </span><span id="t21_4717" class="t s3_4717">MSR_PP0_POWER_LIMIT </span><span id="t22_4717" class="t s3_4717">Package </span><span id="t23_4717" class="t s3_4717">PP0 RAPL Power Limit Control (R/W) </span>
<span id="t24_4717" class="t s3_4717">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t25_4717" class="t s4_4717">Table 2-20. </span><span id="t26_4717" class="t s4_4717">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t27_4717" class="t s5_4717">Register </span>
<span id="t28_4717" class="t s5_4717">Address </span><span id="t29_4717" class="t s5_4717">Register Name / Bit Fields </span><span id="t2a_4717" class="t s5_4717">Scope </span><span id="t2b_4717" class="t s5_4717">Bit Description </span>
<span id="t2c_4717" class="t s5_4717">Hex </span><span id="t2d_4717" class="t s5_4717">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
