{
   guistr: "# # String gsaved with Nlview 6.4.12  2014-12-16 bk=1.3272 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port vga_hsync -pg 1 -y 510 -defaultsOSRD
preplace port vga_de -pg 1 -y 570 -defaultsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -y 1190 -defaultsOSRD
preplace port clk_in -pg 1 -y 520 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y 60 -defaultsOSRD
preplace port user_clk -pg 1 -y 310 -defaultsOSRD
preplace port user_rden -pg 1 -y 350 -defaultsOSRD
preplace port vga_clk -pg 1 -y 440 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -y 1210 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -y 1190 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 100 -defaultsOSRD
preplace port user_wren -pg 1 -y 330 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -y 1230 -defaultsOSRD
preplace port user_irq -pg 1 -y 370 -defaultsOSRD
preplace port xillybus_M_AXI -pg 1 -y 1170 -defaultsOSRD
preplace port vga_vsync -pg 1 -y 550 -defaultsOSRD
preplace port USBIND_0 -pg 1 -y 120 -defaultsOSRD
preplace portBus vga_green -pg 1 -y 490 -defaultsOSRD
preplace portBus vga_red -pg 1 -y 530 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -y 370 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -y 390 -defaultsOSRD
preplace portBus vga_blue -pg 1 -y 470 -defaultsOSRD
preplace portBus user_addr -pg 1 -y 410 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -y 390 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 860 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 2 -y 510 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 680 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 2 -y 1210 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 4 N 80 NJ 80 NJ 80 NJ
preplace netloc xillyvga_0_vga_red 1 2 5 950 530 NJ 470 NJ 530 NJ 530 NJ
preplace netloc xillyvga_0_vga_green 1 2 5 950 510 NJ 450 NJ 490 NJ 490 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 1 4 600 1100 NJ 1100 NJ 1100 1950
preplace netloc xillybus_lite_0_user_wstrb 1 3 4 NJ 380 NJ 380 NJ 380 2120
preplace netloc xillyvga_0_vga_hsync 1 2 5 N 520 NJ 460 NJ 510 NJ 510 NJ
preplace netloc xillyvga_0_vga_blue 1 2 5 960 500 NJ 440 NJ 470 NJ 470 NJ
preplace netloc xillyvga_0_vga_vsync 1 2 5 980 550 NJ 480 NJ 550 NJ 550 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1600
preplace netloc xillybus_lite_0_user_clk 1 3 4 1520 310 NJ 310 NJ 310 NJ
preplace netloc xillybus_lite_0_user_addr 1 3 4 NJ 410 NJ 410 NJ 410 N
preplace netloc xillyvga_0_vga_de 1 2 5 1010 570 NJ 490 NJ 570 NJ 570 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 1020 470 NJ 420 1960
preplace netloc clk_in_1 1 0 2 NJ 520 N
preplace netloc xillyvga_0_vga_clk 1 2 5 980 490 NJ 430 NJ 440 NJ 440 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 570 650 1000 480 1550
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 4 210 190 NJ 190 NJ 230 1510
preplace netloc processing_system7_0_USBIND_0 1 3 4 N 120 NJ 120 NJ 120 NJ
preplace netloc user_rd_data_1 1 0 3 NJ 390 NJ 390 1010
preplace netloc xillybus_ip_0_Interrupt 1 1 2 600 1060 950
preplace netloc xlconcat_0_dout 1 2 1 990
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 2 5 1020 1230 NJ 1230 NJ 1230 NJ 1230 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 4 N 100 NJ 100 NJ 100 NJ
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 2 5 N 1190 NJ 1190 NJ 1190 NJ 1190 NJ
preplace netloc user_irq_1 1 0 3 NJ 370 NJ 370 1010
preplace netloc xillybus_M_AXI_1 1 0 2 NJ 1170 N
preplace netloc xillyvga_0_m_axi 1 2 1 960
preplace netloc processing_system7_0_GPIO_0 1 3 4 N 60 NJ 60 NJ 60 NJ
preplace netloc xillybus_ip_0_m_axi 1 2 1 970
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 580 640 NJ 600 NJ
preplace netloc xillybus_lite_0_user_wren 1 3 4 1520 330 NJ 330 NJ 330 NJ
preplace netloc xillybus_lite_0_user_wr_data 1 3 4 NJ 400 NJ 400 NJ 400 2120
preplace netloc xillybus_lite_0_user_rden 1 3 4 NJ 360 NJ 360 NJ 360 2120
preplace netloc xillybus_lite_0_host_interrupt 1 1 3 600 660 NJ 660 1510
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 220 400 590 340 1000 250 1580
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 1 4 600 630 NJ 580 NJ 500 1940
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 2 5 990 1210 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc xillybus_host_interrupt_1 1 0 2 NJ 1190 560
levelinfo -pg 1 190 390 790 1290 1790 2050 2100 2140
",
}
{
   da_axi4_cnt: "102",
}