// Seed: 2758071366
`define pp_6 0
`timescale 1 ps / 1ps
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2, id_3;
  type_5(
      1, id_2, 1
  );
endmodule
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`timescale 1 ps / 1ps `default_nettype id_4 `default_nettype wire `default_nettype wire
    `timescale 1 ps / 1ps
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`default_nettype wire
module module_1 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    inout id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
endmodule
