// Seed: 1998400717
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    output tri   id_2,
    input  tri   id_3,
    output tri1  module_0,
    input  uwire id_5
);
  tri id_7 = 1, id_8;
  assign id_4 = 1'h0;
  specify
    specparam id_9 = id_5;
    if (1 !=? id_0) (id_10 => id_11) = ({id_0{id_9}}, 1  : 1  : 1 >= 1 + id_9);
    (posedge id_12 => (id_13 +: 1)) = (1'b0 < "", id_7);
  endspecify
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wand id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_0, id_3, id_0
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
