Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 11 21:35:27 2025
| Host         : DESKTOP-NERFILU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          16          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.470      -75.963                     16                  276        0.163        0.000                      0                  276        4.500        0.000                       0                   160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.470      -75.963                     16                  276        0.163        0.000                      0                  276        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -5.470ns,  Total Violation      -75.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.470ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.432ns  (logic 10.205ns (66.127%)  route 5.227ns (33.873%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.499    20.202    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.332    20.534 r  disp/voltage_mv[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.534    disp/voltage_mv[5]_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  disp/voltage_mv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X15Y72         FDRE                                         r  disp/voltage_mv_reg[5]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)        0.032    15.064    disp/voltage_mv_reg[5]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -20.534    
  -------------------------------------------------------------------
                         slack                                 -5.470    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.441ns  (logic 10.205ns (66.089%)  route 5.236ns (33.911%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.508    20.211    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X14Y73         LUT6 (Prop_lut6_I4_O)        0.332    20.543 r  disp/voltage_mv[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.543    disp/voltage_mv[3]_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.422    14.793    disp/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[3]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.077    15.108    disp/voltage_mv_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -20.543    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.429ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.437ns  (logic 10.205ns (66.106%)  route 5.232ns (33.894%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.504    20.207    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X14Y73         LUT6 (Prop_lut6_I4_O)        0.332    20.539 r  disp/voltage_mv[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.539    disp/voltage_mv[8]_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.422    14.793    disp/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[8]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.079    15.110    disp/voltage_mv_reg[8]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -20.539    
  -------------------------------------------------------------------
                         slack                                 -5.429    

Slack (VIOLATED) :        -5.428ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.438ns  (logic 10.205ns (66.102%)  route 5.233ns (33.898%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.505    20.208    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X14Y73         LUT6 (Prop_lut6_I5_O)        0.332    20.540 r  disp/voltage_mv[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.540    disp/voltage_mv[4]_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.422    14.793    disp/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  disp/voltage_mv_reg[4]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.081    15.112    disp/voltage_mv_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -20.540    
  -------------------------------------------------------------------
                         slack                                 -5.428    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.340ns  (logic 10.205ns (66.524%)  route 5.135ns (33.476%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.407    20.110    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.332    20.442 r  disp/voltage_mv[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.442    disp/voltage_mv[9]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[9]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.029    15.061    disp/voltage_mv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.337ns  (logic 10.205ns (66.537%)  route 5.132ns (33.463%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.404    20.107    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.332    20.439 r  disp/voltage_mv[0]_i_1/O
                         net (fo=1, routed)           0.000    20.439    disp/voltage_mv[0]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[0]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.031    15.063    disp/voltage_mv_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -20.439    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.337ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.299ns  (logic 10.205ns (66.702%)  route 5.094ns (33.298%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.366    20.069    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.332    20.401 r  disp/voltage_mv[2]_i_1/O
                         net (fo=1, routed)           0.000    20.401    disp/voltage_mv[2]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[2]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.032    15.064    disp/voltage_mv_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -20.401    
  -------------------------------------------------------------------
                         slack                                 -5.337    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 10.205ns (66.724%)  route 5.089ns (33.276%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.361    20.064    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.332    20.396 r  disp/voltage_mv[6]_i_1/O
                         net (fo=1, routed)           0.000    20.396    disp/voltage_mv[6]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  disp/voltage_mv_reg[6]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.031    15.063    disp/voltage_mv_reg[6]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -20.396    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.287ns  (logic 10.205ns (66.754%)  route 5.082ns (33.246%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.354    20.057    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.332    20.389 r  disp/voltage_mv[1]_i_1/O
                         net (fo=1, routed)           0.000    20.389    disp/voltage_mv[1]_i_1_n_0
    SLICE_X14Y72         FDRE                                         r  disp/voltage_mv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  disp/voltage_mv_reg[1]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.079    15.111    disp/voltage_mv_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -20.389    
  -------------------------------------------------------------------
                         slack                                 -5.278    

Slack (VIOLATED) :        -5.277ns  (required time - arrival time)
  Source:                 gen_synth.u_proc/prev_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/voltage_mv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.288ns  (logic 10.205ns (66.750%)  route 5.083ns (33.250%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550     5.101    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gen_synth.u_proc/prev_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  gen_synth.u_proc/prev_output_reg[0]/Q
                         net (fo=2, routed)           0.174     5.732    gen_synth.u_proc/Q[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.856 r  gen_synth.u_proc/voltage_mv1_i_28/O
                         net (fo=1, routed)           0.472     6.328    gen_synth.u_proc/voltage_mv1_i_28_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  gen_synth.u_proc/voltage_mv1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.923    gen_synth.u_proc/voltage_mv1_i_16_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  gen_synth.u_proc/voltage_mv1_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.040    gen_synth.u_proc/voltage_mv1_i_15_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  gen_synth.u_proc/voltage_mv1_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    gen_synth.u_proc/voltage_mv1_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.480 r  gen_synth.u_proc/voltage_mv1_i_13/O[1]
                         net (fo=1, routed)           0.300     7.780    gen_synth.u_proc/disp/abs_data0[14]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.306     8.086 r  gen_synth.u_proc/voltage_mv1_i_2/O
                         net (fo=1, routed)           0.418     8.504    disp/A[10]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.345 r  disp/voltage_mv1/P[13]
                         net (fo=32, routed)          1.064    13.409    disp/voltage_mv1_n_92
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  disp/voltage_mv[7]_i_166/O
                         net (fo=1, routed)           0.000    13.533    disp/voltage_mv[7]_i_166_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.066 r  disp/voltage_mv_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.066    disp/voltage_mv_reg[7]_i_116_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.183 r  disp/voltage_mv_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.183    disp/voltage_mv_reg[7]_i_134_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.506 r  disp/voltage_mv_reg[7]_i_138/O[1]
                         net (fo=3, routed)           0.668    15.174    disp/voltage_mv_reg[7]_i_138_n_6
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.306    15.480 r  disp/voltage_mv[7]_i_95/O
                         net (fo=1, routed)           0.000    15.480    disp/voltage_mv[7]_i_95_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.030 r  disp/voltage_mv_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.030    disp/voltage_mv_reg[7]_i_54_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.252 r  disp/voltage_mv_reg[7]_i_32/O[0]
                         net (fo=3, routed)           0.395    16.647    disp/voltage_mv_reg[7]_i_32_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299    16.946 r  disp/voltage_mv[7]_i_25/O
                         net (fo=1, routed)           0.481    17.427    disp/voltage_mv[7]_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.934 r  disp/voltage_mv_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.934    disp/voltage_mv_reg[7]_i_9_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.156 r  disp/voltage_mv_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.756    18.912    disp/voltage_mv_reg[7]_i_3_n_7
    SLICE_X12Y72         LUT4 (Prop_lut4_I1_O)        0.299    19.211 r  disp/voltage_mv[7]_i_7/O
                         net (fo=1, routed)           0.000    19.211    disp/voltage_mv[7]_i_7_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.703 r  disp/voltage_mv_reg[7]_i_2/CO[1]
                         net (fo=10, routed)          0.355    20.058    disp/voltage_mv_reg[7]_i_2_n_2
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.332    20.390 r  disp/voltage_mv[7]_i_1/O
                         net (fo=1, routed)           0.000    20.390    disp/voltage_mv[7]_i_1_n_0
    SLICE_X14Y72         FDRE                                         r  disp/voltage_mv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.423    14.794    disp/clk_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  disp/voltage_mv_reg[7]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.081    15.113    disp/voltage_mv_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                 -5.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.189ns (33.785%)  route 0.370ns (66.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[1]/Q
                         net (fo=9, routed)           0.370     1.980    disp/digit_index_reg_n_0_[1]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.048     2.028 r  disp/digit_val[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    disp/digit_val[2]_i_1_n_0
    SLICE_X30Y89         FDRE                                         r  disp/digit_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.984    disp/clk_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  disp/digit_val_reg[2]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.131     1.865    disp/digit_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.428%)  route 0.370ns (66.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[1]/Q
                         net (fo=9, routed)           0.370     1.980    disp/digit_index_reg_n_0_[1]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.045     2.025 r  disp/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000     2.025    disp/anodes[1]_i_1_n_0
    SLICE_X30Y89         FDRE                                         r  disp/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.984    disp/clk_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  disp/anodes_reg[1]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.120     1.854    disp/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.910%)  route 0.363ns (66.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[1]/Q
                         net (fo=9, routed)           0.363     1.972    disp/digit_index_reg_n_0_[1]
    SLICE_X32Y88         LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  disp/digit_val[0]_i_1/O
                         net (fo=1, routed)           0.000     2.017    disp/digit_val[0]_i_1_n_0
    SLICE_X32Y88         FDRE                                         r  disp/digit_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.984    disp/clk_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  disp/digit_val_reg[0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.092     1.826    disp/digit_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.187ns (31.990%)  route 0.398ns (68.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[0]/Q
                         net (fo=10, routed)          0.398     2.007    disp/digit_index_reg_n_0_[0]
    SLICE_X32Y89         LUT5 (Prop_lut5_I3_O)        0.046     2.053 r  disp/digit_val[1]_i_1/O
                         net (fo=1, routed)           0.000     2.053    disp/digit_val[1]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  disp/digit_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.984    disp/clk_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  disp/digit_val_reg[1]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.107     1.841    disp/digit_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.874%)  route 0.398ns (68.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[0]/Q
                         net (fo=10, routed)          0.398     2.007    disp/digit_index_reg_n_0_[0]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  disp/anodes[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    disp/anodes[0]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  disp/anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.984    disp/clk_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  disp/anodes_reg[0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.091     1.825    disp/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.468    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/digit_index_reg[1]/Q
                         net (fo=9, routed)           0.170     1.780    disp/digit_index_reg_n_0_[1]
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  disp/digit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    disp/digit_index[1]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.824     1.982    disp/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  disp/digit_index_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091     1.559    disp/digit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 gen_synth.u_proc/smoothed_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_synth.u_proc/prev_output_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.378%)  route 0.226ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.554     1.467    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  gen_synth.u_proc/smoothed_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  gen_synth.u_proc/smoothed_val_reg[1]/Q
                         net (fo=7, routed)           0.226     1.835    gen_synth.u_proc/smoothed_val[1]
    SLICE_X12Y62         FDRE                                         r  gen_synth.u_proc/prev_output_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.827     1.986    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  gen_synth.u_proc/prev_output_reg[1]_lopt_replica/C
                         clock pessimism             -0.478     1.507    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.059     1.566    gen_synth.u_proc/prev_output_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 disp/refresh_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.552     1.465    disp/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  disp/refresh_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  disp/refresh_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179     1.786    disp/refresh_cnt[0]
    SLICE_X41Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  disp/refresh_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    disp/p_1_in[0]
    SLICE_X41Y81         FDRE                                         r  disp/refresh_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.820     1.978    disp/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  disp/refresh_cnt_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X41Y81         FDRE (Hold_fdre_C_D)         0.091     1.556    disp/refresh_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 gen_synth.u_proc/smoothed_val_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_synth.u_proc/prev_output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.268%)  route 0.190ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.549     1.462    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  gen_synth.u_proc/smoothed_val_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  gen_synth.u_proc/smoothed_val_reg[22]/Q
                         net (fo=6, routed)           0.190     1.817    gen_synth.u_proc/smoothed_val[22]
    SLICE_X30Y69         FDRE                                         r  gen_synth.u_proc/prev_output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.817     1.976    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  gen_synth.u_proc/prev_output_reg[22]/C
                         clock pessimism             -0.497     1.478    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.063     1.541    gen_synth.u_proc/prev_output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 gen_synth.u_proc/smoothed_val_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_synth.u_proc/prev_output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.268%)  route 0.190ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.549     1.462    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  gen_synth.u_proc/smoothed_val_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  gen_synth.u_proc/smoothed_val_reg[23]/Q
                         net (fo=6, routed)           0.190     1.817    gen_synth.u_proc/smoothed_val[23]
    SLICE_X30Y69         FDRE                                         r  gen_synth.u_proc/prev_output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.817     1.976    gen_synth.u_proc/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  gen_synth.u_proc/prev_output_reg[23]/C
                         clock pessimism             -0.497     1.478    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.063     1.541    gen_synth.u_proc/prev_output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       gen_synth.u_proc/u_xadc/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y89    disp/anodes_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y89    disp/anodes_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y88    disp/anodes_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y84    disp/anodes_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y88    disp/bcd_digits_reg[0][0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y88    disp/bcd_digits_reg[1][0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y89    disp/bcd_digits_reg[1][1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y89    disp/bcd_digits_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y89    disp/anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y89    disp/anodes_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y89    disp/anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y89    disp/anodes_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/anodes_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y84    disp/anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y84    disp/anodes_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/bcd_digits_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/bcd_digits_reg[0][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y89    disp/anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y89    disp/anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y89    disp/anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y89    disp/anodes_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/anodes_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y84    disp/anodes_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y84    disp/anodes_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/bcd_digits_reg[0][0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y88    disp/bcd_digits_reg[0][0]/C



