// Seed: 1375612430
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output wor  id_6,
    input  tri  id_7,
    input  wor  id_8
);
  assign id_1 = id_3 || 1 || id_8;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_0, id_3, id_2, id_3, id_1, id_4, id_2
  );
  assign id_1 = id_4;
  wire  id_7;
  wire  id_8;
  uwire id_9;
  wire  id_10;
  assign id_9 = 1;
endmodule
