<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\artur\Downloads\tangNano_9K\TangNano-9K-example\picotiny\project\impl\gwsynthesis\picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\artur\Downloads\tangNano_9K\TangNano-9K-example\picotiny\project\picotiny.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\artur\Downloads\tangNano_9K\TangNano-9K-example\picotiny\project\picotiny.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May  5 01:48:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9580</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4626</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>36.183(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.045</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>27.237</td>
</tr>
<tr>
<td>2</td>
<td>12.820</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.462</td>
</tr>
<tr>
<td>3</td>
<td>12.955</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.328</td>
</tr>
<tr>
<td>4</td>
<td>13.383</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.900</td>
</tr>
<tr>
<td>5</td>
<td>13.487</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.796</td>
</tr>
<tr>
<td>6</td>
<td>13.641</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.642</td>
</tr>
<tr>
<td>7</td>
<td>13.712</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.570</td>
</tr>
<tr>
<td>8</td>
<td>13.779</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.503</td>
</tr>
<tr>
<td>9</td>
<td>14.533</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.750</td>
</tr>
<tr>
<td>10</td>
<td>14.758</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.525</td>
</tr>
<tr>
<td>11</td>
<td>14.780</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.502</td>
</tr>
<tr>
<td>12</td>
<td>14.963</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.319</td>
</tr>
<tr>
<td>13</td>
<td>14.988</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.294</td>
</tr>
<tr>
<td>14</td>
<td>15.126</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.156</td>
</tr>
<tr>
<td>15</td>
<td>15.424</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.859</td>
</tr>
<tr>
<td>16</td>
<td>15.461</td>
<td>u_picorv32/reg_pc_4_s0/Q</td>
<td>u_picorv32/cpuregs_3326_DIAREG_G_28_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.822</td>
</tr>
<tr>
<td>17</td>
<td>15.585</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.697</td>
</tr>
<tr>
<td>18</td>
<td>15.638</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_22_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.644</td>
</tr>
<tr>
<td>19</td>
<td>16.109</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/q_out_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.173</td>
</tr>
<tr>
<td>20</td>
<td>16.154</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.128</td>
</tr>
<tr>
<td>21</td>
<td>16.176</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/q_out_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.106</td>
</tr>
<tr>
<td>22</td>
<td>16.401</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>u_hdmi/svo_tmds_0/q_out_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.881</td>
</tr>
<tr>
<td>23</td>
<td>16.406</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_23_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.876</td>
</tr>
<tr>
<td>24</td>
<td>16.420</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_28_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.863</td>
</tr>
<tr>
<td>25</td>
<td>16.450</td>
<td>u_picorv32/reg_pc_4_s0/Q</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0/DI[28]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.190</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[7]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[4]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[3]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.512</td>
<td>u_hdmi/svo_term/mem_portA_wdata_6_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[6]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>6</td>
<td>0.512</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>7</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_8_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_0/q_out_4_s0/Q</td>
<td>u_hdmi/svo_tmds_0/dout_buf2_0_s6/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>9</td>
<td>0.583</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>10</td>
<td>0.583</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>11</td>
<td>0.586</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s2/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/Q</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_10_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p2_x_2_s0/Q</td>
<td>u_hdmi/svo_term/p2_x_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/Q</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/b_3_s0/Q</td>
<td>u_hdmi/svo_tcard/b_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/rng_23_s0/Q</td>
<td>u_hdmi/svo_tcard/rng_23_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.973</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.864</td>
</tr>
<tr>
<td>2</td>
<td>0.973</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.864</td>
</tr>
<tr>
<td>3</td>
<td>0.973</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>4.864</td>
</tr>
<tr>
<td>4</td>
<td>4.934</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.864</td>
</tr>
<tr>
<td>5</td>
<td>4.934</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.864</td>
</tr>
<tr>
<td>6</td>
<td>4.934</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>4.864</td>
</tr>
<tr>
<td>7</td>
<td>34.774</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.864</td>
</tr>
<tr>
<td>8</td>
<td>34.774</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.864</td>
</tr>
<tr>
<td>9</td>
<td>34.774</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.864</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.859</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.869</td>
</tr>
<tr>
<td>2</td>
<td>0.859</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.869</td>
</tr>
<tr>
<td>3</td>
<td>0.859</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>2.869</td>
</tr>
<tr>
<td>4</td>
<td>2.854</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.869</td>
</tr>
<tr>
<td>5</td>
<td>2.854</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.869</td>
</tr>
<tr>
<td>6</td>
<td>2.854</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.869</td>
</tr>
<tr>
<td>7</td>
<td>4.821</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.869</td>
</tr>
<tr>
<td>8</td>
<td>4.821</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.869</td>
</tr>
<tr>
<td>9</td>
<td>4.821</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>2.869</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.265</td>
<td>4.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>7.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>7.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>7.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>8.798</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[1][A]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.830</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>11.959</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>12.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>3.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_24_s0/I2</td>
</tr>
<tr>
<td>18.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_24_s0/F</td>
</tr>
<tr>
<td>19.960</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_picorv32/decoded_imm_j_c_4_s1/I0</td>
</tr>
<tr>
<td>21.059</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_4_s1/F</td>
</tr>
<tr>
<td>23.323</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s8/I3</td>
</tr>
<tr>
<td>24.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>25.557</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>26.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>26.987</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>27.809</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>27.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3326_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.964, 32.911%; route: 17.815, 65.406%; tC2Q: 0.458, 1.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>17.133</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C45[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.683</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>18.246</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>19.067</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>20.025</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>20.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.588</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.403</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s7/I1</td>
</tr>
<tr>
<td>22.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s7/F</td>
</tr>
<tr>
<td>23.272</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s4/I2</td>
</tr>
<tr>
<td>24.304</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>25.108</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>26.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>26.212</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>27.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.793, 55.902%; route: 11.211, 42.366%; tC2Q: 0.458, 1.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s14/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s14/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s2/I2</td>
</tr>
<tr>
<td>7.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_hdmi/svo_tmds_0/n405_s1/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n405_s1/F</td>
</tr>
<tr>
<td>10.408</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n146_s20/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n146_s20/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_hdmi/svo_tmds_0/n144_s8/I3</td>
</tr>
<tr>
<td>12.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n144_s8/F</td>
</tr>
<tr>
<td>14.424</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n145_s11/I0</td>
</tr>
<tr>
<td>15.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n145_s11/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s/I1</td>
</tr>
<tr>
<td>17.456</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>18.243</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>19.201</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>20.149</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s5/I3</td>
</tr>
<tr>
<td>21.181</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s4/I1</td>
</tr>
<tr>
<td>23.534</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s4/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>u_hdmi/svo_tmds_0/n377_s3/I2</td>
</tr>
<tr>
<td>24.347</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s3/F</td>
</tr>
<tr>
<td>24.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_hdmi/svo_tmds_0/n377_s1/I0</td>
</tr>
<tr>
<td>25.588</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>26.078</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>u_hdmi/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>26.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>26.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.615, 51.713%; route: 12.255, 46.546%; tC2Q: 0.458, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s15/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s15/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>8.405</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n407_s1/I2</td>
</tr>
<tr>
<td>9.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n407_s1/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>11.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>u_hdmi/svo_tmds_0/n260_s3/I0</td>
</tr>
<tr>
<td>13.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s17/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s17/F</td>
</tr>
<tr>
<td>16.552</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n325_s/I1</td>
</tr>
<tr>
<td>17.253</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s/SUM</td>
</tr>
<tr>
<td>18.407</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s0/I0</td>
</tr>
<tr>
<td>19.365</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>19.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>19.893</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>20.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>u_hdmi/svo_tmds_0/n380_s4/I0</td>
</tr>
<tr>
<td>21.414</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>22.235</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td>u_hdmi/svo_tmds_0/n379_s3/I1</td>
</tr>
<tr>
<td>23.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s3/F</td>
</tr>
<tr>
<td>24.402</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>u_hdmi/svo_tmds_0/n379_s1/I0</td>
</tr>
<tr>
<td>25.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>25.440</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_hdmi/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>26.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.644, 52.680%; route: 11.797, 45.550%; tC2Q: 0.458, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>17.133</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C45[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.683</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>18.246</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>19.067</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>20.025</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>20.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.588</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.403</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s7/I1</td>
</tr>
<tr>
<td>22.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s7/F</td>
</tr>
<tr>
<td>23.272</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s4/I0</td>
</tr>
<tr>
<td>24.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s4/F</td>
</tr>
<tr>
<td>24.914</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I1</td>
</tr>
<tr>
<td>25.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>25.742</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>26.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>26.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.110, 54.699%; route: 11.228, 43.524%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>17.133</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C45[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.683</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>18.246</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>19.067</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>20.025</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>20.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.588</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.403</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s7/I1</td>
</tr>
<tr>
<td>22.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s7/F</td>
</tr>
<tr>
<td>23.250</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s4/I1</td>
</tr>
<tr>
<td>24.349</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s4/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I1</td>
</tr>
<tr>
<td>25.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>25.392</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>26.214</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>26.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.793, 57.691%; route: 10.390, 40.521%; tC2Q: 0.458, 1.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>17.133</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C45[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.683</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>18.246</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>19.067</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>20.025</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>20.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.588</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.403</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s7/I1</td>
</tr>
<tr>
<td>22.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s7/F</td>
</tr>
<tr>
<td>23.245</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[2][B]</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>24.067</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C45[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>24.073</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n379_s1/I1</td>
</tr>
<tr>
<td>25.105</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>25.110</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>26.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>26.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.726, 57.591%; route: 10.386, 40.617%; tC2Q: 0.458, 1.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s14/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s14/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s2/I2</td>
</tr>
<tr>
<td>7.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_hdmi/svo_tmds_0/n405_s1/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n405_s1/F</td>
</tr>
<tr>
<td>10.408</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n146_s20/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n146_s20/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_hdmi/svo_tmds_0/n144_s8/I3</td>
</tr>
<tr>
<td>12.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n144_s8/F</td>
</tr>
<tr>
<td>14.424</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n145_s11/I0</td>
</tr>
<tr>
<td>15.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n145_s11/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s/I1</td>
</tr>
<tr>
<td>17.456</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>18.243</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>19.201</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>20.149</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s5/I3</td>
</tr>
<tr>
<td>21.181</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>u_hdmi/svo_tmds_0/n378_s5/I2</td>
</tr>
<tr>
<td>23.128</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s5/F</td>
</tr>
<tr>
<td>23.933</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td>u_hdmi/svo_tmds_0/n378_s1/I1</td>
</tr>
<tr>
<td>24.558</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s1/F</td>
</tr>
<tr>
<td>24.976</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>u_hdmi/svo_tmds_0/n378_s0/I0</td>
</tr>
<tr>
<td>26.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s0/F</td>
</tr>
<tr>
<td>26.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.487, 48.962%; route: 12.558, 49.241%; tC2Q: 0.458, 1.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>16.644</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>17.194</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n245_s/COUT</td>
</tr>
<tr>
<td>17.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n326_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n326_s/SUM</td>
</tr>
<tr>
<td>18.577</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n326_s0/I0</td>
</tr>
<tr>
<td>19.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n326_s0/COUT</td>
</tr>
<tr>
<td>19.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s0/CIN</td>
</tr>
<tr>
<td>19.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>19.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>20.155</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>21.620</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n381_s3/I3</td>
</tr>
<tr>
<td>22.245</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s3/F</td>
</tr>
<tr>
<td>22.664</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n381_s1/I0</td>
</tr>
<tr>
<td>23.696</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s1/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n381_s0/I0</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s0/F</td>
</tr>
<tr>
<td>25.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.344, 53.915%; route: 10.948, 44.233%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.265</td>
<td>4.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>7.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>7.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>7.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>8.798</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[1][A]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.830</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>11.959</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>12.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>3.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_16_s0/I2</td>
</tr>
<tr>
<td>18.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_16_s0/F</td>
</tr>
<tr>
<td>19.487</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>u_picorv32/decoded_imm_j_c_16_s1/I0</td>
</tr>
<tr>
<td>20.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_16_s1/F</td>
</tr>
<tr>
<td>21.334</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>22.156</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>22.161</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>23.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>23.998</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>25.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3292_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.303, 37.933%; route: 14.763, 60.198%; tC2Q: 0.458, 1.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n407_s3/I3</td>
</tr>
<tr>
<td>3.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n407_s3/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_hdmi/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>4.939</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>4.961</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s5/I3</td>
</tr>
<tr>
<td>5.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s5/F</td>
</tr>
<tr>
<td>6.282</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I1</td>
</tr>
<tr>
<td>7.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_hdmi/svo_tmds_1/n403_s3/I0</td>
</tr>
<tr>
<td>9.256</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n403_s3/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I1</td>
</tr>
<tr>
<td>11.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>15.841</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.391</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s/CIN</td>
</tr>
<tr>
<td>17.011</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s/SUM</td>
</tr>
<tr>
<td>17.832</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/I0</td>
</tr>
<tr>
<td>18.790</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>19.318</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>19.741</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s5/I0</td>
</tr>
<tr>
<td>20.543</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>20.967</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s3/I1</td>
</tr>
<tr>
<td>22.066</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s3/F</td>
</tr>
<tr>
<td>22.871</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td>u_hdmi/svo_tmds_1/n380_s1/I0</td>
</tr>
<tr>
<td>23.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>23.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>25.074</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>25.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.596, 59.570%; route: 9.448, 38.559%; tC2Q: 0.458, 1.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s4/I0</td>
</tr>
<tr>
<td>4.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I3</td>
</tr>
<tr>
<td>6.815</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>12.448</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>13.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.785</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>15.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>17.133</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C45[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.683</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>18.246</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>19.067</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>20.025</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>20.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.588</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.403</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td>u_hdmi/svo_tmds_2/n382_s4/I2</td>
</tr>
<tr>
<td>22.429</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s4/F</td>
</tr>
<tr>
<td>22.848</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_hdmi/svo_tmds_2/n382_s1/I1</td>
</tr>
<tr>
<td>23.650</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s1/F</td>
</tr>
<tr>
<td>24.069</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/n382_s0/I0</td>
</tr>
<tr>
<td>24.891</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s0/F</td>
</tr>
<tr>
<td>24.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C46[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.458, 55.339%; route: 10.403, 42.776%; tC2Q: 0.458, 1.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n407_s3/I3</td>
</tr>
<tr>
<td>3.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n407_s3/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_hdmi/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>4.939</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>4.961</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s5/I3</td>
</tr>
<tr>
<td>5.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s5/F</td>
</tr>
<tr>
<td>6.282</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I1</td>
</tr>
<tr>
<td>7.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_hdmi/svo_tmds_1/n403_s3/I0</td>
</tr>
<tr>
<td>9.256</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n403_s3/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I1</td>
</tr>
<tr>
<td>11.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>15.841</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.391</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s/CIN</td>
</tr>
<tr>
<td>17.011</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s/SUM</td>
</tr>
<tr>
<td>17.832</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/I0</td>
</tr>
<tr>
<td>18.790</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>19.318</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>19.741</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s5/I0</td>
</tr>
<tr>
<td>20.563</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>21.719</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s3/I2</td>
</tr>
<tr>
<td>22.521</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s3/F</td>
</tr>
<tr>
<td>22.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s1/I0</td>
</tr>
<tr>
<td>23.762</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>23.767</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_hdmi/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>24.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>24.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.042, 57.799%; route: 9.794, 40.314%; tC2Q: 0.458, 1.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n407_s3/I3</td>
</tr>
<tr>
<td>3.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n407_s3/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_hdmi/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>4.939</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>4.961</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s5/I3</td>
</tr>
<tr>
<td>5.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s5/F</td>
</tr>
<tr>
<td>6.282</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I1</td>
</tr>
<tr>
<td>7.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_hdmi/svo_tmds_1/n403_s3/I0</td>
</tr>
<tr>
<td>9.256</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n403_s3/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I1</td>
</tr>
<tr>
<td>11.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>15.841</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.391</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.954</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>17.775</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>18.733</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>18.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>18.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>18.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/COUT</td>
</tr>
<tr>
<td>18.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[2][A]</td>
<td>u_hdmi/svo_tmds_1/n323_s0/CIN</td>
</tr>
<tr>
<td>18.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n323_s0/COUT</td>
</tr>
<tr>
<td>18.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n322_s0/CIN</td>
</tr>
<tr>
<td>18.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n322_s0/COUT</td>
</tr>
<tr>
<td>18.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/n321_s0/CIN</td>
</tr>
<tr>
<td>19.524</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n321_s0/SUM</td>
</tr>
<tr>
<td>20.350</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I0</td>
</tr>
<tr>
<td>21.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>21.795</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s3/I1</td>
</tr>
<tr>
<td>22.856</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>23.275</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I0</td>
</tr>
<tr>
<td>23.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>23.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>24.728</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>24.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.238, 58.941%; route: 9.460, 39.161%; tC2Q: 0.458, 1.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s14/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s14/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s2/I2</td>
</tr>
<tr>
<td>7.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_hdmi/svo_tmds_0/n405_s1/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n405_s1/F</td>
</tr>
<tr>
<td>10.408</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n146_s20/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n146_s20/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_hdmi/svo_tmds_0/n144_s8/I3</td>
</tr>
<tr>
<td>12.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n144_s8/F</td>
</tr>
<tr>
<td>14.424</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n145_s11/I0</td>
</tr>
<tr>
<td>15.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n145_s11/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s/I1</td>
</tr>
<tr>
<td>17.456</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>18.243</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>19.201</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>20.149</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s5/I3</td>
</tr>
<tr>
<td>21.181</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s5/F</td>
</tr>
<tr>
<td>21.677</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_0/n380_s3/I1</td>
</tr>
<tr>
<td>22.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s3/F</td>
</tr>
<tr>
<td>22.504</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_hdmi/svo_tmds_0/n380_s1/I0</td>
</tr>
<tr>
<td>23.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>23.609</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>24.431</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>24.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.880, 53.984%; route: 10.521, 44.095%; tC2Q: 0.458, 1.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/reg_pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3326_DIAREG_G_28_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>u_picorv32/reg_pc_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_pc_4_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>u_picorv32/cpuregs_wrdata_6_s2/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_6_s2/F</td>
</tr>
<tr>
<td>5.088</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>u_picorv32/cpuregs_wrdata_9_s2/I3</td>
</tr>
<tr>
<td>5.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_9_s2/F</td>
</tr>
<tr>
<td>7.504</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>u_picorv32/cpuregs_wrdata_12_s2/I3</td>
</tr>
<tr>
<td>8.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_12_s2/F</td>
</tr>
<tr>
<td>10.900</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_picorv32/cpuregs_wrdata_21_s4/I1</td>
</tr>
<tr>
<td>11.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_21_s4/F</td>
</tr>
<tr>
<td>13.783</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_picorv32/cpuregs_wrdata_24_s2/I3</td>
</tr>
<tr>
<td>14.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_24_s2/F</td>
</tr>
<tr>
<td>16.615</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>u_picorv32/cpuregs_wrdata_27_s3/I0</td>
</tr>
<tr>
<td>17.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_27_s3/F</td>
</tr>
<tr>
<td>19.824</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_picorv32/cpuregs_wrdata_28_s2/I1</td>
</tr>
<tr>
<td>20.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_28_s2/F</td>
</tr>
<tr>
<td>20.455</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_picorv32/cpuregs_wrdata_28_s0/I1</td>
</tr>
<tr>
<td>21.487</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_28_s0/F</td>
</tr>
<tr>
<td>24.394</td>
<td>2.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3326_DIAREG_G_28_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>u_picorv32/cpuregs_3326_DIAREG_G_28_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>u_picorv32/cpuregs_3326_DIAREG_G_28_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.239, 30.388%; route: 16.124, 67.688%; tC2Q: 0.458, 1.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_9_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_9_s0/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n407_s3/I3</td>
</tr>
<tr>
<td>3.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n407_s3/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_hdmi/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>4.939</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>4.961</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s5/I3</td>
</tr>
<tr>
<td>5.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s5/F</td>
</tr>
<tr>
<td>6.282</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I1</td>
</tr>
<tr>
<td>7.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_hdmi/svo_tmds_1/n403_s3/I0</td>
</tr>
<tr>
<td>9.256</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n403_s3/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I1</td>
</tr>
<tr>
<td>11.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>15.841</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.391</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.954</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>17.775</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>18.733</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>18.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>18.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>19.318</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>19.741</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s5/I0</td>
</tr>
<tr>
<td>20.563</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>21.372</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[3][B]</td>
<td>u_hdmi/svo_tmds_1/n379_s3/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s3/F</td>
</tr>
<tr>
<td>22.410</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s1/I0</td>
</tr>
<tr>
<td>23.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>23.447</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>24.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>24.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.205, 59.944%; route: 9.034, 38.122%; tC2Q: 0.458, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.265</td>
<td>4.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>7.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>7.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>7.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>8.798</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[1][A]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.830</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>11.959</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>12.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>14.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>15.709</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>16.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>22.074</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>u_picorv32/n6963_s15/I2</td>
</tr>
<tr>
<td>22.699</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s15/F</td>
</tr>
<tr>
<td>23.118</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>u_picorv32/n6963_s12/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s12/F</td>
</tr>
<tr>
<td>24.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>u_picorv32/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>u_picorv32/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.601, 32.147%; route: 15.585, 65.914%; tC2Q: 0.458, 1.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/q_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s15/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s15/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>8.405</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n407_s1/I2</td>
</tr>
<tr>
<td>9.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n407_s1/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>11.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>u_hdmi/svo_tmds_0/n260_s3/I0</td>
</tr>
<tr>
<td>13.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s17/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s17/F</td>
</tr>
<tr>
<td>16.051</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>17.009</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>17.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>18.433</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>19.532</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>20.689</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n359_s1/I2</td>
</tr>
<tr>
<td>21.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n359_s1/F</td>
</tr>
<tr>
<td>22.646</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n408_s1/I2</td>
</tr>
<tr>
<td>23.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n408_s1/F</td>
</tr>
<tr>
<td>23.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/q_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/q_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.574, 49.946%; route: 11.141, 48.076%; tC2Q: 0.458, 1.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s14/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s14/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s2/I2</td>
</tr>
<tr>
<td>7.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_hdmi/svo_tmds_0/n405_s1/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n405_s1/F</td>
</tr>
<tr>
<td>10.408</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n146_s20/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n146_s20/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_hdmi/svo_tmds_0/n144_s8/I3</td>
</tr>
<tr>
<td>12.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n144_s8/F</td>
</tr>
<tr>
<td>14.424</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n145_s11/I0</td>
</tr>
<tr>
<td>15.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n145_s11/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s/I1</td>
</tr>
<tr>
<td>17.456</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>18.243</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[1][A]</td>
<td>u_hdmi/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>19.201</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[1][B]</td>
<td>u_hdmi/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>20.149</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][B]</td>
<td>u_hdmi/svo_tmds_0/n381_s4/I3</td>
</tr>
<tr>
<td>21.210</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n381_s4/F</td>
</tr>
<tr>
<td>21.629</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td>u_hdmi/svo_tmds_0/n381_s1/I1</td>
</tr>
<tr>
<td>22.655</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n381_s1/F</td>
</tr>
<tr>
<td>23.074</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_hdmi/svo_tmds_0/n381_s0/I0</td>
</tr>
<tr>
<td>23.700</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n381_s0/F</td>
</tr>
<tr>
<td>23.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.818, 51.098%; route: 10.852, 46.920%; tC2Q: 0.458, 1.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s15/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s15/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>8.405</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n407_s1/I2</td>
</tr>
<tr>
<td>9.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n407_s1/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>11.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>u_hdmi/svo_tmds_0/n260_s3/I0</td>
</tr>
<tr>
<td>13.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s17/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s17/F</td>
</tr>
<tr>
<td>16.051</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>17.009</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>17.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>18.433</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>19.532</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>20.689</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n359_s1/I2</td>
</tr>
<tr>
<td>21.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n359_s1/F</td>
</tr>
<tr>
<td>22.646</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_hdmi/svo_tmds_0/n407_s0/I2</td>
</tr>
<tr>
<td>23.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n407_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_hdmi/svo_tmds_0/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_hdmi/svo_tmds_0/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.507, 49.801%; route: 11.141, 48.216%; tC2Q: 0.458, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/q_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s3/I1</td>
</tr>
<tr>
<td>3.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s3/F</td>
</tr>
<tr>
<td>4.843</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s15/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s15/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>8.405</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n407_s1/I2</td>
</tr>
<tr>
<td>9.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n407_s1/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>11.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>u_hdmi/svo_tmds_0/n260_s3/I0</td>
</tr>
<tr>
<td>13.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s17/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s17/F</td>
</tr>
<tr>
<td>16.051</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>17.009</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>17.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>18.433</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>19.532</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>20.689</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n359_s1/I2</td>
</tr>
<tr>
<td>21.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n359_s1/F</td>
</tr>
<tr>
<td>22.631</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_0/n401_s0/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n401_s0/F</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/q_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_0/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_0/q_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.297, 49.373%; route: 11.126, 48.624%; tC2Q: 0.458, 2.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.265</td>
<td>4.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>7.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>7.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>7.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>8.798</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[1][A]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.830</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>11.959</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>12.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>14.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>15.709</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>16.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>21.589</td>
<td>5.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>u_picorv32/n6961_s15/I2</td>
</tr>
<tr>
<td>22.411</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6961_s15/F</td>
</tr>
<tr>
<td>22.417</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_picorv32/n6961_s12/I2</td>
</tr>
<tr>
<td>23.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6961_s12/F</td>
</tr>
<tr>
<td>23.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_picorv32/reg_op1_23_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_picorv32/reg_op1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.731, 33.795%; route: 14.687, 64.202%; tC2Q: 0.458, 2.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.265</td>
<td>4.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.793</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.850</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>7.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>7.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>7.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>8.798</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[1][A]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.830</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>11.959</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>12.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>14.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>15.709</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>16.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>21.575</td>
<td>5.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>u_picorv32/n6951_s13/I2</td>
</tr>
<tr>
<td>22.397</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s13/F</td>
</tr>
<tr>
<td>22.403</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>u_picorv32/n6951_s12/I0</td>
</tr>
<tr>
<td>23.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s12/F</td>
</tr>
<tr>
<td>23.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>u_picorv32/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.731, 33.815%; route: 14.673, 64.181%; tC2Q: 0.458, 2.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/reg_pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>u_picorv32/reg_pc_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_pc_4_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>u_picorv32/cpuregs_wrdata_6_s2/I2</td>
</tr>
<tr>
<td>3.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_6_s2/F</td>
</tr>
<tr>
<td>5.088</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>u_picorv32/cpuregs_wrdata_9_s2/I3</td>
</tr>
<tr>
<td>5.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_9_s2/F</td>
</tr>
<tr>
<td>7.504</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>u_picorv32/cpuregs_wrdata_12_s2/I3</td>
</tr>
<tr>
<td>8.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_12_s2/F</td>
</tr>
<tr>
<td>10.900</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_picorv32/cpuregs_wrdata_21_s4/I1</td>
</tr>
<tr>
<td>11.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_21_s4/F</td>
</tr>
<tr>
<td>13.783</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_picorv32/cpuregs_wrdata_24_s2/I3</td>
</tr>
<tr>
<td>14.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_24_s2/F</td>
</tr>
<tr>
<td>16.615</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>u_picorv32/cpuregs_wrdata_27_s3/I0</td>
</tr>
<tr>
<td>17.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_27_s3/F</td>
</tr>
<tr>
<td>19.824</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_picorv32/cpuregs_wrdata_28_s2/I1</td>
</tr>
<tr>
<td>20.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_28_s2/F</td>
</tr>
<tr>
<td>20.455</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_picorv32/cpuregs_wrdata_28_s0/I1</td>
</tr>
<tr>
<td>21.487</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_wrdata_28_s0/F</td>
</tr>
<tr>
<td>23.762</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_cpuregs_0_0_s0/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0/CLKA</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.239, 31.217%; route: 15.492, 66.807%; tC2Q: 0.458, 1.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_7_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_6_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_8_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_0/q_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>u_hdmi/svo_tmds_0/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/q_out_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/dout_buf2_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40</td>
<td>u_hdmi/svo_tmds_0/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40</td>
<td>u_hdmi/svo_tmds_0/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_9_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_9_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s2/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.507%; tC2Q: 0.333, 55.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/n80_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n80_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_hdmi/svo_enc/n119_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n119_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_hdmi/svo_enc/n112_s4/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n112_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_hdmi/svo_term/n1183_s5/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n1183_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_hdmi/svo_term/p2_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_x_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_hdmi/svo_term/n1095_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n1095_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_hdmi/svo_term/p2_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_hdmi/svo_term/n984_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n984_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi/svo_term/n781_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n781_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_hdmi/svo_term/n820_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n820_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_hdmi/svo_term/n817_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n817_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_hdmi/svo_term/n813_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n813_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_hdmi/svo_term/n810_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n810_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_hdmi/svo_tcard/n1693_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1693_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>u_hdmi/svo_tcard/n1393_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1393_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_23_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_hdmi/svo_tcard/n1121_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1121_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.436</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.596%; route: 3.306, 67.981%; tC2Q: 0.458, 9.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>2.523</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>2.523</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>2.523</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>-1.439</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>-1.439</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.124</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.382</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>-1.439</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.234%; route: 1.812, 63.148%; tC2Q: 0.333, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1906</td>
<td>clk_p</td>
<td>0.973</td>
<td>0.659</td>
</tr>
<tr>
<td>458</td>
<td>n6_7</td>
<td>32.632</td>
<td>3.590</td>
</tr>
<tr>
<td>113</td>
<td>n142_5</td>
<td>0.973</td>
<td>2.633</td>
</tr>
<tr>
<td>103</td>
<td>uart_addr[2]</td>
<td>12.045</td>
<td>4.880</td>
</tr>
<tr>
<td>97</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>28.119</td>
<td>4.369</td>
</tr>
<tr>
<td>96</td>
<td>p4_y[1]</td>
<td>21.163</td>
<td>3.128</td>
</tr>
<tr>
<td>92</td>
<td>latched_branch</td>
<td>19.815</td>
<td>5.098</td>
</tr>
<tr>
<td>88</td>
<td>cpu_state.cpu_state_fetch</td>
<td>29.087</td>
<td>3.628</td>
</tr>
<tr>
<td>87</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>28.713</td>
<td>3.300</td>
</tr>
<tr>
<td>87</td>
<td>p4_y[0]</td>
<td>20.567</td>
<td>3.127</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C4</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C8</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C10</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R3C12</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C4</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C23</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
