{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524120026504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524120026504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 14:40:26 2018 " "Processing started: Thu Apr 19 14:40:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524120026504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524120026504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524120026504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1524120026957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chrom.v 1 1 " "Found 1 design units, including 1 entities, in source file chrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 chrom " "Found entity 1: chrom" {  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.v 1 1 " "Found 1 design units, including 1 entities, in source file text.v" { { "Info" "ISGN_ENTITY_NAME" "1 text " "Found entity 1: text" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "para_define.v 0 0 " "Found 0 design units, including 0 entities, in source file para_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_800_600 " "Found entity 1: vga_800_600" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr8_11d.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr8_11d.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8_11D " "Found entity 1: LFSR8_11D" {  } { { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.v 1 1 " "Found 1 design units, including 1 entities, in source file led8.v" { { "Info" "ISGN_ENTITY_NAME" "1 led8 " "Found entity 1: led8" {  } { { "led8.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/led8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad.v(18) " "Verilog HDL information at keypad.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad4x4 " "Found entity 1: keypad4x4" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led game2048.v(30) " "Verilog HDL Declaration information at game2048.v(30): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row ROW game2048.v(5) " "Verilog HDL Declaration information at game2048.v(5): object \"row\" differs only in case from object \"ROW\" in the same scope" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.v 1 1 " "Found 1 design units, including 1 entities, in source file game2048.v" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game2048 " "Elaborating entity \"game2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524120027426 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq game2048.v(196) " "Verilog HDL Always Construct warning at game2048.v(196): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027458 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game2048.v(196) " "Verilog HDL Case Statement warning at game2048.v(196): incomplete case statement has no default case item" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027458 "|game2048"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game2048.v(196) " "Verilog HDL Case Statement information at game2048.v(196): all case item expressions in this case statement are onehot" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027458 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt game2048.v(195) " "Verilog HDL Always Construct warning at game2048.v(195): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027458 "|game2048"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Light game2048.v(16) " "Output port \"Light\" at game2048.v(16) has no driver" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1524120027458 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] game2048.v(195) " "Inferred latch for \"cnt\[0\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027473 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] game2048.v(195) " "Inferred latch for \"cnt\[1\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027473 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] game2048.v(195) " "Inferred latch for \"cnt\[2\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027473 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] game2048.v(195) " "Inferred latch for \"cnt\[3\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027473 "|game2048"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad4x4 keypad4x4:key " "Elaborating entity \"keypad4x4\" for hierarchy \"keypad4x4:key\"" {  } { { "game2048.v" "key" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led8 led8:led " "Elaborating entity \"led8\" for hierarchy \"led8:led\"" {  } { { "game2048.v" "led" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8_11D LFSR8_11D:LFSR8_11D " "Elaborating entity \"LFSR8_11D\" for hierarchy \"LFSR8_11D:LFSR8_11D\"" {  } { { "game2048.v" "LFSR8_11D" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chrom chrom:chrom " "Elaborating entity \"chrom\" for hierarchy \"chrom:chrom\"" {  } { { "game2048.v" "chrom" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram chrom:chrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"chrom:chrom\|altsyncram:altsyncram_component\"" {  } { { "chrom.v" "altsyncram_component" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chrom:chrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"chrom:chrom\|altsyncram:altsyncram_component\"" {  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chrom:chrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"chrom:chrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027723 ""}  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120027723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldb1 " "Found entity 1: altsyncram_ldb1" {  } { { "db/altsyncram_ldb1.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/altsyncram_ldb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120027801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120027801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldb1 chrom:chrom\|altsyncram:altsyncram_component\|altsyncram_ldb1:auto_generated " "Elaborating entity \"altsyncram_ldb1\" for hierarchy \"chrom:chrom\|altsyncram:altsyncram_component\|altsyncram_ldb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text block:ROW\[0\].COL\[0\].block\|text:B\[0\].text " "Elaborating entity \"text\" for hierarchy \"block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\"" {  } { { "block.v" "B\[0\].text" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027816 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027832 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027848 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027864 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027879 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027894 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027910 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524120027926 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_800_600 vga_800_600:video " "Elaborating entity \"vga_800_600\" for hierarchy \"vga_800_600:video\"" {  } { { "game2048.v" "video" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120027942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga.v(46) " "Verilog HDL assignment warning at vga.v(46): truncated value with size 11 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524120027942 "|game2048|vga_800_600:video"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "116 " "Inferred 116 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "game2048.v" "Mult3" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "game2048.v" "Mult0" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "game2048.v" "Mult2" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "game2048.v" "Mult1" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032504 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524120032504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032551 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120032551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aah " "Found entity 1: add_sub_aah" {  } { { "db/add_sub_aah.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_aah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120032723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120032723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bah " "Found entity 1: add_sub_bah" {  } { { "db/add_sub_bah.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_bah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120032801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120032801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|altshift:external_latency_ffs lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032816 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120032816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120032894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120032894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032910 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120032910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120032941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0 " "Instantiated megafunction \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120032957 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120032957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120033254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033254 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120033254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_shm " "Found entity 1: lpm_divide_shm" {  } { { "db/lpm_divide_shm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_shm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120033379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033379 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120033379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120033394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033394 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120033394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120033504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120033504 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524120033504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524120033613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524120033613 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[3\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[3\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[3\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[3\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035973 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[1][3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524120035973 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524120035973 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120035989 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524120035989 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524120035989 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "80 " "80 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1524120038004 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1524120038098 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1524120038098 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1524120038098 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524120038160 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1524120038160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[3\] " "Latch cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038160 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[2\] " "Latch cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038160 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[2\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[2\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[2\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038160 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[2\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[2\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[2\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[1\] " "Latch cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[1\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[1\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[0\] " "Latch cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[0\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[0\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[3\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[3\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[3\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[3\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[3\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[3\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524120038176 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524120038176 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 3 -1 0 } } { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 13 -1 0 } } { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524120038223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524120038223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDOut\[7\] GND " "Pin \"LEDOut\[7\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|LEDOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[0\] GND " "Pin \"Light\[0\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[1\] GND " "Pin \"Light\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[2\] GND " "Pin \"Light\[2\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[3\] GND " "Pin \"Light\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[4\] GND " "Pin \"Light\[4\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[5\] GND " "Pin \"Light\[5\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[6\] GND " "Pin \"Light\[6\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[7\] GND " "Pin \"Light\[7\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524120043286 "|game2048|Light[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524120043286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524120043942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524120049598 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[2\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[2\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120049660 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1524120049660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/2048_fpga/output_files/2048.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/2048_fpga/output_files/2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524120050130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524120051114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524120051114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15283 " "Implemented 15283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524120053066 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524120053066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15208 " "Implemented 15208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524120053066 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524120053066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524120053066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524120053176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:40:53 2018 " "Processing ended: Thu Apr 19 14:40:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524120053176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524120053176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524120053176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524120053176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524120055224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524120055224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 14:40:54 2018 " "Processing started: Thu Apr 19 14:40:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524120055224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524120055224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524120055224 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524120055316 ""}
{ "Info" "0" "" "Project  = 2048" {  } {  } 0 0 "Project  = 2048" 0 0 "Fitter" 0 0 1524120055316 ""}
{ "Info" "0" "" "Revision = 2048" {  } {  } 0 0 "Revision = 2048" 0 0 "Fitter" 0 0 1524120055316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524120055629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2048 EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"2048\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524120055739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524120055785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524120055785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524120056988 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524120057316 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524120057316 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524120057316 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 33566 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524120057349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 33568 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524120057349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 33570 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524120057349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 33572 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524120057349 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524120057349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524120057349 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1524120057364 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1524120059520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524120059520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524120059520 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~3  from: datab  to: combout " "Cell: WideNor0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: dataa  to: combout " "Cell: WideOr9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datab  to: combout " "Cell: WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datac  to: combout " "Cell: WideOr9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120059614 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1524120059614 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524120059660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524120059660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524120059660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 151 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN 151 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[1\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[0].text|x_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 926 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[3\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[3\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[0].text|x_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 924 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[2\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[2\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[0].text|x_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 925 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[4\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[4\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[0].text|x_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 923 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[1].text|x_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2509 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[0\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[0\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[1].text|x_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2510 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[3\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[3\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[1].text|x_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[2\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[2\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[1].text|x_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2508 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[4\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[4\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[1].text|x_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\] " "Destination node block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|text:B[2].text|x_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2486 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 33558 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad4x4:key\|cnt\[14\]  " "Automatically promoted node keypad4x4:key\|cnt\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad4x4:key\|cnt\[14\]~44 " "Destination node keypad4x4:key\|cnt\[14\]~44" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad4x4:key|cnt[14]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 12553 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad4x4:key\|rowdown\[3\] " "Destination node keypad4x4:key\|rowdown\[3\]" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 34 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad4x4:key|rowdown[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 1072 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad4x4:key\|rowdown\[2\] " "Destination node keypad4x4:key\|rowdown\[2\]" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 34 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad4x4:key|rowdown[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 1073 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad4x4:key\|rowdown\[1\] " "Destination node keypad4x4:key\|rowdown\[1\]" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 34 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad4x4:key|rowdown[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 1074 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad4x4:key|cnt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 1048 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_state.game_move " "Destination node game_state.game_move" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 48 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state.game_move } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 1430 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g\[0\]~3 " "Destination node g\[0\]~3" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 12128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q~0 " "Destination node q~0" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 12512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_state~23 " "Destination node game_state~23" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 48 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 13162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_state~28 " "Destination node game_state~28" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 48 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 13171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g\[0\]~10 " "Destination node g\[0\]~10" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 31006 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1524120060224 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 2529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0~7  " "Automatically promoted node WideNor0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060239 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideNor0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 13929 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "block:ROW\[0\].COL\[0\].block\|Mux0~0  " "Automatically promoted node block:ROW\[0\].COL\[0\].block\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060239 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[0].block|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 14141 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "block:ROW\[0\].COL\[1\].block\|Mux0~0  " "Automatically promoted node block:ROW\[0\].COL\[1\].block\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060239 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[1].block|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 14068 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "block:ROW\[0\].COL\[2\].block\|Mux0~0  " "Automatically promoted node block:ROW\[0\].COL\[2\].block\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060239 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[2].block|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 14000 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "block:ROW\[0\].COL\[3\].block\|Mux0~0  " "Automatically promoted node block:ROW\[0\].COL\[3\].block\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524120060239 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block:ROW[0].COL[3].block|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 0 { 0 ""} 0 14198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524120060239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524120061880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524120061895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524120061895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524120061895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524120061911 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524120061911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524120061911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524120061927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524120063879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1524120063894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524120063894 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524120065051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524120067269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524120073692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524120073754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524120091785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524120091785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524120093958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Thomas/Documents/2048_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1524120103067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524120103067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524120116254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1524120116254 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524120116254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "15.25 " "Total time spent on timing analysis during the Fitter is 15.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1524120116598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524120116644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524120117988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524120118035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524120119207 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524120121440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/2048_fpga/output_files/2048.fit.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/2048_fpga/output_files/2048.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524120124143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1485 " "Peak virtual memory: 1485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524120126518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:42:06 2018 " "Processing ended: Thu Apr 19 14:42:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524120126518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524120126518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524120126518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524120126518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524120128440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524120128440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 14:42:08 2018 " "Processing started: Thu Apr 19 14:42:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524120128440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524120128440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524120128440 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524120130112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524120130159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524120130706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:42:10 2018 " "Processing ended: Thu Apr 19 14:42:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524120130706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524120130706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524120130706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524120130706 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524120131550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524120132753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524120132753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 14:42:12 2018 " "Processing started: Thu Apr 19 14:42:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524120132753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524120132753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048 -c 2048 " "Command: quartus_sta 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524120132753 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1524120132862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1524120133331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524120133393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524120133393 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1524120134143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1524120134315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524120134315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad4x4:key\|cnt\[14\] keypad4x4:key\|cnt\[14\] " "create_clock -period 1.000 -name keypad4x4:key\|cnt\[14\] keypad4x4:key\|cnt\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad4x4:key\|rowdown\[0\] keypad4x4:key\|rowdown\[0\] " "create_clock -period 1.000 -name keypad4x4:key\|rowdown\[0\] keypad4x4:key\|rowdown\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " "create_clock -period 1.000 -name block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_800_600:video\|h_cnt\[0\] vga_800_600:video\|h_cnt\[0\] " "create_clock -period 1.000 -name vga_800_600:video\|h_cnt\[0\] vga_800_600:video\|h_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " "create_clock -period 1.000 -name block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " "create_clock -period 1.000 -name block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " "create_clock -period 1.000 -name block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~3  from: datac  to: combout " "Cell: WideNor0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datab  to: combout " "Cell: WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datac  to: combout " "Cell: WideOr9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datad  to: combout " "Cell: WideOr9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1524120134565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1524120134597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524120134597 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1524120134597 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1524120134612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524120135237 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524120135237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.543 " "Worst-case setup slack is -31.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.543          -14806.017 clk  " "  -31.543          -14806.017 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.719             -33.250 vga_800_600:video\|h_cnt\[0\]  " "   -8.719             -33.250 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495             -10.475 keypad4x4:key\|cnt\[14\]  " "   -1.495             -10.475 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398              -2.733 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.398              -2.733 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351              -8.829 keypad4x4:key\|rowdown\[0\]  " "   -1.351              -8.829 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -1.727 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -0.894              -1.727 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.057 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -0.049              -0.057 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.346               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120135253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.460 " "Worst-case hold slack is -6.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.460             -25.525 vga_800_600:video\|h_cnt\[0\]  " "   -6.460             -25.525 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.114              -8.228 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -4.114              -8.228 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.982              -7.952 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -3.982              -7.952 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.331              -6.432 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -3.331              -6.432 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.239              -6.209 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -3.239              -6.209 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325             -21.965 clk  " "   -1.325             -21.965 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.217 keypad4x4:key\|cnt\[14\]  " "   -0.217              -0.217 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 keypad4x4:key\|rowdown\[0\]  " "    0.455               0.000 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120135299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120135299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120135315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.970 " "Worst-case minimum pulse width slack is -3.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970            -245.940 vga_800_600:video\|h_cnt\[0\]  " "   -3.970            -245.940 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1513.042 clk  " "   -3.201           -1513.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 keypad4x4:key\|cnt\[14\]  " "   -1.487             -16.357 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 keypad4x4:key\|rowdown\[0\]  " "   -1.487             -10.409 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.183               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.365               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.414               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.418               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120135331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524120136362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1524120136409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1524120138035 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~3  from: datac  to: combout " "Cell: WideNor0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datab  to: combout " "Cell: WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datac  to: combout " "Cell: WideOr9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datad  to: combout " "Cell: WideOr9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138503 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1524120138503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524120138627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524120138627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.768 " "Worst-case setup slack is -28.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.768          -13637.854 clk  " "  -28.768          -13637.854 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.202             -31.277 vga_800_600:video\|h_cnt\[0\]  " "   -8.202             -31.277 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431              -9.042 keypad4x4:key\|cnt\[14\]  " "   -1.431              -9.042 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -2.654 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.350              -2.654 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.326              -8.643 keypad4x4:key\|rowdown\[0\]  " "   -1.326              -8.643 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -1.636 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -0.842              -1.636 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.196 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -0.117              -0.196 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.271               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120138643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.911 " "Worst-case hold slack is -5.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.911             -23.235 vga_800_600:video\|h_cnt\[0\]  " "   -5.911             -23.235 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.679              -7.358 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -3.679              -7.358 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548              -7.093 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -3.548              -7.093 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990              -5.752 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -2.990              -5.752 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908              -5.556 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -2.908              -5.556 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193             -20.095 clk  " "   -1.193             -20.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.137 keypad4x4:key\|cnt\[14\]  " "   -0.137              -0.137 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 keypad4x4:key\|rowdown\[0\]  " "    0.404               0.000 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120138690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120138706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120138721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.969 " "Worst-case minimum pulse width slack is -3.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969            -227.289 vga_800_600:video\|h_cnt\[0\]  " "   -3.969            -227.289 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1513.042 clk  " "   -3.201           -1513.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 keypad4x4:key\|cnt\[14\]  " "   -1.487             -16.357 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 keypad4x4:key\|rowdown\[0\]  " "   -1.487             -10.409 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.063               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.238               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.308               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.357               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120138721 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524120139706 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[0\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[1\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout " "Cell: ROW\[0\].COL\[2\].block\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout " "Cell: ROW\[0\].COL\[3\].block\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~3  from: datac  to: combout " "Cell: WideNor0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datab  to: combout " "Cell: WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datac  to: combout " "Cell: WideOr9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr9~0  from: datad  to: combout " "Cell: WideOr9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1524120140112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524120140159 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524120140159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.944 " "Worst-case setup slack is -12.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.944           -5868.949 clk  " "  -12.944           -5868.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.482             -13.242 vga_800_600:video\|h_cnt\[0\]  " "   -3.482             -13.242 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -0.823 keypad4x4:key\|cnt\[14\]  " "   -0.249              -0.823 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -0.017              -0.017 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.140               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 keypad4x4:key\|rowdown\[0\]  " "    0.176               0.000 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.619               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.767               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120140174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.053 " "Worst-case hold slack is -3.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.053             -11.982 vga_800_600:video\|h_cnt\[0\]  " "   -3.053             -11.982 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961              -3.922 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.961              -3.922 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925              -3.833 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.925              -3.833 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -3.066 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.564              -3.066 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563              -3.026 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "   -1.563              -3.026 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836             -16.033 clk  " "   -0.836             -16.033 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 keypad4x4:key\|cnt\[14\]  " "   -0.175              -0.175 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 keypad4x4:key\|rowdown\[0\]  " "    0.128               0.000 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120140252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120140268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524120140284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1037.123 clk  " "   -3.000           -1037.123 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289             -68.043 vga_800_600:video\|h_cnt\[0\]  " "   -1.289             -68.043 vga_800_600:video\|h_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 keypad4x4:key\|cnt\[14\]  " "   -1.000             -11.000 keypad4x4:key\|cnt\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 keypad4x4:key\|rowdown\[0\]  " "   -1.000              -7.000 keypad4x4:key\|rowdown\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.376               0.000 block:ROW\[0\].COL\[2\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.403               0.000 block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.418               0.000 block:ROW\[0\].COL\[1\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\]  " "    0.418               0.000 block:ROW\[0\].COL\[3\].block\|text:B\[0\].text\|x_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524120140299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524120141643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524120141643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524120141987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:42:21 2018 " "Processing ended: Thu Apr 19 14:42:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524120141987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524120141987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524120141987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524120141987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524120143940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524120143940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 14:42:23 2018 " "Processing started: Thu Apr 19 14:42:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524120143940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524120143940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524120143940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_8_1200mv_85c_slow.vho C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_8_1200mv_85c_slow.vho in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120147238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_8_1200mv_0c_slow.vho C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_8_1200mv_0c_slow.vho in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120149018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_min_1200mv_0c_fast.vho C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_min_1200mv_0c_fast.vho in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120150815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048.vho C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048.vho in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120152612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_8_1200mv_85c_vhd_slow.sdo C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120154035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_8_1200mv_0c_vhd_slow.sdo C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120155457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_min_1200mv_0c_vhd_fast.sdo C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120156862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_vhd.sdo C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/ simulation " "Generated file 2048_vhd.sdo in folder \"C:/Users/Thomas/Documents/2048_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524120158285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524120158502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:42:38 2018 " "Processing ended: Thu Apr 19 14:42:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524120158502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524120158502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524120158502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524120158502 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus II Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524120159347 ""}
