<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelDAGToDAG.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelDAGToDAG.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelDAGToDAG_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AArch64ISelDAGToDAG.cpp - A dag to dag inst selector for AArch64 --===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines an instruction selector for the AArch64 target.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APSInt_8h.html">llvm/ADT/APSInt.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGISel_8h.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span> <span class="comment">// To access function attributes.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Intrinsics_8h.html">llvm/IR/Intrinsics.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="KnownBits_8h.html">llvm/Support/KnownBits.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   31</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-isel&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#acf9235cddac26ff3f81e8c56849bcaac">   32</a></span>&#160;<span class="preprocessor">#define PASS_NAME &quot;AArch64 Instruction Selection&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// AArch64DAGToDAGISel - AArch64 specific code to select AArch64 machine</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// instructions for SelectionDAG operations.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>AArch64DAGToDAGISel : <span class="keyword">public</span> <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  AArch64DAGToDAGISel() = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">explicit</span> AArch64DAGToDAGISel(<a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;tm,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                               <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OptLevel)</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      : <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>, tm, OptLevel), Subtarget(<span class="keyword">nullptr</span>) {}</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    Subtarget = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SelectionDAGISel.html#ac30dbb7b3dc79c161319d6569934614c">SelectionDAGISel::runOnMachineFunction</a>(MF);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// inline asm expressions.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                    <span class="keywordtype">unsigned</span> ConstraintID,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;OutOps) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">signed</span> Low, <span class="keywordtype">signed</span> High, <span class="keywordtype">signed</span> Scale&gt;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">bool</span> SelectRDVLImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> tryMLAV64LaneV128(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> tryMULLV64LaneV128(<span class="keywordtype">unsigned</span> IntNo, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> SelectArithExtendedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">bool</span> SelectArithUXTXRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> SelectArithImmed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Val, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">bool</span> SelectNegArithImmed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Val, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">bool</span> SelectArithShiftedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> SelectShiftedRegister(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> SelectLogicalShiftedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> SelectShiftedRegister(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed7S(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed7S(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 2, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed7S(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 4, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed7S(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 8, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed7S(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 16, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexedS9S128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexedBitWidth(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">true</span>, 9, 16, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexedU6S128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexedBitWidth(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">false</span>, 6, 16, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 2, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  }</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 4, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  }</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 8, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 16, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  }</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 2, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  }</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 4, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 8, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 16, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> Max&gt;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexedUImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Test if there is an appropriate addressing mode and check if the</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// immediate fits.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">bool</span> Found = SelectAddrModeIndexed(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Size, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (Found) {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CI = dyn_cast&lt;ConstantSDNode&gt;(OffImm)) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        int64_t <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = CI-&gt;getSExtValue();</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> &lt;= Max)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      }</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// Otherwise, base only, materialize address in register.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeWRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeWRO(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> / 8, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend, DoShift);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeXRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeXRO(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> / 8, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend, DoShift);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">bool</span> SelectExtractHigh(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Res) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">isLittleEndian</a>() &amp;&amp; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a> ||</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        !isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1)))</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getValueType();</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getConstantOperandVal(1);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() || !LVT.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>() ||</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> != VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    Res = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> SelectRoundingVLShr(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Res1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Res2) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">AArch64ISD::VLSHR</a>)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType();</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">unsigned</span> ShtAmt = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getConstantOperandVal(1);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> (ShtAmt &gt; VT.<a class="code" href="structllvm_1_1EVT.html#a547a88964f1673c84410baa7a2a83f4d">getScalarSizeInBits</a>() / 2 || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getOpcode() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a547a88964f1673c84410baa7a2a83f4d">getScalarSizeInBits</a>(),</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getConstantOperandVal(0)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getConstantOperandVal(1));</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getOpcode() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a> &amp;&amp;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;             isa&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getOperand(0)))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a547a88964f1673c84410baa7a2a83f4d">getScalarSizeInBits</a>(),</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getConstantOperandVal(0));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> != 1ULL &lt;&lt; (ShtAmt - 1))</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    Res1 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    Res2 = CurDAG-&gt;getTargetConstant(ShtAmt, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordtype">bool</span> SelectDupZeroOrUndef(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">switch</span>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>:</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>:</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>: {</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="keyword">auto</span> Opnd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(Opnd0))</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#acfd2e840c7c480f45753b81b504ff587">isNullFPConstant</a>(Opnd0))</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">bool</span> SelectDupZero(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">switch</span>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>:</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>: {</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keyword">auto</span> Opnd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(Opnd0))</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#acfd2e840c7c480f45753b81b504ff587">isNullFPConstant</a>(Opnd0))</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keyword">template</span>&lt;MVT::SimpleValueType VT&gt;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">bool</span> SelectSVEAddSubImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">return</span> SelectSVEAddSubImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, VT, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">template</span> &lt;MVT::SimpleValueType VT&gt;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">bool</span> SelectSVECpyDupImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">return</span> SelectSVECpyDupImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, VT, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">template</span> &lt;MVT::SimpleValueType VT, <span class="keywordtype">bool</span> Invert = false&gt;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">bool</span> SelectSVELogicalImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> SelectSVELogicalImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, VT, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, Invert);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">template</span> &lt;MVT::SimpleValueType VT&gt;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordtype">bool</span> SelectSVEArithImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> SelectSVEArithImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, VT, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Low, <span class="keywordtype">unsigned</span> High, <span class="keywordtype">bool</span> AllowSaturation = false&gt;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">bool</span> SelectSVEShiftImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> SelectSVEShiftImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>, <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, AllowSaturation, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordtype">bool</span> SelectSVEShiftSplatImmR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>)</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0).getVectorElementType();</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">return</span> SelectSVEShiftImm(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0), <span class="comment">/* Low */</span> 1,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                             <span class="comment">/* High */</span> EltVT.<a class="code" href="structllvm_1_1EVT.html#a7712dd4392b7eb944b709ac8442634d9">getFixedSizeInBits</a>(),</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                             <span class="comment">/* AllowSaturation */</span> <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// Returns a suitable CNT/INC/DEC/RDVL multiplier to calculate VSCALE*N.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">signed</span> Min, <span class="keywordtype">signed</span> Max, <span class="keywordtype">signed</span> Scale, <span class="keywordtype">bool</span> Shift&gt;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordtype">bool</span> SelectCntImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    int64_t MulImm = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getSExtValue();</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>)</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      MulImm = 1LL &lt;&lt; MulImm;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> ((MulImm % <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Scale)) != 0)</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    MulImm /= Scale;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> ((MulImm &gt;= Min) &amp;&amp; (MulImm &lt;= Max)) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(MulImm, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    }</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">signed</span> Max, <span class="keywordtype">signed</span> Scale&gt;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">bool</span> SelectEXTImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    int64_t MulImm = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getSExtValue();</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">if</span> (MulImm &gt;= 0 &amp;&amp; MulImm &lt;= Max) {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      MulImm *= Scale;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(MulImm, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    }</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> BaseReg&gt; <span class="keywordtype">bool</span> ImmToTile(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CI = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = CI-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getRegister(BaseReg + <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    }</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// Form sequences of consecutive 64/128-bit registers for use in NEON</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  /// instructions making use of a vector-list (e.g. ldN, tbl). Vecs must have</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// between 1 and 4 elements. If it contains a single element that is returned</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// unchanged; otherwise a REG_SEQUENCE value is returned.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// Form a sequence of SVE registers for instructions using list of vectors,</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// e.g. structured loads and stores (ldN, stN).</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createZTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// Similar to above, except the register must start at a multiple of the</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// tuple, e.g. z2 for a 2-tuple, or z8 for a 4-tuple.</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createZMulTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// Generic helper for the createDTuple/createQTuple</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// functions. Those should almost always be called instead.</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[],</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[]);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordtype">void</span> SelectTable(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> isExt);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">bool</span> tryIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordtype">bool</span> trySelectStackSlotTagP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordtype">void</span> SelectTagP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">void</span> SelectLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                     <span class="keywordtype">unsigned</span> SubRegIdx);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordtype">void</span> SelectPostLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                         <span class="keywordtype">unsigned</span> SubRegIdx);</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">void</span> SelectLoadLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordtype">void</span> SelectPostLoadLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">void</span> SelectPredicatedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Scale,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                            <span class="keywordtype">unsigned</span> Opc_rr, <span class="keywordtype">unsigned</span> Opc_ri,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                            <span class="keywordtype">bool</span> IsIntr = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">void</span> SelectDestructiveMultiIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                       <span class="keywordtype">bool</span> IsZmMulti, <span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">void</span> SelectWhilePair(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">void</span> SelectCVTIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordtype">void</span> SelectClamp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">void</span> SelectUnaryMultiIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumOutVecs,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                 <span class="keywordtype">bool</span> IsTupleInput, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">void</span> SelectFrintFromVT(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> MaxIdx, <span class="keywordtype">unsigned</span> Scale&gt;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">void</span> SelectMultiVectorMove(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeFrameIndexSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);<span class="comment"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// SVE Reg+Imm addressing mode.</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span>64_t Min, <span class="keywordtype">int</span>64_t Max&gt;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexedSVE(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Root, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);<span class="comment"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// SVE Reg+Reg address mode.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Scale&gt;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> SelectSVERegRegAddrMode(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> SelectSVERegRegAddrMode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Scale, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> MaxIdx, <span class="keywordtype">unsigned</span> Scale&gt;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">bool</span> SelectSMETileSlice(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> SelectSMETileSlice(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, MaxIdx, <a class="code" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Scale);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  }</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">void</span> SelectStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">void</span> SelectPostStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordtype">void</span> SelectStoreLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">void</span> SelectPostStoreLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordtype">void</span> SelectPredicatedStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Scale,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                             <span class="keywordtype">unsigned</span> Opc_rr, <span class="keywordtype">unsigned</span> Opc_ri);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  std::tuple&lt;unsigned, SDValue, SDValue&gt;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  findAddrModeSVELoadStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc_rr, <span class="keywordtype">unsigned</span> Opc_ri,</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OldBase, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OldOffset,</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                           <span class="keywordtype">unsigned</span> Scale);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordtype">bool</span> tryBitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">bool</span> tryBitfieldExtractOpFromSExt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">bool</span> tryBitfieldInsertOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">bool</span> tryBitfieldInsertInZeroOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordtype">bool</span> tryShiftAmountMod(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordtype">bool</span> tryHighFPExt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordtype">bool</span> tryReadRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordtype">bool</span> tryWriteRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">bool</span> trySelectCastFixedLengthToScalableVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordtype">bool</span> trySelectCastScalableToFixedLengthVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// Include the pieces autogenerated from the target description.</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#include &quot;AArch64GenDAGISel.inc&quot;</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">bool</span> SelectShiftedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> AllowROR, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">bool</span> SelectShiftedRegisterFromAnd(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed7S(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> SelectAddrModeIndexedBitWidth(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">true</span>, 7, Size, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, OffImm);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexedBitWidth(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> IsSignedImm, <span class="keywordtype">unsigned</span> BW,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                     <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeIndexed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeUnscaled(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeWRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeXRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">bool</span> isWorthFolding(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordtype">bool</span> SelectExtendedSHL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">bool</span> WantExtend,</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> RegW<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordtype">bool</span> SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos) {</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> SelectCVTFixedPosOperand(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, FixedPos, RegWidth);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordtype">bool</span> SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">bool</span> SelectCMP_SWAP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordtype">bool</span> SelectSVEAddSubImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordtype">bool</span> SelectSVECpyDupImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordtype">bool</span> SelectSVELogicalImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <span class="keywordtype">bool</span> Invert);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordtype">bool</span> SelectSVESignedArithImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">bool</span> SelectSVEShiftImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                         <span class="keywordtype">bool</span> AllowSaturation, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordtype">bool</span> SelectSVEArithImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> SelectSVERegRegAddrMode(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Scale, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">bool</span> SelectSMETileSlice(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> MaxSize, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a>,</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> Scale = 1);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">bool</span> SelectAllActivePredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">bool</span> SelectAnyPredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;};</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64DAGToDAGISel::ID</a> = 0;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<a class="code" href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a>(AArch64DAGToDAGISel, <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#acf9235cddac26ff3f81e8c56849bcaac">PASS_NAME</a>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/// isIntImmediate - This method tests to see if the node is a constant</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span><span class="comment">/// operand. If so Imm will receive the 32-bit value.</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">  478</a></span>&#160;<span class="comment"></span>static <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;const ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getZExtValue();</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  }</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// isIntImmediate - This method tests to see if a constant operand.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// If so Imm will receive the value.</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ac21f94c1c3947470e1b70a7238e172dd">  488</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode(), <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// isOpcWithIntImmediate - This method tests to see if the node is a specific</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// opcode and that it has a immediate integer right operand.</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// If so Imm will receive the 32 bit value.</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">  495</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == Opc &amp;&amp;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;         <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1).getNode(), <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;}</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// isIntImmediateEq - This method tests to see if N is a constant operand that</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// is equivalent to &#39;ImmExpected&#39;.</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ae06fff53263e566c62b3798af5ea781f">  504</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae06fff53263e566c62b3798af5ea781f">isIntImmediateEq</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ImmExpected) {</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode(), <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>))</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == ImmExpected;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand(</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> ConstraintID, std::vector&lt;SDValue&gt; &amp;OutOps) {</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">switch</span>(ConstraintID) {</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected asm memory constraint&quot;</span>);</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa63f9eb7f82b63667dcebcc51b1dea178">InlineAsm::Constraint_m</a>:</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa09bcc77f427e8a0891897bca81efba7b">InlineAsm::Constraint_o</a>:</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>:</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">// We need to make sure that this one operand does not end up in XZR, thus</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="comment">// require the address to be in a PointerRegClass register.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;getRegisterInfo();</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">getPointerRegClass</a>(*MF);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RC = CurDAG-&gt;getTargetConstant(TRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>(), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOp =</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::COPY_TO_REGCLASS,</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                       dl, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType(),</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                       <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, RC), 0);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    OutOps.push_back(NewOp);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/// SelectArithImmed - Select an immediate value that can be represented as</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/// Val set to the 12-bit value and Shift set to the shifter operand.</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectArithImmed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Val,</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="comment">// This function is called from the addsub_shifted_imm ComplexPattern,</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="comment">// which lists [imm] as the list of opcode it&#39;s interested in, however</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">// we still need to check whether the operand is actually an immediate</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// here because the ComplexPattern opcode list is only used in</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// root-level opcode matching.</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode()))</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Immed = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode())-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordtype">unsigned</span> ShiftAmt;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> (Immed &gt;&gt; 12 == 0) {</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    ShiftAmt = 0;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Immed &amp; 0xfff) == 0 &amp;&amp; Immed &gt;&gt; 24 == 0) {</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    ShiftAmt = 12;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    Immed = Immed &gt;&gt; 12;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordtype">unsigned</span> ShVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShiftAmt);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  Val = CurDAG-&gt;getTargetConstant(Immed, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(ShVal, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/// SelectNegArithImmed - As above, but negates the value before trying to</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/// select it.</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectNegArithImmed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Val,</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">// This function is called from the addsub_shifted_imm ComplexPattern,</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// which lists [imm] as the list of opcode it&#39;s interested in, however</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">// we still need to check whether the operand is actually an immediate</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">// here because the ComplexPattern opcode list is only used in</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">// root-level opcode matching.</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode()))</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="comment">// The immediate operand must be a 24-bit zero-extended immediate.</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Immed = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode())-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="comment">// This negation is almost always valid, but &quot;cmp wN, #0&quot; and &quot;cmn wN, #0&quot;</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">// have the opposite effect on the C flag, so this pattern mustn&#39;t match under</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="comment">// those circumstances.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (Immed == 0)</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    Immed = ~((<a class="code" href="classuint32__t.html">uint32_t</a>)Immed) + 1;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    Immed = ~Immed + 1ULL;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span> (Immed &amp; 0xFFFFFFFFFF000000ULL)</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  Immed &amp;= 0xFFFFFFULL;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> SelectArithImmed(CurDAG-&gt;getConstant(Immed, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Val,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                          <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/// getShiftTypeForNode - Translate a shift node to the corresponding</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/// ShiftType value.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a6d531ddcb8443d0ac92dc9cb288cc2ed">  602</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a6d531ddcb8443d0ac92dc9cb288cc2ed">getShiftTypeForNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode()) {</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>:</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">AArch64_AM::ROR</a>;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  }</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/// Determine whether it is worth it to fold SHL into the addressing</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/// mode.</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">  619</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) {</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; <span class="stringliteral">&quot;invalid opcode&quot;</span>);</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">// It is worth folding logical shift of up to three places.</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keyword">auto</span> *CSD = dyn_cast&lt;ConstantSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (!CSD)</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">unsigned</span> ShiftVal = CSD-&gt;getZExtValue();</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">if</span> (ShiftVal &gt; 3)</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// Check if this particular node is reused in any non-memory related</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">// operation.  If yes, do not try to fold this node into the address</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// computation, since the computation will be kept.</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UI : Node-&gt;uses())</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;MemSDNode&gt;(*UI))</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UII : UI-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>())</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <span class="keywordflow">if</span> (!isa&lt;MemSDNode&gt;(*UII))</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/// Determine whether it is worth to fold V into an extended register.</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::isWorthFolding(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">// Trivial if we are optimizing for code size or if there is only</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// one use of the value.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (CurDAG-&gt;shouldOptForSize() || V.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="comment">// If a subtarget has a fastpath LSL we can fold a logical shift into</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="comment">// the addressing mode and save a cycle.</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;hasLSLFast() &amp;&amp; V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a>(V))</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;hasLSLFast() &amp;&amp; V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>) {</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a>(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>))</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a>(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>))</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  }</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// It hurts otherwise, since the value will be reused.</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;}</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/// and (shl/srl/sra, x, c), mask --&gt; shl (srl/sra, x, c1), c2</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/// to select more shifted register</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectShiftedRegisterFromAnd(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueType();</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> || !<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;hasOneUse())</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>-&gt;<a class="code" href="classllvm_1_1Value.html#a3a402430a1bbe70a9282dcb0e0b6a2cd">hasOneUse</a>())</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordtype">unsigned</span> LHSOpcode = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>-&gt;getOpcode();</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (LHSOpcode != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; LHSOpcode != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> &amp;&amp; LHSOpcode != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>)</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *ShiftAmtNode = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getOperand(1));</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">if</span> (!ShiftAmtNode)</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftAmtC = ShiftAmtNode-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHSC = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1));</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">if</span> (!RHSC)</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> AndMask = RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>();</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordtype">unsigned</span> LowZBits, MaskLen;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">if</span> (!AndMask.<a class="code" href="classllvm_1_1APInt.html#aaea11bb657e8d5f0eacfc4ddc1a1dc16">isShiftedMask</a>(LowZBits, MaskLen))</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160; </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueSizeInBits();</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NewShiftC;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordtype">unsigned</span> NewShiftOp;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">if</span> (LHSOpcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>) {</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// LowZBits &lt;= ShiftAmtC will fall into isBitfieldPositioningOp</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// BitWidth != LowZBits + MaskLen doesn&#39;t match the pattern</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (LowZBits &lt;= ShiftAmtC || (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> != LowZBits + MaskLen))</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    NewShiftC = LowZBits - ShiftAmtC;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    NewShiftOp = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> ? AArch64::UBFMXri : AArch64::UBFMWri;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">if</span> (LowZBits == 0)</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">// NewShiftC &gt;= BitWidth will fall into isBitfieldExtractOp</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    NewShiftC = LowZBits + ShiftAmtC;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">if</span> (NewShiftC &gt;= <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">// SRA need all high bits</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span> (LHSOpcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> &amp;&amp; (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> != (LowZBits + MaskLen)))</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">// SRL high bits can be 0 or 1</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">if</span> (LHSOpcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> &amp;&amp; (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &gt; (NewShiftC + MaskLen)))</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">if</span> (LHSOpcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>)</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      NewShiftOp = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> ? AArch64::UBFMXri : AArch64::UBFMWri;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      NewShiftOp = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> ? AArch64::SBFMXri : AArch64::SBFMWri;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  }</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewShiftC &lt; <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &amp;&amp; <span class="stringliteral">&quot;Invalid shift amount&quot;</span>);</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewShiftAmt = CurDAG-&gt;getTargetConstant(NewShiftC, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT);</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BitWidthMinus1 = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - 1, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(NewShiftOp, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>-&gt;getOperand(0),</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                       NewShiftAmt, BitWidthMinus1),</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                0);</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keywordtype">unsigned</span> ShVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, LowZBits);</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(ShVal, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/// SelectShiftedRegister - Select a &quot;shifted register&quot; operand.  If the value</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/// is not shifted, set the Shift operand to default of &quot;LSL 0&quot;.  The logical</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/// instructions allow the shifted register to be rotated, but the arithmetic</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/// instructions do not.  The AllowROR parameter specifies whether ROR is</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/// supported.</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectShiftedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> AllowROR,</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">if</span> (SelectShiftedRegisterFromAnd(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>))</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> ShType = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a6d531ddcb8443d0ac92dc9cb288cc2ed">getShiftTypeForNode</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">if</span> (ShType == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">if</span> (!AllowROR &amp;&amp; ShType == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">AArch64_AM::ROR</a>)</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1))) {</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordtype">unsigned</span> BitSize = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueSizeInBits();</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordtype">unsigned</span> Val = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>-&gt;getZExtValue() &amp; (BitSize - 1);</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordtype">unsigned</span> ShVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(ShType, Val);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(ShVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">return</span> isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  }</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/// getExtendTypeForNode - Translate an extend node to the corresponding</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/// ExtendType value.</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">  775</a></span>&#160;<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> IsLoadStore = <span class="keyword">false</span>) {</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> ||</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>) {</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>)</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      SrcVT = cast&lt;VTSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1))-&gt;getVT();</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      SrcVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0).getValueType();</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">if</span> (!IsLoadStore &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">AArch64_AM::SXTB</a>;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!IsLoadStore &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">AArch64_AM::SXTH</a>;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; <span class="stringliteral">&quot;extend from 64-bits?&quot;</span>);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> ||</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;             <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>) {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0).getValueType();</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">if</span> (!IsLoadStore &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!IsLoadStore &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; <span class="stringliteral">&quot;extend from 64-bits?&quot;</span>);</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>) {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CSD = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1));</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">if</span> (!CSD)</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndMask = CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">switch</span> (AndMask) {</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">case</span> 0xFF:</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      <span class="keywordflow">return</span> !IsLoadStore ? <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a> : <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">case</span> 0xFFFF:</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keywordflow">return</span> !IsLoadStore ? <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a> : <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">case</span> 0xFFFFFFFF:</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    }</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; </div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// Helper for SelectMLAV64LaneV128 - Recognize high lane extracts.</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">  827</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">checkHighLaneIndex</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LaneOp, <span class="keywordtype">int</span> &amp;LaneIdx) {</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">AArch64ISD::DUPLANE16</a> &amp;&amp;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">AArch64ISD::DUPLANE32</a>)</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SV = <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> (SV.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>)</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EV = SV.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">if</span> (EV.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>)</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160; </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *DLidx = cast&lt;ConstantSDNode&gt;(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>-&gt;getOperand(1).getNode());</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *EVidx = cast&lt;ConstantSDNode&gt;(EV.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  LaneIdx = DLidx-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>() + EVidx-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>();</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  LaneOp = EV.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160; </div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;}</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">// Helper for SelectOpcV64LaneV128 - Recognize operations where one operand is a</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// high lane extract.</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">  850</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;StdOp,</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LaneOp, <span class="keywordtype">int</span> &amp;LaneIdx) {</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">checkHighLaneIndex</a>(Op0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), LaneOp, LaneIdx)) {</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Op0, Op1);</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">checkHighLaneIndex</a>(Op0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), LaneOp, LaneIdx))</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  }</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  StdOp = Op1;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/// SelectMLAV64LaneV128 - AArch64 supports vector MLAs where one multiplicand</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/// is a lane in the upper half of a 128-bit vector.  Recognize and select this</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/// so that we don&#39;t emit unnecessary lane extracts.</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryMLAV64LaneV128(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MLAOp1;   <span class="comment">// Will hold ordinary multiplicand for MLA.</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MLAOp2;   <span class="comment">// Will hold lane-accessed multiplicand for MLA.</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordtype">int</span> LaneIdx = -1; <span class="comment">// Will hold the lane index.</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> ||</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      !<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a>(Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), MLAOp1, MLAOp2,</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                        LaneIdx)) {</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Op0, Op1);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> ||</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        !<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a>(Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), MLAOp1, MLAOp2,</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                          LaneIdx))</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LaneIdxVal = CurDAG-&gt;getTargetConstant(LaneIdx, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { Op0, MLAOp1, MLAOp2, LaneIdxVal };</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordtype">unsigned</span> MLAOpc = ~0U;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(0).SimpleTy) {</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized MLA.&quot;</span>);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>:</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    MLAOpc = AArch64::MLAv4i16_indexed;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>:</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    MLAOpc = AArch64::MLAv8i16_indexed;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>:</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    MLAOpc = AArch64::MLAv2i32_indexed;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>:</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    MLAOpc = AArch64::MLAv4i32_indexed;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  }</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(MLAOpc, dl, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0), Ops));</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryMULLV64LaneV128(<span class="keywordtype">unsigned</span> IntNo, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SMULLOp0;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SMULLOp1;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordtype">int</span> LaneIdx;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2), SMULLOp0, SMULLOp1,</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                        LaneIdx))</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LaneIdxVal = CurDAG-&gt;getTargetConstant(LaneIdx, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { SMULLOp0, SMULLOp1, LaneIdxVal };</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordtype">unsigned</span> SMULLOpc = ~0U;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">if</span> (IntNo == Intrinsic::aarch64_neon_smull) {</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(0).SimpleTy) {</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized SMULL.&quot;</span>);</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>:</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      SMULLOpc = AArch64::SMULLv4i16_indexed;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>:</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      SMULLOpc = AArch64::SMULLv2i32_indexed;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    }</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IntNo == Intrinsic::aarch64_neon_umull) {</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(0).SimpleTy) {</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized SMULL.&quot;</span>);</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>:</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;      SMULLOpc = AArch64::UMULLv4i16_indexed;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>:</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      SMULLOpc = AArch64::UMULLv2i32_indexed;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    }</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized intrinsic.&quot;</span>);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(SMULLOpc, dl, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0), Ops));</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/// Instructions that accept extend modifiers like UXTW expect the register</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/// being extended to be a GPR32, but the incoming DAG might be acting on a</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/// GPR64 (either via SEXT_INREG or AND). Extract the appropriate low bits if</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/// this is the case.</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">  959</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160; </div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::sub_32, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Node = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::EXTRACT_SUBREG,</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                                               dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0);</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;}</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">// Returns a suitable CNT/INC/DEC/RDVL multiplier to calculate VSCALE*N.</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">signed</span> Low, <span class="keywordtype">signed</span> High, <span class="keywordtype">signed</span> Scale&gt;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectRDVLImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  int64_t MulImm = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getSExtValue();</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">if</span> ((MulImm % <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Scale)) == 0) {</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    int64_t RDVLImm = MulImm / Scale;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">if</span> ((RDVLImm &gt;= Low) &amp;&amp; (RDVLImm &lt;= <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>)) {</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(RDVLImm, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    }</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  }</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">/// SelectArithExtendedRegister - Select a &quot;extended register&quot; operand.  This</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/// operand folds in an extend followed by an optional left shift.</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectArithExtendedRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordtype">unsigned</span> ShiftVal = 0;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>) {</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CSD = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1));</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">if</span> (!CSD)</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    ShiftVal = CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">if</span> (ShiftVal &gt; 4)</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160; </div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0));</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160; </div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0).getOperand(0);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160; </div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="comment">// Don&#39;t match if free 32-bit -&gt; 64-bit zext can be used instead. Use the</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">// isDef32 as a heuristic for when the operand is likely to be a 32bit def.</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keyword">auto</span> isDef32 = [](<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      <span class="keywordtype">unsigned</span> Opc = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode();</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <span class="keywordflow">return</span> Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp; Opc != TargetOpcode::EXTRACT_SUBREG &amp;&amp;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;             Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">ISD::AssertSext</a> &amp;&amp;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;             Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8005dc9efe12e770682b4b5200dad30b">ISD::AssertAlign</a> &amp;&amp;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;             Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef">ISD::FREEZE</a>;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    };</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a> &amp;&amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>-&gt;getValueType(0).getSizeInBits() == 32 &amp;&amp;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        isDef32(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  }</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">// AArch64 mandates that the RHS of the operation must use the smallest</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="comment">// register class that could contain the size being extended from.  Thus,</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">// if we&#39;re folding a (sext i8), we need the RHS to be a GPR32, even though</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="comment">// there might not be an actual 32-bit value in the program.  We can</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="comment">// (harmlessly) synthesize one by injected an EXTRACT_SUBREG here.</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> != <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a> &amp;&amp; <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> != <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae2de16560eda6fb0ee38a2173c863ba4">AArch64_AM::SXTX</a>);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(CurDAG, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a35905b769bf1afa2cc7e2a223191e57e">getArithExtendImm</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>, ShiftVal), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>),</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">return</span> isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/// SelectArithUXTXRegister - Select a &quot;UXTX register&quot; operand. This</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/// operand is refered by the instructions have SP operand</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectArithUXTXRegister(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordtype">unsigned</span> ShiftVal = 0;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160; </div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>)</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CSD = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1));</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">if</span> (!CSD)</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  ShiftVal = CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">if</span> (ShiftVal &gt; 4)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a35905b769bf1afa2cc7e2a223191e57e">getArithExtendImm</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>, ShiftVal), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>),</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">return</span> isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;}</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/// If there&#39;s a use of this ADDlow that&#39;s not itself a load/store then we&#39;ll</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/// need to create a real ADD instruction from it anyway and there&#39;s no point in</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/// folding it into the mem op. Theoretically, it shouldn&#39;t matter, but there&#39;s</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/// a single pseudo-instruction for an ADRP/ADD pair so over-aggressive folding</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/// leads to duplicated ADRP instructions.</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a6cce87f0c847986049b5f7194f87416c"> 1070</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a6cce87f0c847986049b5f7194f87416c">isWorthFoldingADDlow</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *<a class="code" href="classllvm_1_1Use.html">Use</a> : <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;uses()) {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Use.html">Use</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a> &amp;&amp; <a class="code" href="classllvm_1_1Use.html">Use</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a> &amp;&amp;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        <a class="code" href="classllvm_1_1Use.html">Use</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a> &amp;&amp;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        <a class="code" href="classllvm_1_1Use.html">Use</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>)</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="comment">// ldar and stlr have much more restrictive addressing modes (just a</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="comment">// register).</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a230fb4d924829b7649a5fb112dcbe9f8">isStrongerThanMonotonic</a>(cast&lt;MemSDNode&gt;(<a class="code" href="classllvm_1_1Use.html">Use</a>)-&gt;getSuccessOrdering()))</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  }</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160; </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/// SelectAddrModeIndexedBitWidth - Select a &quot;register plus scaled (un)signed BW-bit</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/// immediate&quot; address.  The &quot;Size&quot; argument is the size in bytes of the memory</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/// reference, which determines the scale.</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> IsSignedImm,</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                                                        <span class="keywordtype">unsigned</span> BW, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                                        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                                        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = CurDAG-&gt;getDataLayout();</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  }</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160; </div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="comment">// As opposed to the (12-bit) Indexed addressing mode below, the 7/9-bit signed</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="comment">// selected here doesn&#39;t support labels/immediates, only base+offset.</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">if</span> (CurDAG-&gt;isBaseWithConstantOffset(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1))) {</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="keywordflow">if</span> (IsSignedImm) {</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        int64_t RHSC = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>-&gt;getSExtValue();</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        int64_t <a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa87ba2ecc8b6915e8bd6f5089918229fd">Range</a> = 0x1LL &lt;&lt; (BW - 1);</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &gt;= -(<a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa87ba2ecc8b6915e8bd6f5089918229fd">Range</a> &lt;&lt; Scale) &amp;&amp;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;            RHSC &lt; (Range &lt;&lt; Scale)) {</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;          <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;            <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;            <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;          }</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;          OffImm = CurDAG-&gt;getTargetConstant(RHSC &gt;&gt; Scale, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        }</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        <span class="comment">// unsigned Immediate</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RHSC = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>-&gt;getZExtValue();</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa87ba2ecc8b6915e8bd6f5089918229fd">Range</a> = 0x1ULL &lt;&lt; BW;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160; </div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;        <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &lt; (Range &lt;&lt; Scale)) {</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;          <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;            <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;            <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;          }</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;          OffImm = CurDAG-&gt;getTargetConstant(RHSC &gt;&gt; Scale, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        }</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      }</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    }</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  }</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">// Base only. The address will be materialized into a register before</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="comment">// the memory is accessed.</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="comment">//    add x0, Xbase, #offset</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="comment">//    stp x1, x2, [x0]</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/// SelectAddrModeIndexed - Select a &quot;register plus scaled unsigned 12-bit</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/// immediate&quot; address.  The &quot;Size&quot; argument is the size in bytes of the memory</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/// reference, which determines the scale.</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeIndexed(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = CurDAG-&gt;getDataLayout();</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a> &amp;&amp; <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a6cce87f0c847986049b5f7194f87416c">isWorthFoldingADDlow</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GAN =</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        dyn_cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1).getNode());</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    OffImm = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">if</span> (!GAN)</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">if</span> (GAN-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">getOffset</a>() % Size == 0 &amp;&amp;</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        GAN-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>()-&gt;<a class="code" href="classllvm_1_1Value.html#a47f5c74e1b14ba4a61db057400644acc">getPointerAlignment</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) &gt;= Size)</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  }</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">if</span> (CurDAG-&gt;isBaseWithConstantOffset(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1))) {</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      int64_t RHSC = (int64_t)<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>-&gt;getZExtValue();</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;      <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &gt;= 0 &amp;&amp; RHSC &lt; (0x1000 &lt;&lt; Scale)) {</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;          <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;          <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        }</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        OffImm = CurDAG-&gt;getTargetConstant(RHSC &gt;&gt; Scale, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      }</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    }</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  }</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="comment">// Before falling back to our general case, check if the unscaled</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// instructions can handle this. If so, that&#39;s preferable.</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">if</span> (SelectAddrModeUnscaled(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Size, Base, OffImm))</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="comment">// Base only. The address will be materialized into a register before</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="comment">// the memory is accessed.</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="comment">//    add x0, Xbase, #offset</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="comment">//    ldr x0, [x0]</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">/// SelectAddrModeUnscaled - Select a &quot;register plus unscaled signed 9-bit</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/// immediate&quot; address.  This should only match when there is an offset that</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/// is not valid for a scaled immediate addressing mode.  The &quot;Size&quot; argument</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/// is the size in bytes of the memory reference, which is needed here to know</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">/// what is valid for a scaled immediate.</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeUnscaled(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1))) {</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    int64_t RHSC = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>-&gt;getSExtValue();</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="comment">// If the offset is valid as a scaled immediate, don&#39;t match here.</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &gt;= 0 &amp;&amp;</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        RHSC &lt; (0x1000 &lt;&lt; <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size)))</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= -256 &amp;&amp; RHSC &lt; 256) {</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;            FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(CurDAG-&gt;getDataLayout()));</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;      }</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    }</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  }</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2"> 1238</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::sub_32, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ImpDef = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::IMPLICIT_DEF, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), 0);</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Node = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;      TargetOpcode::INSERT_SUBREG, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ImpDef, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0);</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;}</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/// Check if the given SHL node (\p N), can be used to form an</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/// extended register for an addressing mode.</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectExtendedSHL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                            <span class="keywordtype">bool</span> WantExtend, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend) {</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; <span class="stringliteral">&quot;Invalid opcode.&quot;</span>);</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CSD = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1));</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">if</span> (!CSD || (CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp; 0x7) != CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>())</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">if</span> (WantExtend) {</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> =</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0), <span class="keyword">true</span>);</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(CurDAG, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0).getOperand(0));</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    SignExtend = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>, dl,</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    SignExtend = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  }</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160; </div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordtype">unsigned</span> LegalShiftVal = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordtype">unsigned</span> ShiftVal = CSD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160; </div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">if</span> (ShiftVal != 0 &amp;&amp; ShiftVal != LegalShiftVal)</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160; </div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">return</span> isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160; </div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeWRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend,</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift) {</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160; </div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="comment">// We don&#39;t want to match immediate adds here, because they are better lowered</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="comment">// to the register-immediate addressing modes.</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>) || isa&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>))</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160; </div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="comment">// Check if this particular node is reused in any non-memory related</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">// operation.  If yes, do not try to fold this node into the address</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="comment">// computation, since the computation will be kept.</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode();</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UI : Node-&gt;uses()) {</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;MemSDNode&gt;(*UI))</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  }</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160; </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="comment">// Remember if it is worth folding N when it produces extended register.</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordtype">bool</span> IsExtendedRegisterWorthFolding = isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160; </div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="comment">// Try to match a shifted extend on the RHS.</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp; <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      SelectExtendedSHL(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, Size, <span class="keyword">true</span>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend)) {</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">true</span>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  }</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160; </div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="comment">// Try to match a shifted extend on the LHS.</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp; <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      SelectExtendedSHL(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, Size, <span class="keyword">true</span>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend)) {</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">true</span>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  }</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160; </div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="comment">// There was no shift, whatever else we find.</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">false</span>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="comment">// Try to match an unshifted extend on the LHS.</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp;</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <span class="keyword">true</span>)) !=</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;          <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>) {</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(CurDAG, <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getOperand(0));</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    SignExtend = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>, dl,</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordflow">if</span> (isWorthFolding(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>))</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// Try to match an unshifted extend on the RHS.</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp;</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;      (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a>(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <span class="keyword">true</span>)) !=</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;          <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>) {</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(CurDAG, <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOperand(0));</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    SignExtend = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>, dl,</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">if</span> (isWorthFolding(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>))</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  }</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;}</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160; </div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">// Check if the given immediate is preferred by ADD. If an immediate can be</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// encoded in an ADD, or it can be encoded in an &quot;ADD LSL #12&quot; and can not be</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// encoded by one MOVZ, return true.</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae"> 1359</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a>(int64_t ImmOff) {</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="comment">// Constant in [0x0, 0xfff] can be encoded in ADD.</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">if</span> ((ImmOff &amp; 0xfffffffffffff000LL) == 0x0LL)</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// Check if it can be encoded in an &quot;ADD LSL #12&quot;.</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">if</span> ((ImmOff &amp; 0xffffffffff000fffLL) == 0x0LL)</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="comment">// As a single MOVZ is faster than a &quot;ADD of LSL #12&quot;, ignore such constant.</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">return</span> (ImmOff &amp; 0xffffffffff00ffffLL) != 0x0LL &amp;&amp;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;           (ImmOff &amp; 0xffffffffffff0fffLL) != 0x0LL;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;}</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160; </div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeXRO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;SignExtend,</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;DoShift) {</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="comment">// Check if this particular node is reused in any non-memory related</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="comment">// operation.  If yes, do not try to fold this node into the address</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="comment">// computation, since the computation will be kept.</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getNode();</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UI : Node-&gt;uses()) {</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;MemSDNode&gt;(*UI))</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  }</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="comment">// Watch out if RHS is a wide immediate, it can not be selected into</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="comment">// [BaseReg+Imm] addressing mode. Also it may not be able to be encoded into</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="comment">// ADD/SUB. Instead it will use [BaseReg + 0] address mode and generate</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="comment">// instructions like:</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="comment">//     MOV  X0, WideImmediate</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="comment">//     ADD  X1, BaseReg, X0</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="comment">//     LDR  X2, [X1, 0]</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">// For such situation, using [BaseReg, XReg] addressing mode can save one</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">// ADD/SUB:</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="comment">//     MOV  X0, WideImmediate</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="comment">//     LDR  X2, [BaseReg, X0]</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)) {</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    int64_t ImmOff = (int64_t)cast&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)-&gt;getZExtValue();</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="comment">// Skip the immediate can be selected by load/store addressing mode.</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// Also skip the immediate can be encoded by a single ADD (SUB is also</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="comment">// checked by using -ImmOff).</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">if</span> ((ImmOff % Size == 0 &amp;&amp; ImmOff &gt;= 0 &amp;&amp; ImmOff &lt; (0x1000 &lt;&lt; Scale)) ||</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a>(ImmOff) || <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a>(-ImmOff))</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160; </div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> };</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a> =</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;        CurDAG-&gt;getMachineNode(AArch64::MOVi64imm, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Ops);</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MOVIV = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>, 0);</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="comment">// This ADD of two X register will be selected into [Reg+Reg] mode.</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, MOVIV);</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  }</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; </div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="comment">// Remember if it is worth folding N when it produces extended register.</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordtype">bool</span> IsExtendedRegisterWorthFolding = isWorthFolding(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160; </div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">// Try to match a shifted extend on the RHS.</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp; <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      SelectExtendedSHL(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, Size, <span class="keyword">false</span>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend)) {</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">true</span>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  }</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160; </div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="comment">// Try to match a shifted extend on the LHS.</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordflow">if</span> (IsExtendedRegisterWorthFolding &amp;&amp; <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      SelectExtendedSHL(<a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, Size, <span class="keyword">false</span>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SignExtend)) {</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">true</span>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  }</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="comment">// Match any non-shifted, non-extend, non-immediate add expression.</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  SignExtend = CurDAG-&gt;getTargetConstant(<span class="keyword">false</span>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  DoShift = CurDAG-&gt;getTargetConstant(<span class="keyword">false</span>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="comment">// Reg1 + Reg2 is free: no check needed.</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">AArch64DAGToDAGISel::createDTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = {</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      AArch64::DDRegClassID, AArch64::DDDRegClassID, AArch64::DDDDRegClassID};</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::dsub0, AArch64::dsub1,</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                                     AArch64::dsub2, AArch64::dsub3};</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160; </div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, RegClassIDs, SubRegs);</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;}</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160; </div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">AArch64DAGToDAGISel::createQTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = {</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      AArch64::QQRegClassID, AArch64::QQQRegClassID, AArch64::QQQQRegClassID};</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                                     AArch64::qsub2, AArch64::qsub3};</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, RegClassIDs, SubRegs);</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;}</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64DAGToDAGISel::createZTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = {AArch64::ZPR2RegClassID,</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                                         AArch64::ZPR3RegClassID,</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;                                         AArch64::ZPR4RegClassID};</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::zsub0, AArch64::zsub1,</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                                     AArch64::zsub2, AArch64::zsub3};</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160; </div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, RegClassIDs, SubRegs);</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;}</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160; </div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64DAGToDAGISel::createZMulTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 || Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 4);</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160; </div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="comment">// The createTuple interface requires 3 RegClassIDs for each possible</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="comment">// tuple type even though we only have them for ZPR2 and ZPR4.</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = {AArch64::ZPR2Mul2RegClassID, 0,</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                                         AArch64::ZPR4Mul4RegClassID};</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::zsub0, AArch64::zsub1,</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                                     AArch64::zsub2, AArch64::zsub3};</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, RegClassIDs, SubRegs);</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;}</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; </div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">AArch64DAGToDAGISel::createTuple</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs,</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegClassIDs[],</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[]) {</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="comment">// There&#39;s no special register-class for a vector-list of 1 element: it&#39;s just</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="comment">// a vector.</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">if</span> (Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1)</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keywordflow">return</span> Regs[0];</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160; </div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 2 &amp;&amp; Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 4);</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160; </div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Regs[0]);</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160; </div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160; </div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="comment">// First operand of REG_SEQUENCE is the desired RegClass.</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  Ops.push_back(</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      CurDAG-&gt;getTargetConstant(RegClassIDs[Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() - 2], <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="comment">// Then we get pairs of source &amp; subregister-position for the components.</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    Ops.push_back(Regs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    Ops.push_back(CurDAG-&gt;getTargetConstant(SubRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  }</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> =</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0);</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;}</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160; </div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectTable(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                                      <span class="keywordtype">bool</span> isExt) {</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160; </div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="keywordtype">unsigned</span> ExtOff = isExt;</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160; </div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Off = ExtOff + 1;</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + Vec0Off,</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                               <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + Vec0Off + NumVecs);</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs);</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160; </div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">if</span> (isExt)</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    Ops.push_back(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1));</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  Ops.push_back(RegSeq);</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  Ops.push_back(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + ExtOff + 1));</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(Opc, dl, VT, Ops));</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;}</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160; </div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;isUnindexed())</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMemoryVT();</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getAddressingMode();</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordtype">bool</span> IsPre = AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>;</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160; </div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="comment">// We&#39;re not doing validity checking here. That was done when checking</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="comment">// if we should mark the load as indexed or not. We&#39;re just selecting</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="comment">// the right instruction.</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getExtensionType();</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordtype">bool</span> InsertTo64 = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    Opcode = IsPre ? AArch64::LDRXpre : AArch64::LDRXpost;</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>)</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;      Opcode = IsPre ? AArch64::LDRWpre : AArch64::LDRWpost;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>)</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      Opcode = IsPre ? AArch64::LDRSWpre : AArch64::LDRSWpost;</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;      Opcode = IsPre ? AArch64::LDRWpre : AArch64::LDRWpost;</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      InsertTo64 = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <span class="comment">// The result of the load is only i32. It&#39;s the subreg_to_reg that makes</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      <span class="comment">// it into an i64.</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;      DstVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    }</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>) {</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;      <span class="keywordflow">if</span> (DstVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;        Opcode = IsPre ? AArch64::LDRSHXpre : AArch64::LDRSHXpost;</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        Opcode = IsPre ? AArch64::LDRSHWpre : AArch64::LDRSHWpost;</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;      Opcode = IsPre ? AArch64::LDRHHpre : AArch64::LDRHHpost;</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      InsertTo64 = DstVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <span class="comment">// The result of the load is only i32. It&#39;s the subreg_to_reg that makes</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="comment">// it into an i64.</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      DstVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    }</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) {</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <span class="keywordflow">if</span> (DstVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;        Opcode = IsPre ? AArch64::LDRSBXpre : AArch64::LDRSBXpost;</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;        Opcode = IsPre ? AArch64::LDRSBWpre : AArch64::LDRSBWpost;</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      Opcode = IsPre ? AArch64::LDRBBpre : AArch64::LDRBBpost;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      InsertTo64 = DstVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      <span class="comment">// The result of the load is only i32. It&#39;s the subreg_to_reg that makes</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;      <span class="comment">// it into an i64.</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      DstVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    }</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    Opcode = IsPre ? AArch64::LDRHpre : AArch64::LDRHpost;</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af7a4dbf268d0d86e8ed0451407c6f5eb">MVT::bf16</a>) {</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    Opcode = IsPre ? AArch64::LDRHpre : AArch64::LDRHpost;</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>) {</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    Opcode = IsPre ? AArch64::LDRSpre : AArch64::LDRSpost;</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>()) {</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    Opcode = IsPre ? AArch64::LDRDpre : AArch64::LDRDpost;</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>()) {</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    Opcode = IsPre ? AArch64::LDRQpre : AArch64::LDRQpost;</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getChain();</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getBasePtr();</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *OffsetOp = cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getOffset());</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keywordtype">int</span> OffsetVal = (<a class="code" href="lib_2Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)OffsetOp-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = CurDAG-&gt;getTargetConstant(OffsetVal, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Chain };</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Res = CurDAG-&gt;getMachineNode(Opcode, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, DstVT,</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Res), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160; </div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="comment">// Either way, we&#39;re replacing the node, so tell the caller that.</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoadedVal = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Res, 1);</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordflow">if</span> (InsertTo64) {</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;getTargetConstant(AArch64::sub_32, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    LoadedVal =</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;                    AArch64::SUBREG_TO_REG, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;                    CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), LoadedVal,</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>),</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                0);</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  }</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), LoadedVal);</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Res, 0));</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 2), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Res, 2));</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;}</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                                     <span class="keywordtype">unsigned</span> SubRegIdx) {</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2), <span class="comment">// Mem operand;</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                   Chain};</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160; </div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; </div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 0);</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>),</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;        CurDAG-&gt;getTargetExtractSubreg(SubRegIdx + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, dl, VT, SuperReg));</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160; </div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 1));</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160; </div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="comment">// Transfer memoperands. In the case of AArch64::LD64B, there won&#39;t be one,</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="comment">// because it&#39;s too simple to have needed special treatment during lowering.</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *MemIntr = dyn_cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = MemIntr-&gt;getMemOperand();</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Ld), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  }</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160; </div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;}</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160; </div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPostLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                                         <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> SubRegIdx) {</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), <span class="comment">// Mem operand</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2), <span class="comment">// Incremental</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                   Chain};</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160; </div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <span class="comment">// Type of the write back register</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160; </div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160; </div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="comment">// Update uses of write back register</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 0));</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160; </div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="comment">// Update uses of vector list</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 1);</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), SuperReg);</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>),</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;          CurDAG-&gt;getTargetExtractSubreg(SubRegIdx + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, dl, VT, SuperReg));</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160; </div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="comment">// Update the chain</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 2));</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;}</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/// Optimize \param OldBase and \param OldOffset selecting the best addressing</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/// mode. Returns a tuple consisting of an Opcode, an SDValue representing the</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">/// new Base and an SDValue representing the new offset.</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"></span>std::tuple&lt;unsigned, SDValue, SDValue&gt;</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;AArch64DAGToDAGISel::findAddrModeSVELoadStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc_rr,</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                              <span class="keywordtype">unsigned</span> Opc_ri,</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OldBase,</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OldOffset,</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                              <span class="keywordtype">unsigned</span> Scale) {</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewBase = OldBase;</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOffset = OldOffset;</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="comment">// Detect a possible Reg+Imm addressing mode.</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsRegImm = SelectAddrModeIndexedSVE&lt;<span class="comment">/*Min=*/</span>-8, <span class="comment">/*Max=*/</span>7&gt;(</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;      <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OldBase, NewBase, NewOffset);</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160; </div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="comment">// Detect a possible reg+reg addressing mode, but only if we haven&#39;t already</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="comment">// detected a Reg+Imm one.</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsRegReg =</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      !IsRegImm &amp;&amp; SelectSVERegRegAddrMode(OldBase, Scale, NewBase, NewOffset);</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="comment">// Select the instruction.</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> std::make_tuple(IsRegReg ? Opc_rr : Opc_ri, NewBase, NewOffset);</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1"> 1723</a></span>&#160;<span class="keyword">enum class</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a> {</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1">Int1</a> = 0,</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a637b69dea56f804278aa50e975337e01">Int</a> = 1,</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">FP</a> = 2,</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0">AnyType</a> = 3,</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;};</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/// This function selects an opcode from a list of opcodes, which is</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/// expected to be the opcode for { 8-bit, 16-bit, 32-bit, 64-bit }</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/// element types, in this order.</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;SelectTypeKind Kind&gt;</div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a750e795af7ca75cfebb03e563cbaddc5"> 1734</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a750e795af7ca75cfebb03e563cbaddc5">SelectOpcodeFromVT</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Opcodes) {</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="comment">// Only match scalable vector VTs</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>())</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">switch</span> (Kind) {</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0">SelectTypeKind::AnyType</a>:</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52">SelectTypeKind::Int</a>:</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">if</span> (EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;        EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1">SelectTypeKind::Int1</a>:</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keywordflow">if</span> (EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">SelectTypeKind::FP</a>:</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordflow">if</span> (EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; EltVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  }</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160; </div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a53fb11c0140efce7e25ca9ff5ccbac96">getVectorMinNumElements</a>()) {</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="keywordflow">case</span> 16: <span class="comment">// 8-bit</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0;</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="keywordflow">case</span> 8: <span class="comment">// 16-bit</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 1;</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">case</span> 4: <span class="comment">// 32-bit</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 2;</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">case</span> 2: <span class="comment">// 64-bit</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 3;</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  }</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160; </div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keywordflow">return</span> (Opcodes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) ? 0 : Opcodes[<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>];</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;}</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectWhilePair(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160; </div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)};</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160; </div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *WhilePair = CurDAG-&gt;getMachineNode(Opc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(WhilePair, 0);</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160; </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 2; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                                   AArch64::psub0 + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; </div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;}</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160; </div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectCVTIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                             <span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumVecs);</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops = createZTuple(Regs);</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1codeview.html#a4e60e0c351f13aade28b451480c44e5aa8b0f368e62695dc13b998050ea15a2c5">Intrinsic</a> = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intrinsic, 0);</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                   AArch64::zsub0 + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160; </div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;}</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160; </div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectDestructiveMultiIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                                                          <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;                                                          <span class="keywordtype">bool</span> IsZmMulti,</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                                          <span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode != 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160; </div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keyword">auto</span> GetMultiVecOperand = [=](<span class="keywordtype">unsigned</span> StartIdx) {</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + StartIdx,</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                                 <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + StartIdx + NumVecs);</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keywordflow">return</span> createZMulTuple(Regs);</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  };</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160; </div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zdn = GetMultiVecOperand(1);</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zm;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">if</span> (IsZmMulti)</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    Zm = GetMultiVecOperand(NumVecs + 1);</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    Zm = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 1);</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160; </div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1codeview.html#a4e60e0c351f13aade28b451480c44e5aa8b0f368e62695dc13b998050ea15a2c5">Intrinsic</a> = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Zdn, Zm);</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; </div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intrinsic, 0);</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                                   AArch64::zsub0 + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;}</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPredicatedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                                               <span class="keywordtype">unsigned</span> Scale, <span class="keywordtype">unsigned</span> Opc_ri,</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                               <span class="keywordtype">unsigned</span> Opc_rr, <span class="keywordtype">bool</span> IsIntr) {</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Scale &lt; 4 &amp;&amp; <span class="stringliteral">&quot;Invalid scaling value.&quot;</span>);</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160; </div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="comment">// Optimize addressing mode.</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  std::tie(Opc, Base, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) = findAddrModeSVELoadStore(</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc_rr, Opc_ri, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(IsIntr ? 3 : 2),</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), Scale);</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160; </div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(IsIntr ? 2 : 1), <span class="comment">// Predicate</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;                   <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,                          <span class="comment">// Memory operand</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;                   <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Chain};</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160; </div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160; </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a> = CurDAG-&gt;getMachineNode(Opc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ResTys, Ops);</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a>, 0);</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                                   AArch64::zsub0 + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160; </div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="comment">// Copy chain</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keywordtype">unsigned</span> ChainIdx = NumVecs;</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, ChainIdx), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a>, 1));</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;}</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectFrintFromVT(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;                                            <span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>)</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  SelectUnaryMultiIntrinsic(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs, <span class="keyword">true</span>, Opcode);</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;}</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160; </div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectClamp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;                                      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumVecs);</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zd = createZMulTuple(Regs);</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zn = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1 + NumVecs);</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zm = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2 + NumVecs);</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Zd, Zn, Zm};</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; </div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1codeview.html#a4e60e0c351f13aade28b451480c44e5aa8b0f368e62695dc13b998050ea15a2c5">Intrinsic</a> = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intrinsic, 0);</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;                                   AArch64::zsub0 + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160; </div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;}</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a5e4aee322cdc356e20277cb8b377f46b"> 1907</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a5e4aee322cdc356e20277cb8b377f46b">SelectSMETile</a>(<span class="keywordtype">unsigned</span> &amp;BaseReg, <span class="keywordtype">unsigned</span> TileNum) {</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keywordflow">switch</span> (BaseReg) {</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">case</span> AArch64::ZA:</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <span class="keywordflow">case</span> AArch64::ZAB0:</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keywordflow">if</span> (TileNum == 0)</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">case</span> AArch64::ZAH0:</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="keywordflow">if</span> (TileNum &lt;= 1)</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="keywordflow">case</span> AArch64::ZAS0:</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <span class="keywordflow">if</span> (TileNum &lt;= 3)</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">case</span> AArch64::ZAD0:</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="keywordflow">if</span> (TileNum &lt;= 7)</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  }</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160; </div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  BaseReg += TileNum;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;}</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160; </div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> MaxIdx, <span class="keywordtype">unsigned</span> Scale&gt;</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectMultiVectorMove(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;                                                <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keywordtype">unsigned</span> TileNum = 0;</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">if</span> (BaseReg != AArch64::ZA)</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    TileNum = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2))-&gt;getZExtValue();</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160; </div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a5e4aee322cdc356e20277cb8b377f46b">SelectSMETile</a>(BaseReg, TileNum))</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SliceBase, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <span class="keywordflow">if</span> (BaseReg == AArch64::ZA)</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    SliceBase = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2);</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    SliceBase = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3);</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160; </div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordflow">if</span> (!SelectSMETileSlice(SliceBase, MaxIdx, Base, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Scale))</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160; </div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;getRegister(BaseReg, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="comment">/*Chain*/</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Mov = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>}, Ops);</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160; </div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumVecs; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>),</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(AArch64::zsub0 + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT,</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;                                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Mov, 0)));</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="comment">// Copy chain</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordtype">unsigned</span> ChainIdx = NumVecs;</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, ChainIdx), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Mov, 1));</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;}</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160; </div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectUnaryMultiIntrinsic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                                                    <span class="keywordtype">unsigned</span> NumOutVecs,</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                                                    <span class="keywordtype">bool</span> IsTupleInput,</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;                                                    <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordtype">unsigned</span> NumInVecs = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNumOperands() - 1;</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160; </div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="keywordflow">if</span> (IsTupleInput) {</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((NumInVecs == 2 || NumInVecs == 4) &amp;&amp;</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;           <span class="stringliteral">&quot;Don&#39;t know how to handle multi-register input!&quot;</span>);</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1,</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                                 <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumInVecs);</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    Ops.push_back(createZMulTuple(Regs));</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="comment">// All intrinsic nodes have the ID as the first operand, hence the &quot;1 + I&quot;.</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumInVecs; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++)</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;      Ops.push_back(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1 + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  }</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Res = CurDAG-&gt;getMachineNode(Opc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Res, 0);</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOutVecs; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++)</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), CurDAG-&gt;getTargetExtractSubreg(</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;                                   AArch64::zsub0 + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, SuperReg));</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;}</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160; </div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;                                      <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)-&gt;getValueType(0);</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160; </div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SystemZII.html#aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2 + NumVecs);</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="namespacellvm_1_1SystemZII.html#aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> ? <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs) : <a class="code" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a>(Regs);</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160; </div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0), Ops);</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160; </div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160; </div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, St);</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;}</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160; </div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPredicatedStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;                                                <span class="keywordtype">unsigned</span> Scale, <span class="keywordtype">unsigned</span> Opc_rr,</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;                                                <span class="keywordtype">unsigned</span> Opc_ri) {</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2 + NumVecs);</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = createZTuple(Regs);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160; </div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="comment">// Optimize addressing mode.</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  std::tie(Opc, Base, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) = findAddrModeSVELoadStore(</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;      <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc_rr, Opc_ri, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 3),</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;      CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), Scale);</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2), <span class="comment">// predicate</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;                   <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,                               <span class="comment">// address</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                   <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,                             <span class="comment">// offset</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};                  <span class="comment">// chain</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0), Ops);</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160; </div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, St);</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;}</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeFrameIndexSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;                                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = CurDAG-&gt;getDataLayout();</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160; </div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="comment">// Try to match it for the frame address</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> FINode = dyn_cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordtype">int</span> FI = FINode-&gt;getIndex();</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  }</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; </div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;}</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160; </div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPostStore(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                                          <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)-&gt;getValueType(0);</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,    <span class="comment">// Type of the write back register</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>}; <span class="comment">// Type for the Chain</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160; </div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SystemZII.html#aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128;</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumVecs);</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="namespacellvm_1_1SystemZII.html#aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> ? <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs) : <a class="code" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a>(Regs);</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq,</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 1), <span class="comment">// base register</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2), <span class="comment">// Incremental</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};          <span class="comment">// Chain</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, St);</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;}</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160; </div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="keyword">namespace </span>{<span class="comment"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/// WidenVector - Given a value in the V64 register class, produce the</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">/// equivalent value in the V128 register class.</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a> {</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG;</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160; </div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) : DAG(DAG) {}</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160; </div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> operator()(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg) {</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = V64Reg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    <span class="keywordtype">unsigned</span> NarrowSize = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> WideTy = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(EltTy, 2 * NarrowSize);</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(V64Reg);</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160; </div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">Undef</a> =</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::IMPLICIT_DEF, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, WideTy), 0);</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af08c66bed13b63f7b506b1aa9c3433af">getTargetInsertSubreg</a>(AArch64::dsub, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, WideTy, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">Undef</a>, V64Reg);</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  }</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;};</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;} <span class="comment">// namespace</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">/// NarrowVector - Given a value in the V128 register class, produce the</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment">/// equivalent value in the V64 register class.</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900"> 2107</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = V128Reg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordtype">unsigned</span> WideSize = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> NarrowTy = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(EltTy, WideSize / 2);</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AArch64::dsub, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(V128Reg), NarrowTy,</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;                                    V128Reg);</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;}</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160; </div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectLoadLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;                                         <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordtype">bool</span> Narrow = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64;</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2 + NumVecs);</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160; </div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <a class="code" href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">transform</a>(Regs, Regs.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(),</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;                   <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(*CurDAG));</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160; </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs);</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160; </div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160; </div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="keywordtype">unsigned</span> LaneNo =</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;      cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2))-&gt;getZExtValue();</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160; </div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq, CurDAG-&gt;getTargetConstant(LaneNo, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 3), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 0);</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; </div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> WideVT = RegSeq.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> QSubs[] = { AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;                                    AArch64::qsub2, AArch64::qsub3 };</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a> = CurDAG-&gt;getTargetExtractSubreg(QSubs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], dl, WideVT, SuperReg);</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;      <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(<a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>, *CurDAG);</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>);</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  }</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160; </div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 1));</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;}</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160; </div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPostLoadLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;                                             <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <span class="keywordtype">bool</span> Narrow = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64;</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160; </div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumVecs);</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160; </div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <a class="code" href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">transform</a>(Regs, Regs.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(),</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;                   <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(*CurDAG));</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160; </div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs);</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160; </div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <span class="comment">// Type of the write back register</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;                        RegSeq-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160; </div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keywordtype">unsigned</span> LaneNo =</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;      cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 1))-&gt;getZExtValue();</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq,</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;                   CurDAG-&gt;getTargetConstant(LaneNo, dl,</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;                                             <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),         <span class="comment">// Lane Number</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2),                  <span class="comment">// Base register</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 3),                  <span class="comment">// Incremental</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160; </div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="comment">// Update uses of the write back register</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 0));</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160; </div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="comment">// Update uses of the vector list</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 1);</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1) {</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0),</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;                Narrow ? <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(SuperReg, *CurDAG) : SuperReg);</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> WideVT = RegSeq.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> QSubs[] = { AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;                                      AArch64::qsub2, AArch64::qsub3 };</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumVecs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a> = CurDAG-&gt;getTargetExtractSubreg(QSubs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], dl, WideVT,</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;                                                  SuperReg);</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;      <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;        <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(<a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>, *CurDAG);</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>);</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    }</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  }</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160; </div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="comment">// Update the Chain</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 2));</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;}</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160; </div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectStoreLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;                                          <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)-&gt;getValueType(0);</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <span class="keywordtype">bool</span> Narrow = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64;</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160; </div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 2 + NumVecs);</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160; </div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    <a class="code" href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">transform</a>(Regs, Regs.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(),</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;                   <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(*CurDAG));</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160; </div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160; </div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keywordtype">unsigned</span> LaneNo =</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;      cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2))-&gt;getZExtValue();</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq, CurDAG-&gt;getTargetConstant(LaneNo, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 3), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160; </div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160; </div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, St);</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160; </div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectPostStoreLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> NumVecs,</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;                                              <span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)-&gt;getValueType(0);</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordtype">bool</span> Narrow = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160; </div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_begin() + 1 + NumVecs);</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160; </div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="keywordflow">if</span> (Narrow)</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <a class="code" href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">transform</a>(Regs, Regs.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(),</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;                   <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(*CurDAG));</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160; </div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs);</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160; </div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <span class="comment">// Type of the write back register</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160; </div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <span class="keywordtype">unsigned</span> LaneNo =</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;      cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 1))-&gt;getZExtValue();</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160; </div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {RegSeq, CurDAG-&gt;getTargetConstant(LaneNo, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 2), <span class="comment">// Base Register</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(NumVecs + 3), <span class="comment">// Incremental</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160; </div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, St);</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;}</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a4b1f6c2a4e7b3aed4f56643d545f305b"> 2274</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a4b1f6c2a4e7b3aed4f56643d545f305b">isBitfieldExtractOpFromAnd</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;                                       <span class="keywordtype">unsigned</span> &amp;Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0,</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;                                       <span class="keywordtype">unsigned</span> &amp;LSB, <span class="keywordtype">unsigned</span> &amp;MSB,</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                       <span class="keywordtype">unsigned</span> NumberOfIgnoredLowBits,</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;                                       <span class="keywordtype">bool</span> BiggerPattern) {</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;         <span class="stringliteral">&quot;N must be a AND operation to call this function&quot;</span>);</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160; </div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; </div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="comment">// Here we can test the type of VT and return false when the type does not</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="comment">// match, but since it is done prior to that call in the current context</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="comment">// we turned that into an assert to avoid redundant code.</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;         <span class="stringliteral">&quot;Type checking must have been done before calling this function&quot;</span>);</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160; </div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="comment">// FIXME: simplify-demanded-bits in DAGCombine will probably have</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="comment">// changed the AND node to a 32-bit mask operation. We&#39;ll have to</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="comment">// undo that as part of the transform here if we want to catch all</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="comment">// the opportunities.</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="comment">// Currently the NumberOfIgnoredLowBits argument helps to recover</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="comment">// from these situations when matching bigger pattern (bitfield insert).</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="comment">// For unsigned extracts, check for a shift right and mask</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndImm = 0;</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, AndImm))</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160; </div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getNode();</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160; </div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="comment">// Because of simplify-demanded-bits in DAGCombine, the mask may have been</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="comment">// simplified. Try to undo that</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  AndImm |= maskTrailingOnes&lt;uint64_t&gt;(NumberOfIgnoredLowBits);</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160; </div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">// The immediate is a mask of the low bits iff imm &amp; (imm+1) == 0</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">if</span> (AndImm &amp; (AndImm + 1))</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160; </div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="keywordtype">bool</span> ClampMSB = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm = 0;</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  <span class="comment">// Handle the SRL + ANY_EXTEND case.</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a> &amp;&amp;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SrlImm)) {</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="comment">// Extend the incoming operand of the SRL to 64-bit.</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    Opd0 = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a>(CurDAG, Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    <span class="comment">// Make sure to clamp the MSB so that we preserve the semantics of the</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <span class="comment">// original operations.</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    ClampMSB = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp;</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;             <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>,</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;                                   SrlImm)) {</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="comment">// If the shift result was truncated, we can still combine them.</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    Opd0 = Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160; </div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="comment">// Use the type of SRL node.</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    VT = Opd0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Op0, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SrlImm)) {</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    Opd0 = Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    ClampMSB = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BiggerPattern) {</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    <span class="comment">// Let&#39;s pretend a 0 shift right has been performed.</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="comment">// The resulting code will be at least as good as the original one</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="comment">// plus it may expose more opportunities for bitfield insert pattern.</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    <span class="comment">// FIXME: Currently we limit this to the bigger pattern, because</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="comment">// some optimizations expect AND and not UBFM.</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160; </div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="comment">// Bail out on large immediates. This happens when no proper</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="comment">// combining/constant folding was performed.</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keywordflow">if</span> (!BiggerPattern &amp;&amp; (SrlImm &lt;= 0 || SrlImm &gt;= VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())) {</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;        (<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;: Found large shift immediate, this should not happen\n&quot;</span>));</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  }</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160; </div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  LSB = SrlImm;</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  MSB = SrlImm +</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;        (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ? llvm::countr_one&lt;uint32_t&gt;(AndImm)</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;                        : llvm::countr_one&lt;uint64_t&gt;(AndImm)) -</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;        1;</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <span class="keywordflow">if</span> (ClampMSB)</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    <span class="comment">// Since we&#39;re moving the extend before the right shift operation, we need</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="comment">// to clamp the MSB to make sure we don&#39;t shift in undefined bits instead of</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <span class="comment">// the zeros which would get shifted in with the original right shift</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <span class="comment">// operation.</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    MSB = MSB &gt; 31 ? 31 : MSB;</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160; </div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  Opc = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;}</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160; </div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a04d8bec5e4e1e6af669b1a018363b8b4"> 2368</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a04d8bec5e4e1e6af669b1a018363b8b4">isBitfieldExtractOpFromSExtInReg</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Opc,</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <span class="keywordtype">unsigned</span> &amp;Immr,</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                                             <span class="keywordtype">unsigned</span> &amp;Imms) {</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>);</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160; </div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;         <span class="stringliteral">&quot;Type checking must have been done before calling this function&quot;</span>);</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160; </div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>) {</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  }</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160; </div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftImm;</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, ShiftImm) &amp;&amp;</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;      !<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, ShiftImm))</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160; </div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = cast&lt;VTSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1))-&gt;getVT().getSizeInBits();</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="keywordflow">if</span> (ShiftImm + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &gt; <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::SBFMWri : AArch64::SBFMXri;</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  Opd0 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0);</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  Immr = ShiftImm;</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  Imms = ShiftImm + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;}</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160; </div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a701a4a459b4a06759797ccf08030067c"> 2401</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a701a4a459b4a06759797ccf08030067c">isSeveralBitsExtractOpFromShr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Opc,</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <span class="keywordtype">unsigned</span> &amp;LSB,</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;MSB) {</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="comment">// We are looking for the following pattern which basically extracts several</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="comment">// continuous bits from the source value and places it from the LSB of the</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="comment">// destination value, all other bits of the destination value or set to zero:</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="comment">// Value2 = AND Value, MaskImm</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="comment">// SRL Value2, ShiftImm</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <span class="comment">// with MaskImm &gt;&gt; ShiftImm to search for the bit width.</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">// This gets selected into a single UBFM:</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="comment">// UBFM Value, ShiftImm, Log2_64(MaskImm)</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160; </div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>)</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160; </div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndMask = 0;</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, AndMask))</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160; </div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getOperand(0);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm = 0;</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), SrlImm))</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160; </div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <span class="comment">// Check whether we really have several bits extract here.</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">isMask_64</a>(AndMask &gt;&gt; SrlImm))</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160; </div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  Opc = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  LSB = SrlImm;</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  MSB = <a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a>(AndMask);</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160; </div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aaf4b732e582e80caaceee1ed402180b8"> 2441</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aaf4b732e582e80caaceee1ed402180b8">isBitfieldExtractOpFromShr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0,</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;                                       <span class="keywordtype">unsigned</span> &amp;Immr, <span class="keywordtype">unsigned</span> &amp;Imms,</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;                                       <span class="keywordtype">bool</span> BiggerPattern) {</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> || <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>) &amp;&amp;</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;         <span class="stringliteral">&quot;N must be a SHR/SRA operation to call this function&quot;</span>);</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160; </div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  <span class="comment">// Here we can test the type of VT and return false when the type does not</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="comment">// match, but since it is done prior to that call in the current context</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="comment">// we turned that into an assert to avoid redundant code.</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;         <span class="stringliteral">&quot;Type checking must have been done before calling this function&quot;</span>);</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160; </div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="comment">// Check for AND + SRL doing several bits extract.</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a701a4a459b4a06759797ccf08030067c">isSeveralBitsExtractOpFromShr</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, Opd0, Immr, Imms))</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160; </div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="comment">// We&#39;re looking for a shift of a shift.</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShlImm = 0;</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> TruncBits = 0;</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, ShlImm)) {</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getOperand(0);</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> &amp;&amp;</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;             <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getNode()-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>) {</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <span class="comment">// We are looking for a shift of truncate. Truncate from i64 to i32 could</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <span class="comment">// be considered as setting high 32 bits as zero. Our strategy here is to</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="comment">// always generate 64bit UBFM. This consistency will help the CSE pass</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <span class="comment">// later find more redundancy.</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getOperand(0);</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    TruncBits = Opd0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    VT = Opd0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; <span class="stringliteral">&quot;the promoted type should be i64&quot;</span>);</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BiggerPattern) {</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <span class="comment">// Let&#39;s pretend a 0 shift left has been performed.</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <span class="comment">// FIXME: Currently we limit this to the bigger pattern case,</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="comment">// because some optimizations expect AND and not UBFM</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160; </div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="comment">// Missing combines/constant folding may have left us with strange</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="comment">// constants.</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <span class="keywordflow">if</span> (ShlImm &gt;= VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;        (<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;                &lt;&lt; <span class="stringliteral">&quot;: Found large shift immediate, this should not happen\n&quot;</span>));</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  }</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160; </div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm = 0;</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), SrlImm))</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160; </div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrlImm &gt; 0 &amp;&amp; SrlImm &lt; VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &amp;&amp;</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;         <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  <span class="keywordtype">int</span> immr = SrlImm - ShlImm;</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  Immr = immr &lt; 0 ? immr + VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() : immr;</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  Imms = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - ShlImm - TruncBits - 1;</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="comment">// SRA requires a signed extraction</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    Opc = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> ? AArch64::SBFMWri : AArch64::UBFMWri;</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    Opc = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> ? AArch64::SBFMXri : AArch64::UBFMXri;</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;}</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160; </div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>);</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160; </div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> NarrowVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)-&gt;getValueType(0);</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || NarrowVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160; </div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftImm;</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, ShiftImm))</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160; </div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="comment">// Extend the incoming operand of the shift to 64-bits.</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Opd0 = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a>(CurDAG, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0));</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordtype">unsigned</span> Immr = ShiftImm;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <span class="keywordtype">unsigned</span> Imms = NarrowVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - 1;</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Opd0, CurDAG-&gt;getTargetConstant(Immr, dl, VT),</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;                   CurDAG-&gt;getTargetConstant(Imms, dl, VT)};</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, AArch64::SBFMXri, VT, Ops);</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;}</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">/// Try to form fcvtl2 instructions from a floating-point extend of a high-half</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/// extract of a subvector.</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryHighFPExt(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>);</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160; </div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <span class="comment">// There are 2 forms of fcvtl2 - extend to double or extend to float.</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Extract = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> NarrowVT = Extract.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">if</span> ((VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> || NarrowVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) &amp;&amp;</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;      (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> || NarrowVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>))</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160; </div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  <span class="comment">// Optionally look past a bitcast.</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  Extract = <a class="code" href="namespacellvm.html#a1f4429b3a6cbf22cea042b77cf055f40">peekThroughBitcasts</a>(Extract);</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">if</span> (Extract.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>)</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160; </div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  <span class="comment">// Match extract from start of high half index.</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;  <span class="comment">// Example: v8i16 -&gt; v4i16 means the extract must begin at index 4.</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="keywordtype">unsigned</span> ExtractIndex = Extract.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  <span class="keywordflow">if</span> (ExtractIndex != Extract.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>())</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160; </div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <span class="keyword">auto</span> Opcode = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ? AArch64::FCVTLv4i32 : AArch64::FCVTLv8i16;</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opcode, VT, Extract.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;}</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160; </div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff"> 2561</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Opc,</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <span class="keywordtype">unsigned</span> &amp;Immr, <span class="keywordtype">unsigned</span> &amp;Imms,</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;                                <span class="keywordtype">unsigned</span> NumberOfIgnoredLowBits = 0,</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;                                <span class="keywordtype">bool</span> BiggerPattern = <span class="keyword">false</span>) {</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160; </div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode())</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a4b1f6c2a4e7b3aed4f56643d545f305b">isBitfieldExtractOpFromAnd</a>(CurDAG, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, Opd0, Immr, Imms,</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                                      NumberOfIgnoredLowBits, BiggerPattern);</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aaf4b732e582e80caaceee1ed402180b8">isBitfieldExtractOpFromShr</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, Opd0, Immr, Imms, BiggerPattern);</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160; </div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>:</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a04d8bec5e4e1e6af669b1a018363b8b4">isBitfieldExtractOpFromSExtInReg</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, Opd0, Immr, Imms);</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  }</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160; </div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  <span class="keywordtype">unsigned</span> NOpc = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode();</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <span class="keywordflow">switch</span> (NOpc) {</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <span class="keywordflow">case</span> AArch64::SBFMWri:</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  <span class="keywordflow">case</span> AArch64::UBFMWri:</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">case</span> AArch64::SBFMXri:</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <span class="keywordflow">case</span> AArch64::UBFMXri:</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;    Opc = NOpc;</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    Opd0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    Immr = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1).getNode())-&gt;getZExtValue();</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    Imms = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2).getNode())-&gt;getZExtValue();</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  }</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="comment">// Unreachable</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;}</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160; </div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryBitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordtype">unsigned</span> Opc, Immr, Imms;</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Opd0;</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a>(CurDAG, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, Opd0, Immr, Imms))</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160; </div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160; </div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="comment">// If the bit extract operation is 64bit but the original type is 32bit, we</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="comment">// need to add one EXTRACT_SUBREG.</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keywordflow">if</span> ((Opc == AArch64::SBFMXri || Opc == AArch64::UBFMXri) &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops64[] = {Opd0, CurDAG-&gt;getTargetConstant(Immr, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;                       CurDAG-&gt;getTargetConstant(Imms, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)};</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160; </div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a> = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Ops64);</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;getTargetConstant(AArch64::sub_32, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG, dl,</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a>, 0), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>));</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  }</div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160; </div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Opd0, CurDAG-&gt;getTargetConstant(Immr, dl, VT),</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;                   CurDAG-&gt;getTargetConstant(Imms, dl, VT)};</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;}</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">/// Does DstMask form a complementary pair with the mask provided by</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/// BitsToBeInserted, suitable for use in a BFI instruction. Roughly speaking,</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">/// this asks whether DstMask zeroes precisely those bits that will be set by</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">/// the other half.</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a18f51ef21d273b6674761593a311b6f4"> 2634</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a18f51ef21d273b6674761593a311b6f4">isBitfieldDstMask</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> DstMask, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;BitsToBeInserted,</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;                              <span class="keywordtype">unsigned</span> NumberOfIgnoredHighBits, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) {</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;         <span class="stringliteral">&quot;i32 or i64 mask type expected!&quot;</span>);</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - NumberOfIgnoredHighBits;</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160; </div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SignificantDstMask = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, DstMask);</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SignificantBitsToBeInserted = BitsToBeInserted.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160; </div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <span class="keywordflow">return</span> (SignificantDstMask &amp; SignificantBitsToBeInserted) == 0 &amp;&amp;</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;         (SignificantDstMask | SignificantBitsToBeInserted).isAllOnes();</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;}</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160; </div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">// Look for bits that will be useful for later uses.</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">// A bit is consider useless as soon as it is dropped and never used</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">// before it as been dropped.</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">// E.g., looking for useful bit of x</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">// 1. y = x &amp; 0x7</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">// 2. z = y &gt;&gt; 2</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">// After #1, x useful bits are 0x7, then the useful bits of x, live through</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">// y.</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">// After #2, the useful bits of x are 0x4.</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">// However, if x is used on an unpredicatable instruction, then all its bits</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">// are useful.</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">// E.g.</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">// 1. y = x &amp; 0x7</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">// 2. z = y &gt;&gt; 2</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">// 3. str x, [@x]</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0);</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160; </div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#acca3317ec9abd9a2b3da9870ca65c9c5"> 2664</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#acca3317ec9abd9a2b3da9870ca65c9c5">getUsefulBitsFromAndWithImmediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;                                              <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> =</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getNode())-&gt;getZExtValue();</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">AArch64_AM::decodeLogicalImmediate</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>());</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  UsefulBits &amp;= <a class="code" href="classllvm_1_1APInt.html">APInt</a>(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, UsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;}</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160; </div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a8e67baf5aacf7f9fa94cbb5d66880700"> 2673</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8e67baf5aacf7f9fa94cbb5d66880700">getUsefulBitsFromBitfieldMoveOpd</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;                                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MSB,</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;                                             <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <span class="comment">// inherit the bitwidth value</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> OpUsefulBits(UsefulBits);</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  OpUsefulBits = 1;</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160; </div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <span class="keywordflow">if</span> (MSB &gt;= <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    OpUsefulBits &lt;&lt;= MSB - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> + 1;</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    --OpUsefulBits;</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    <span class="comment">// The interesting part will be in the lower part of the result</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, OpUsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <span class="comment">// The interesting part was starting at Imm in the argument</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    OpUsefulBits &lt;&lt;= <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    OpUsefulBits &lt;&lt;= MSB + 1;</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    --OpUsefulBits;</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="comment">// The interesting part will be shifted in the result</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;    OpUsefulBits &lt;&lt;= OpUsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;    <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, OpUsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="comment">// The interesting part was at zero in the argument</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    OpUsefulBits.<a class="code" href="classllvm_1_1APInt.html#af338e23a90c301183968435e80cd6a27">lshrInPlace</a>(OpUsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  }</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  UsefulBits &amp;= OpUsefulBits;</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;}</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160; </div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#abee9b0fedb5e81ec5797e0abb2c55386"> 2700</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#abee9b0fedb5e81ec5797e0abb2c55386">getUsefulBitsFromUBFM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;                                  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> =</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1).getNode())-&gt;getZExtValue();</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MSB =</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(2).getNode())-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160; </div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8e67baf5aacf7f9fa94cbb5d66880700">getUsefulBitsFromBitfieldMoveOpd</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, UsefulBits, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, MSB, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;}</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160; </div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a4570ae797be267e31c05d7ab64ceb985"> 2710</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a4570ae797be267e31c05d7ab64ceb985">getUsefulBitsFromOrWithShiftedReg</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;                                              <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftTypeAndValue =</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(2).getNode())-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>(UsefulBits);</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>.clearAllBits();</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>.flipAllBits();</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160; </div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(ShiftTypeAndValue) == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>) {</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="comment">// Shift Left</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftAmt = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(ShiftTypeAndValue);</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> &lt;&lt;= ShiftAmt;</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>.lshrInPlace(ShiftAmt);</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(ShiftTypeAndValue) == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>) {</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    <span class="comment">// Shift Right</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <span class="comment">// We do not handle AArch64_AM::ASR, because the sign will change the</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="comment">// number of useful bits</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftAmt = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(ShiftTypeAndValue);</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>.lshrInPlace(ShiftAmt);</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> &lt;&lt;= ShiftAmt;</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160; </div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  UsefulBits &amp;= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>;</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;}</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160; </div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aad0daa206bfc0bc764e664e19a94d495"> 2738</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aad0daa206bfc0bc764e664e19a94d495">getUsefulBitsFromBFM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Orig, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> =</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(2).getNode())-&gt;getZExtValue();</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MSB =</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;      cast&lt;const ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(3).getNode())-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160; </div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> OpUsefulBits(UsefulBits);</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  OpUsefulBits = 1;</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160; </div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ResultUsefulBits(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), 0);</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  ResultUsefulBits.<a class="code" href="classllvm_1_1APInt.html#aa26382591715c45666c3c6336755d529">flipAllBits</a>();</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), 0);</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160; </div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, ResultUsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1);</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160; </div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <span class="keywordflow">if</span> (MSB &gt;= <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    <span class="comment">// The instruction is a BFXIL.</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = MSB - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> + 1;</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> LSB = <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160; </div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    OpUsefulBits &lt;&lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    --OpUsefulBits;</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160; </div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1) == Orig) {</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;      <span class="comment">// Copy the low bits from the result to bits starting from LSB.</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> = ResultUsefulBits &amp; OpUsefulBits;</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> &lt;&lt;= LSB;</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    }</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160; </div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0) == Orig)</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;      <span class="comment">// Bits starting from LSB in the input contribute to the result.</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> |= (ResultUsefulBits &amp; ~OpUsefulBits);</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    <span class="comment">// The instruction is a BFI.</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = MSB + 1;</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> LSB = UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160; </div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    OpUsefulBits &lt;&lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    --OpUsefulBits;</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    OpUsefulBits &lt;&lt;= LSB;</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160; </div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1) == Orig) {</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;      <span class="comment">// Copy the bits from the result to the zero bits.</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> = ResultUsefulBits &amp; OpUsefulBits;</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>.lshrInPlace(LSB);</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    }</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160; </div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0) == Orig)</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;      <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> |= (ResultUsefulBits &amp; ~OpUsefulBits);</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  }</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160; </div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  UsefulBits &amp;= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>;</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;}</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160; </div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ab355b8de097910b27f8a8527f9d2e512"> 2793</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ab355b8de097910b27f8a8527f9d2e512">getUsefulBitsForUse</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UserNode, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Orig, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160; </div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="comment">// Users of this node should have already been instruction selected</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  <span class="comment">// FIXME: Can we turn that into an assert?</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <span class="keywordflow">if</span> (!UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160; </div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="keywordflow">switch</span> (UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()) {</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSWri:</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSXri:</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri:</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri:</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <span class="comment">// We increment Depth only when we call the getUsefulBits</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#acca3317ec9abd9a2b3da9870ca65c9c5">getUsefulBitsFromAndWithImmediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UserNode, 0), UsefulBits,</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;                                             <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <span class="keywordflow">case</span> AArch64::UBFMWri:</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  <span class="keywordflow">case</span> AArch64::UBFMXri:</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#abee9b0fedb5e81ec5797e0abb2c55386">getUsefulBitsFromUBFM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UserNode, 0), UsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160; </div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWrs:</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrs:</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <span class="keywordflow">if</span> (UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) != Orig &amp;&amp; UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1) == Orig)</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;      <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a4570ae797be267e31c05d7ab64ceb985">getUsefulBitsFromOrWithShiftedReg</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UserNode, 0), UsefulBits,</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;                                        <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <span class="keywordflow">case</span> AArch64::BFMWri:</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  <span class="keywordflow">case</span> AArch64::BFMXri:</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aad0daa206bfc0bc764e664e19a94d495">getUsefulBitsFromBFM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UserNode, 0), Orig, UsefulBits, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui:</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    <span class="keywordflow">if</span> (UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) != Orig)</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    UsefulBits &amp;= <a class="code" href="classllvm_1_1APInt.html">APInt</a>(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), 0xff);</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160; </div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui:</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <span class="keywordflow">if</span> (UserNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) != Orig)</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    UsefulBits &amp;= <a class="code" href="classllvm_1_1APInt.html">APInt</a>(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), 0xffff);</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  }</div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;}</div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160; </div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a"> 2841</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> &gt;= <a class="code" href="classllvm_1_1SelectionDAG.html#a4d5e16cbde22f5e6f007940d57a428fd">SelectionDAG::MaxRecursionDepth</a>)</div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  <span class="comment">// Initialize UsefulBits</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <span class="keywordtype">unsigned</span> Bitwidth = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getScalarValueSizeInBits();</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="comment">// At the beginning, assume every produced bits is useful</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    UsefulBits = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(Bitwidth, 0);</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;    UsefulBits.<a class="code" href="classllvm_1_1APInt.html#aa26382591715c45666c3c6336755d529">flipAllBits</a>();</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  }</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> UsersUsefulBits(UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), 0);</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160; </div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode()-&gt;uses()) {</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    <span class="comment">// A use cannot produce useful bits</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> UsefulBitsForUse = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(UsefulBits);</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ab355b8de097910b27f8a8527f9d2e512">getUsefulBitsForUse</a>(Node, UsefulBitsForUse, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    UsersUsefulBits |= UsefulBitsForUse;</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  }</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  <span class="comment">// UsefulBits contains the produced bits that are meaningful for the</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  <span class="comment">// current definition, thus a user cannot make a bit meaningful at</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="comment">// this point</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  UsefulBits &amp;= UsersUsefulBits;</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;}</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">/// Create a machine node performing a notional SHL of Op by ShlAmount. If</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">/// ShlAmount is negative, do a (logical) right-shift instead. If ShlAmount is</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">/// 0, return Op unchanged.</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466"> 2868</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">int</span> ShlAmount) {</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  <span class="keywordflow">if</span> (ShlAmount == 0)</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160; </div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType();</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  <span class="keywordtype">unsigned</span> UBFMOpc = <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> == 32 ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160; </div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ShiftNode;</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <span class="keywordflow">if</span> (ShlAmount &gt; 0) {</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    <span class="comment">// LSL wD, wN, #Amt == UBFM wD, wN, #32-Amt, #31-Amt</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;    ShiftNode = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;        UBFMOpc, dl, VT, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;        CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - ShlAmount, dl, VT),</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;        CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - 1 - ShlAmount, dl, VT));</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    <span class="comment">// LSR wD, wN, #Amt == UBFM wD, wN, #Amt, #32-1</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ShlAmount &lt; 0 &amp;&amp; <span class="stringliteral">&quot;expected right shift&quot;</span>);</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    <span class="keywordtype">int</span> ShrAmount = -ShlAmount;</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    ShiftNode = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;        UBFMOpc, dl, VT, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ShrAmount, dl, VT),</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;        CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - 1, dl, VT));</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  }</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160; </div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ShiftNode, 0);</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;}</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160; </div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">// For bit-field-positioning pattern &quot;(and (shl VAL, N), ShiftedMask)&quot;.</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aaa913771ef6203d3911e1284ca0bcd5f">isBitfieldPositioningOpFromAnd</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;                                           <span class="keywordtype">bool</span> BiggerPattern,</div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NonZeroBits,</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <span class="keywordtype">int</span> &amp;DstLSB,</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160; </div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">// For bit-field-positioning pattern &quot;shl VAL, N)&quot;.</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#afb4ddb6d00544eeae0183965239d9b65">isBitfieldPositioningOpFromShl</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;                                           <span class="keywordtype">bool</span> BiggerPattern,</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NonZeroBits,</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <span class="keywordtype">int</span> &amp;DstLSB,</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">/// Does this tree qualify as an attempt to move a bitfield into position,</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/// essentially &quot;(and (shl VAL, N), Mask)&quot; or (shl VAL, N).</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a2db2cea3a0eb5d8ddb8a14e64eb86a0b"> 2912</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">isBitfieldPositioningOp</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                    <span class="keywordtype">bool</span> BiggerPattern, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src,</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;                                    <span class="keywordtype">int</span> &amp;DstLSB, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType();</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  (void)<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>;</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> == 32 || <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> == 64);</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">computeKnownBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160; </div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <span class="comment">// Non-zero in the sense that they&#39;re not provably zero, which is the key</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="comment">// point if we want to use this value</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NonZeroBits = (~Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>).getZExtValue();</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(NonZeroBits))</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160; </div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode()) {</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aaa913771ef6203d3911e1284ca0bcd5f">isBitfieldPositioningOpFromAnd</a>(CurDAG, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, BiggerPattern,</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;                                          NonZeroBits, Src, DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#afb4ddb6d00544eeae0183965239d9b65">isBitfieldPositioningOpFromShl</a>(CurDAG, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, BiggerPattern,</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;                                          NonZeroBits, Src, DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  }</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160; </div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;}</div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160; </div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aaa913771ef6203d3911e1284ca0bcd5f"> 2942</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aaa913771ef6203d3911e1284ca0bcd5f">isBitfieldPositioningOpFromAnd</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;                                           <span class="keywordtype">bool</span> BiggerPattern,</div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NonZeroBits,</div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <span class="keywordtype">int</span> &amp;DstLSB,</div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(NonZeroBits) &amp;&amp; <span class="stringliteral">&quot;Caller guaranteed&quot;</span>);</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160; </div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType();</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;         <span class="stringliteral">&quot;Caller guarantees VT is one of i32 or i64&quot;</span>);</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  (void)VT;</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160; </div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndImm;</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, AndImm))</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160; </div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;  <span class="comment">// If (~AndImm &amp; NonZeroBits) is not zero at POS, we know that</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;  <span class="comment">//   1) (AndImm &amp; (1 &lt;&lt; POS) == 0)</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;  <span class="comment">//   2) the result of AND is not zero at POS bit (according to NonZeroBits)</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="comment">// 1) and 2) don&#39;t agree so something must be wrong (e.g., in</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;  <span class="comment">// &#39;SelectionDAG::computeKnownBits&#39;)</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((~AndImm &amp; NonZeroBits) == 0 &amp;&amp;</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;         <span class="stringliteral">&quot;Something must be wrong (e.g., in SelectionDAG::computeKnownBits)&quot;</span>);</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160; </div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AndOp0 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0);</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160; </div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShlImm;</div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShlOp0;</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(AndOp0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, ShlImm)) {</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    <span class="comment">// For pattern &quot;and(shl(val, N), shifted-mask)&quot;, &#39;ShlOp0&#39; is set to &#39;val&#39;.</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    ShlOp0 = AndOp0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; AndOp0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a> &amp;&amp;</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;             <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(AndOp0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>,</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                                   ShlImm)) {</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <span class="comment">// For pattern &quot;and(any_extend(shl(val, N)), shifted-mask)&quot;</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160; </div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="comment">// ShlVal == shl(val, N), which is a left shift on a smaller type.</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShlVal = AndOp0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160; </div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    <span class="comment">// Since this is after type legalization and ShlVal is extended to MVT::i64,</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;    <span class="comment">// expect VT to be MVT::i32.</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ShlVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) &amp;&amp; <span class="stringliteral">&quot;Expect VT to be MVT::i32.&quot;</span>);</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160; </div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;    <span class="comment">// Widens &#39;val&#39; to MVT::i64 as the source of bit field positioning.</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    ShlOp0 = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a>(CurDAG, ShlVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160; </div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <span class="comment">// For !BiggerPattern, bail out if the AndOp0 has more than one use, since</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <span class="comment">// then we&#39;ll end up generating AndOp0+UBFIZ instead of just keeping</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <span class="comment">// AndOp0+AND.</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;  <span class="keywordflow">if</span> (!BiggerPattern &amp;&amp; !AndOp0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160; </div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  DstLSB = <a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(NonZeroBits);</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(NonZeroBits &gt;&gt; DstLSB);</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160; </div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="comment">// Bail out on large Width. This happens when no proper combining / constant</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="comment">// folding was performed.</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &gt;= (<span class="keywordtype">int</span>)VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="comment">// If VT is i64, Width &gt; 64 is insensible since NonZeroBits is uint64_t, and</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;    <span class="comment">// Width == 64 indicates a missed dag-combine from &quot;(and val, AllOnes)&quot; to</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    <span class="comment">// &quot;val&quot;.</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <span class="comment">// If VT is i32, what Width &gt;= 32 means:</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    <span class="comment">// - For &quot;(and (any_extend(shl val, N)), shifted-mask)&quot;, the`and` Op</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;    <span class="comment">//   demands at least &#39;Width&#39; bits (after dag-combiner). This together with</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="comment">//   `any_extend` Op (undefined higher bits) indicates missed combination</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    <span class="comment">//   when lowering the &#39;and&#39; IR instruction to an machine IR instruction.</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;Found large Width in bit-field-positioning -- this indicates no &quot;</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;           <span class="stringliteral">&quot;proper combining / constant folding was performed\n&quot;</span>);</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  }</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160; </div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="comment">// BFI encompasses sufficiently many nodes that it&#39;s worth inserting an extra</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  <span class="comment">// LSL/LSR if the mask in NonZeroBits doesn&#39;t quite match up with the ISD::SHL</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;  <span class="comment">// amount.  BiggerPattern is true when this pattern is being matched for BFI,</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;  <span class="comment">// BiggerPattern is false when this pattern is being matched for UBFIZ, in</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;  <span class="comment">// which case it is not profitable to insert an extra shift.</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  <span class="keywordflow">if</span> (ShlImm != <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>(DstLSB) &amp;&amp; !BiggerPattern)</div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160; </div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  Src = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a>(CurDAG, ShlOp0, ShlImm - DstLSB);</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;}</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160; </div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">// For node (shl (and val, mask), N)), returns true if the node is equivalent to</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">// UBFIZ.</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a268f5c3898f22f719eb346a6a9bc35ae"> 3032</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a268f5c3898f22f719eb346a6a9bc35ae">isSeveralBitsPositioningOpFromShl</a>(<span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShlImm, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <span class="keywordtype">int</span> &amp;DstLSB,</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  <span class="comment">// Caller should have verified that N is a left shift with constant shift</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <span class="comment">// amount; asserts that.</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;         <span class="stringliteral">&quot;Op.getNode() should be a SHL node to call this function&quot;</span>);</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ae06fff53263e566c62b3798af5ea781f">isIntImmediateEq</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(1), ShlImm) &amp;&amp;</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;         <span class="stringliteral">&quot;Op.getNode() should shift ShlImm to call this function&quot;</span>);</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160; </div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndImm = 0;</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0);</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Op0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, AndImm))</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160; </div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftedAndImm = ((AndImm &lt;&lt; ShlImm) &gt;&gt; ShlImm);</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">isMask_64</a>(ShiftedAndImm)) {</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="comment">// AndImm is a superset of (AllOnes &gt;&gt; ShlImm); in other words, AndImm</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    <span class="comment">// should end with Mask, and could be prefixed with random bits if those</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;    <span class="comment">// bits are shifted out.</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    <span class="comment">// For example, xyz11111 (with {x,y,z} being 0 or 1) is fine if ShlImm &gt;= 3;</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    <span class="comment">// the AND result corresponding to those bits are shifted out, so it&#39;s fine</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    <span class="comment">// to not extract them.</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(ShiftedAndImm);</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;    DstLSB = ShlImm;</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    Src = Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  }</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;}</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160; </div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#afb4ddb6d00544eeae0183965239d9b65"> 3064</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#afb4ddb6d00544eeae0183965239d9b65">isBitfieldPositioningOpFromShl</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;                                           <span class="keywordtype">bool</span> BiggerPattern,</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NonZeroBits,</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <span class="keywordtype">int</span> &amp;DstLSB,</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(NonZeroBits) &amp;&amp; <span class="stringliteral">&quot;Caller guaranteed&quot;</span>);</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160; </div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType();</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;         <span class="stringliteral">&quot;Caller guarantees that type is i32 or i64&quot;</span>);</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  (void)VT;</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160; </div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShlImm;</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, ShlImm))</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160; </div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <span class="keywordflow">if</span> (!BiggerPattern &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.hasOneUse())</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160; </div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a268f5c3898f22f719eb346a6a9bc35ae">isSeveralBitsPositioningOpFromShl</a>(ShlImm, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, Src, DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>))</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160; </div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  DstLSB = <a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(NonZeroBits);</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(NonZeroBits &gt;&gt; DstLSB);</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160; </div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <span class="keywordflow">if</span> (ShlImm != <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>(DstLSB) &amp;&amp; !BiggerPattern)</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160; </div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  Src = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a>(CurDAG, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0), ShlImm - DstLSB);</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;}</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160; </div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc"> 3096</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) {</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4e43e0513a033e8590ef9efc406fa3dd">isShiftedMask_32</a>(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;}</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160; </div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">// Generate a BFI/BFXIL from &#39;or (and X, MaskImm), OrImm&#39; iff the value being</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">// inserted only sets known zero bits.</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a380449a9ad9e4e2d3b6b3fdfa75a64d9"> 3105</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a380449a9ad9e4e2d3b6b3fdfa75a64d9">tryBitfieldInsertOpFromOrAndImm</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG) {</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; <span class="stringliteral">&quot;Expect a OR operation&quot;</span>);</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160; </div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160; </div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160; </div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> OrImm;</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, OrImm))</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160; </div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <span class="comment">// Skip this transformation if the ORR immediate can be encoded in the ORR.</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  <span class="comment">// Otherwise, we&#39;ll trade an AND+ORR for ORR+BFI/BFXIL, which is most likely</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;  <span class="comment">// performance neutral.</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(OrImm, <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>))</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160; </div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MaskImm;</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">And</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;  <span class="comment">// Must be a single use AND with an immediate operand.</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">And</a>.hasOneUse() ||</div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      !<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(<a class="code" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">And</a>.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, MaskImm))</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160; </div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="comment">// Compute the Known Zero for the AND as this allows us to catch more general</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="comment">// cases than just looking for AND with imm.</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">computeKnownBits</a>(<a class="code" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">And</a>);</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160; </div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;  <span class="comment">// Non-zero in the sense that they&#39;re not provably zero, which is the key</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  <span class="comment">// point if we want to use this value.</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NotKnownZero = (~Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>).getZExtValue();</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160; </div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <span class="comment">// The KnownZero mask must be a shifted mask (e.g., 1110..011, 11100..00).</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a>(Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>(), VT))</div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160; </div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <span class="comment">// The bits being inserted must only set those bits that are known to be zero.</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <span class="keywordflow">if</span> ((OrImm &amp; NotKnownZero) != 0) {</div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    <span class="comment">// FIXME:  It&#39;s okay if the OrImm sets NotKnownZero bits to 1, but we don&#39;t</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;    <span class="comment">// currently handle this case.</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  }</div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160; </div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <span class="comment">// BFI/BFXIL dst, src, #lsb, #width.</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keywordtype">int</span> LSB = <a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(NotKnownZero);</div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - <a class="code" href="classllvm_1_1APInt.html">APInt</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, NotKnownZero).<a class="code" href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">countPopulation</a>();</div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160; </div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="comment">// BFI/BFXIL is an alias of BFM, so translate to BFM operands.</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <span class="keywordtype">unsigned</span> ImmR = (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - LSB) % <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>;</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  <span class="keywordtype">unsigned</span> ImmS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160; </div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;  <span class="comment">// If we&#39;re creating a BFI instruction avoid cases where we need more</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;  <span class="comment">// instructions to materialize the BFI constant as compared to the original</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  <span class="comment">// ORR.  A BFXIL will use the same constant as the original ORR, so the code</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  <span class="comment">// should be no worse in this case.</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="keywordtype">bool</span> IsBFI = LSB != 0;</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> BFIImm = OrImm &gt;&gt; LSB;</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">if</span> (IsBFI &amp;&amp; !<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(BFIImm, <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)) {</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="comment">// We have a BFI instruction and we know the constant can&#39;t be materialized</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="comment">// with a ORR-immediate with the zero register.</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    <span class="keywordtype">unsigned</span> OrChunks = 0, BFIChunks = 0;</div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> &lt; <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>; <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> += 16) {</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;      <span class="keywordflow">if</span> (((OrImm &gt;&gt; <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) &amp; 0xFFFF) != 0)</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;        ++OrChunks;</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;      <span class="keywordflow">if</span> (((BFIImm &gt;&gt; <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) &amp; 0xFFFF) != 0)</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;        ++BFIChunks;</div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    }</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;    <span class="keywordflow">if</span> (BFIChunks &gt; OrChunks)</div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  }</div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160; </div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  <span class="comment">// Materialize the constant to be inserted.</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <span class="keywordtype">unsigned</span> MOVIOpc = VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ? AArch64::MOVi32imm : AArch64::MOVi64imm;</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a> = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;      MOVIOpc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(BFIImm, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT));</div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160; </div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <span class="comment">// Create the BFI/BFXIL instruction.</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">And</a>.getOperand(0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>, 0),</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;                   CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmR, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT),</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;                   CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::BFMWri : AArch64::BFMXri;</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;}</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160; </div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#af20b4c8887374431df7cafec53a124bb"> 3193</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#af20b4c8887374431df7cafec53a124bb">isWorthFoldingIntoOrrWithShift</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG,</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShiftedOperand,</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;                                           <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;EncodedShiftImm) {</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="comment">// Avoid folding Dst into ORR-with-shift if Dst has other uses than ORR.</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  <span class="keywordflow">if</span> (!Dst.hasOneUse())</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160; </div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Dst.getValueType();</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;         <span class="stringliteral">&quot;Caller should guarantee that VT is one of i32 or i64&quot;</span>);</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SizeInBits = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160; </div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Dst.getNode());</div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> AndImm, ShlImm;</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Dst.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, AndImm) &amp;&amp;</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;      <a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(AndImm)) {</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    <span class="comment">// Avoid transforming &#39;DstOp0&#39; if it has other uses than the AND node.</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DstOp0 = Dst.getOperand(0);</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <span class="keywordflow">if</span> (!DstOp0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160; </div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="comment">// An example to illustrate the transformation</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    <span class="comment">// From:</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    <span class="comment">//    lsr     x8, x1, #1</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    <span class="comment">//    and     x8, x8, #0x3f80</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="comment">//    bfxil   x8, x1, #0, #7</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    <span class="comment">// To:</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    <span class="comment">//    and    x8, x23, #0x7f</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="comment">//    ubfx   x9, x23, #8, #7</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <span class="comment">//    orr    x23, x8, x9, lsl #7</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="comment">// The number of instructions remains the same, but ORR is faster than BFXIL</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;    <span class="comment">// on many AArch64 processors (or as good as BFXIL if not faster). Besides,</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    <span class="comment">// the dependency chain is improved after the transformation.</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm;</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(DstOp0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SrlImm)) {</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NumTrailingZeroInShiftedMask = <a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(AndImm);</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      <span class="keywordflow">if</span> ((SrlImm + NumTrailingZeroInShiftedMask) &lt; SizeInBits) {</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        <span class="keywordtype">unsigned</span> MaskWidth =</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;            <a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(AndImm &gt;&gt; NumTrailingZeroInShiftedMask);</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;        <span class="keywordtype">unsigned</span> UBFMOpc =</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;            (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UBFMNode = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;            UBFMOpc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, DstOp0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;            CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(SrlImm + NumTrailingZeroInShiftedMask, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;                                      VT),</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;            CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;                SrlImm + NumTrailingZeroInShiftedMask + MaskWidth - 1, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT));</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;        ShiftedOperand = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UBFMNode, 0);</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;        EncodedShiftImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;            <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, NumTrailingZeroInShiftedMask);</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;      }</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    }</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  }</div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160; </div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Dst.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, ShlImm)) {</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;    ShiftedOperand = Dst.getOperand(0);</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    EncodedShiftImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShlImm);</div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  }</div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160; </div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm;</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Dst.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SrlImm)) {</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    ShiftedOperand = Dst.getOperand(0);</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    EncodedShiftImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>, SrlImm);</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  }</div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;}</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160; </div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">// Given an &#39;ISD::OR&#39; node that is going to be selected as BFM, analyze</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">// the operands and select it to AArch64::ORR with shifted registers if</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">// that&#39;s more efficient. Returns true iff selection to AArch64::ORR happens.</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#aafaaafa83aac0fe8abe7498d59ceae37"> 3268</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aafaaafa83aac0fe8abe7498d59ceae37">tryOrrWithShift</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OrOpd0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OrOpd1,</div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG,</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;                            <span class="keyword">const</span> <span class="keywordtype">bool</span> BiggerPattern) {</div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; <span class="stringliteral">&quot;Expect N to be an OR node&quot;</span>);</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0) == OrOpd0 &amp;&amp; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1) == OrOpd1) ||</div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;          (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1) == OrOpd0 &amp;&amp; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0) == OrOpd1)) &amp;&amp;</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;         <span class="stringliteral">&quot;Expect OrOpd0 and OrOpd1 to be operands of ISD::OR&quot;</span>);</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;         <span class="stringliteral">&quot;Expect result type to be i32 or i64 since N is combinable to BFM&quot;</span>);</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160; </div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="comment">// Bail out if BFM simplifies away one node in BFM Dst.</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  <span class="keywordflow">if</span> (OrOpd1 != Dst)</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160; </div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrrOpc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::ORRWrs : AArch64::ORRXrs;</div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="comment">// For &quot;BFM Rd, Rn, #immr, #imms&quot;, it&#39;s known that BFM simplifies away fewer</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;  <span class="comment">// nodes from Rn (or inserts additional shift node) if BiggerPattern is true.</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <span class="keywordflow">if</span> (BiggerPattern) {</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrcAndImm;</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, SrcAndImm) &amp;&amp;</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;        <a class="code" href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">isMask_64</a>(SrcAndImm) &amp;&amp; OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == Src) {</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;      <span class="comment">// OrOpd0 = AND Src, #Mask</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;      <span class="comment">// So BFM simplifies away one AND node from Src and doesn&#39;t simplify away</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;      <span class="comment">// nodes from Dst. If ORR with left-shifted operand also simplifies away</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <span class="comment">// one node (from Rd), ORR is better since it has higher throughput and</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;      <span class="comment">// smaller latency than BFM on many AArch64 processors (and for the rest</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;      <span class="comment">// ORR is at least as good as BFM).</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftedOperand;</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> EncodedShiftImm;</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#af20b4c8887374431df7cafec53a124bb">isWorthFoldingIntoOrrWithShift</a>(Dst, CurDAG, ShiftedOperand,</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;                                         EncodedShiftImm)) {</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {OrOpd0, ShiftedOperand,</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;                         CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(EncodedShiftImm, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;        CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OrrOpc, VT, Ops);</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;      }</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    }</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  }</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160; </div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!BiggerPattern) &amp;&amp; <span class="stringliteral">&quot;BiggerPattern should be handled above&quot;</span>);</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160; </div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShlImm;</div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, ShlImm)) {</div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;    <span class="keywordflow">if</span> (OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == Src &amp;&amp; OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;          Dst, Src,</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;          CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;              <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShlImm), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;      CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OrrOpc, VT, Ops);</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    }</div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160; </div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;    <span class="comment">// Select the following pattern to left-shifted operand rather than BFI.</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;    <span class="comment">// %val1 = op ..</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;    <span class="comment">// %val2 = shl %val1, #imm</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;    <span class="comment">// %res = or %val1, %val2</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    <span class="comment">// If N is selected to be BFI, we know that</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <span class="comment">// 1) OrOpd0 would be the operand from which extract bits (i.e., folded into</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    <span class="comment">// BFI) 2) OrOpd1 would be the destination operand (i.e., preserved)</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <span class="comment">// Instead of selecting N to BFI, fold OrOpd0 as a left shift directly.</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    <span class="keywordflow">if</span> (OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == OrOpd1) {</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;          OrOpd1, OrOpd1,</div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;          CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;              <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShlImm), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OrrOpc, VT, Ops);</div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    }</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  }</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160; </div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SrlImm;</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SrlImm)) {</div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;    <span class="comment">// Select the following pattern to right-shifted operand rather than BFXIL.</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="comment">// %val1 = op ..</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;    <span class="comment">// %val2 = lshr %val1, #imm</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    <span class="comment">// %res = or %val1, %val2</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <span class="comment">// If N is selected to be BFXIL, we know that</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    <span class="comment">// 1) OrOpd0 would be the operand from which extract bits (i.e., folded into</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;    <span class="comment">// BFXIL) 2) OrOpd1 would be the destination operand (i.e., preserved)</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    <span class="comment">// Instead of selecting N to BFXIL, fold OrOpd0 as a right shift directly.</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    <span class="keywordflow">if</span> (OrOpd0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == OrOpd1) {</div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;          OrOpd1, OrOpd1,</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;          CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;              <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>, SrlImm), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OrrOpc, VT, Ops);</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;    }</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;  }</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; </div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;}</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160; </div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#acb09f4729b96af486916310eaf0e16f3"> 3368</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#acb09f4729b96af486916310eaf0e16f3">tryBitfieldInsertOpFromOr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits,</div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG) {</div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; <span class="stringliteral">&quot;Expect a OR operation&quot;</span>);</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160; </div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160; </div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;  <span class="comment">// Because of simplify-demanded-bits in DAGCombine, involved masks may not</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;  <span class="comment">// have the expected shape. Try to undo that.</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;  <span class="keywordtype">unsigned</span> NumberOfIgnoredLowBits = UsefulBits.<a class="code" href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">countTrailingZeros</a>();</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;  <span class="keywordtype">unsigned</span> NumberOfIgnoredHighBits = UsefulBits.<a class="code" href="classllvm_1_1APInt.html#aa074b9f5a1efaa0fd8aa4522593f299a">countLeadingZeros</a>();</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160; </div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;  <span class="comment">// Given a OR operation, check if we have the following pattern</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;  <span class="comment">// ubfm c, b, imm, imm2 (or something that does the same jobs, see</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;  <span class="comment">//                       isBitfieldExtractOp)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;  <span class="comment">// d = e &amp; mask2 ; where mask is a binary sequence of 1..10..0 and</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  <span class="comment">//                 countTrailingZeros(mask2) == imm2 - imm + 1</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;  <span class="comment">// f = d | c</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;  <span class="comment">// if yes, replace the OR instruction with:</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <span class="comment">// f = BFM Opd0, Opd1, LSB, MSB ; where LSB = imm, and MSB = imm2</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160; </div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;  <span class="comment">// OR is commutative, check all combinations of operand order and values of</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;  <span class="comment">// BiggerPattern, i.e.</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;  <span class="comment">//     Opd0, Opd1, BiggerPattern=false</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;  <span class="comment">//     Opd1, Opd0, BiggerPattern=false</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="comment">//     Opd0, Opd1, BiggerPattern=true</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="comment">//     Opd1, Opd0, BiggerPattern=true</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;  <span class="comment">// Several of these combinations may match, so check with BiggerPattern=false</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;  <span class="comment">// first since that will produce better results by matching more instructions</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;  <span class="comment">// and/or inserting fewer extra instructions.</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160; </div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dst, Src;</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    <span class="keywordtype">unsigned</span> ImmR, ImmS;</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <span class="keywordtype">bool</span> BiggerPattern = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> / 2;</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OrOpd0Val = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> % 2);</div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *OrOpd0 = OrOpd0Val.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OrOpd1Val = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand((<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1) % 2);</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *OrOpd1 = OrOpd1Val.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160; </div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;    <span class="keywordtype">unsigned</span> BFXOpc;</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;    <span class="keywordtype">int</span> DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a>(CurDAG, OrOpd0, BFXOpc, Src, ImmR, ImmS,</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;                            NumberOfIgnoredLowBits, BiggerPattern)) {</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;      <span class="comment">// Check that the returned opcode is compatible with the pattern,</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;      <span class="comment">// i.e., same type and zero extended (U and not S)</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;      <span class="keywordflow">if</span> ((BFXOpc != AArch64::UBFMXri &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) ||</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;          (BFXOpc != AArch64::UBFMWri &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>))</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160; </div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;      <span class="comment">// Compute the width of the bitfield insertion</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;      DstLSB = 0;</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = ImmS - ImmR + 1;</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;      <span class="comment">// FIXME: This constraint is to catch bitfield insertion we may</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;      <span class="comment">// want to widen the pattern if we want to grab general bitfied</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;      <span class="comment">// move case</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt;= 0)</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160; </div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;      <span class="comment">// If the mask on the insertee is correct, we have a BFXIL operation. We</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;      <span class="comment">// can share the ImmR and ImmS values from the already-computed UBFM.</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">isBitfieldPositioningOp</a>(CurDAG, OrOpd0Val,</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;                                       BiggerPattern,</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;                                       Src, DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)) {</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;      ImmR = (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - DstLSB) % <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>;</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;      ImmS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160; </div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;    <span class="comment">// Check the second part of the pattern</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = OrOpd1Val.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp; <span class="stringliteral">&quot;unexpected OR operand&quot;</span>);</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160; </div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;    <span class="comment">// Compute the Known Zero for the candidate of the first operand.</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;    <span class="comment">// This allows to catch more general case than just looking for</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;    <span class="comment">// AND with imm. Indeed, simplify-demanded-bits may have removed</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;    <span class="comment">// the AND instruction because it proves it was useless.</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;    <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">computeKnownBits</a>(OrOpd1Val);</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160; </div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;    <span class="comment">// Check if there is enough room for the second operand to appear</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    <span class="comment">// in the first one</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> BitsToBeInserted =</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;        <a class="code" href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">APInt::getBitsSet</a>(Known.<a class="code" href="structllvm_1_1KnownBits.html#a4fdc09049a61f952b5d52788dbd2f69b">getBitWidth</a>(), DstLSB, DstLSB + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160; </div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <span class="keywordflow">if</span> ((BitsToBeInserted &amp; ~Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>) != 0)</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160; </div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    <span class="comment">// Set the first operand</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(OrOpd1, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp;</div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;        <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a18f51ef21d273b6674761593a311b6f4">isBitfieldDstMask</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, BitsToBeInserted, NumberOfIgnoredHighBits, VT))</div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;      <span class="comment">// In that case, we can eliminate the AND</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;      Dst = OrOpd1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;      <span class="comment">// Maybe the AND has been removed by simplify-demanded-bits</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;      <span class="comment">// or is useful because it discards more bits</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;      Dst = OrOpd1Val;</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160; </div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;    <span class="comment">// Before selecting ISD::OR node to AArch64::BFM, see if an AArch64::ORR</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;    <span class="comment">// with shifted operand is more efficient.</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aafaaafa83aac0fe8abe7498d59ceae37">tryOrrWithShift</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, OrOpd0Val, OrOpd1Val, Src, Dst, CurDAG,</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;                        BiggerPattern))</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160; </div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    <span class="comment">// both parts match</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Dst, Src, CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmR, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT),</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;                     CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::BFMWri : AArch64::BFMXri;</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;    CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  }</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160; </div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="comment">// Generate a BFXIL from &#39;or (and X, Mask0Imm), (and Y, Mask1Imm)&#39; iff</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  <span class="comment">// Mask0Imm and ~Mask1Imm are equivalent and one of the MaskImms is a shifted</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;  <span class="comment">// mask (e.g., 0x000ffff0).</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Mask0Imm, Mask1Imm;</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> And0 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> And1 = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1);</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <span class="keywordflow">if</span> (And0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp; And1.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;      <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(And0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, Mask0Imm) &amp;&amp;</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;      <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(And1.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, Mask1Imm) &amp;&amp;</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;      <a class="code" href="classllvm_1_1APInt.html">APInt</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, Mask0Imm) == ~<a class="code" href="classllvm_1_1APInt.html">APInt</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, Mask1Imm) &amp;&amp;</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;      (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a>(Mask0Imm, VT) || <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a>(Mask1Imm, VT))) {</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160; </div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    <span class="comment">// ORR is commutative, so canonicalize to the form &#39;or (and X, Mask0Imm),</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    <span class="comment">// (and Y, Mask1Imm)&#39; where Mask1Imm is the shifted mask masking off the</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;    <span class="comment">// bits to be inserted.</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a>(Mask0Imm, VT)) {</div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(And0, And1);</div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Mask0Imm, Mask1Imm);</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    }</div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160; </div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = And1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dst = And0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;    <span class="keywordtype">unsigned</span> LSB = <a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(Mask1Imm);</div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - <a class="code" href="classllvm_1_1APInt.html">APInt</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, Mask0Imm).<a class="code" href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">countPopulation</a>();</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160; </div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    <span class="comment">// The BFXIL inserts the low-order bits from a source register, so right</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    <span class="comment">// shift the needed bits into place.</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ShiftOpc</a> = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> LsrImm = LSB;</div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    <span class="keywordflow">if</span> (Src-&gt;hasOneUse() &amp;&amp;</div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;        <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(Src.getNode(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, LsrImm) &amp;&amp;</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;        (LsrImm + LSB) &lt; <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;      Src = Src-&gt;getOperand(0);</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;      LsrImm += LSB;</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    }</div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160; </div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">LSR</a> = CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ShiftOpc</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, Src, CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(LsrImm, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT),</div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;        CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - 1, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT));</div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160; </div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    <span class="comment">// BFXIL is an alias of BFM, so translate to BFM operands.</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    <span class="keywordtype">unsigned</span> ImmR = (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> - LSB) % <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>;</div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;    <span class="keywordtype">unsigned</span> ImmS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160; </div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;    <span class="comment">// Create the BFXIL instruction.</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Dst, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">LSR</a>, 0),</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;                     CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmR, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT),</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;                     CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::BFMWri : AArch64::BFMXri;</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;    CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">SelectNodeTo</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  }</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160; </div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;}</div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160; </div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryBitfieldInsertOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>)</div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160; </div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> NUsefulBits;</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;  <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), NUsefulBits);</div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160; </div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;  <span class="comment">// If all bits are not useful, just return UNDEF.</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  <span class="keywordflow">if</span> (!NUsefulBits) {</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;    CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, TargetOpcode::IMPLICIT_DEF, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0));</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  }</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160; </div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#acb09f4729b96af486916310eaf0e16f3">tryBitfieldInsertOpFromOr</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NUsefulBits, CurDAG))</div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160; </div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a380449a9ad9e4e2d3b6b3fdfa75a64d9">tryBitfieldInsertOpFromOrAndImm</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG);</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;}</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">/// SelectBitfieldInsertInZeroOp - Match a UBFIZ instruction that is the</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">/// equivalent of a left shift by a constant amount followed by an and masking</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/// out a contiguous set of bits.</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160; </div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160; </div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0;</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;  <span class="keywordtype">int</span> DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">isBitfieldPositioningOp</a>(CurDAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), <span class="comment">/*BiggerPattern=*/</span><span class="keyword">false</span>,</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;                               Op0, DstLSB, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>))</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160; </div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;  <span class="comment">// ImmR is the rotate right amount.</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;  <span class="keywordtype">unsigned</span> ImmR = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - DstLSB) % VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;  <span class="comment">// ImmS is the most significant bit of the source to be moved.</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;  <span class="keywordtype">unsigned</span> ImmS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160; </div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Op0, CurDAG-&gt;getTargetConstant(ImmR, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT),</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;                   CurDAG-&gt;getTargetConstant(ImmS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT)};</div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::UBFMWri : AArch64::UBFMXri;</div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;}</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">/// tryShiftAmountMod - Take advantage of built-in mod of shift amount in</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">/// variable shift/rotate instructions.</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryShiftAmountMod(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160; </div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>:</div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;    Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::RORVWr : AArch64::RORVXr;</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;    Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::LSLVWr : AArch64::LSLVXr;</div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;    Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::LSRVWr : AArch64::LSRVXr;</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    Opc = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? AArch64::ASRVWr : AArch64::ASRVXr;</div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;  }</div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160; </div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a>;</div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>;</div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;    <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = 5;</div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;    <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 32;</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;    <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = 6;</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;    <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 64;</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160; </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftAmt = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewShiftAmt;</div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160; </div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  <span class="comment">// Skip over an extend of the shift amount.</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;  <span class="keywordflow">if</span> (ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> ||</div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;      ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>)</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;    ShiftAmt = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160; </div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;  <span class="keywordflow">if</span> (ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Add0 = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Add1 = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Add0Imm;</div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Add1Imm;</div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(Add1, Add1Imm) &amp;&amp; (Add1Imm % Size == 0)) {</div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;      <span class="comment">// If we are shifting by X+/-N where N == 0 mod Size, then just shift by X</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;      <span class="comment">// to avoid the ADD/SUB.</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;      NewShiftAmt = Add0;</div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;               <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(Add0, Add0Imm) &amp;&amp; Add0Imm != 0 &amp;&amp;</div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;               (Add0Imm % Size == 0)) {</div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;      <span class="comment">// If we are shifting by N-X where N == 0 mod Size, then just shift by -X</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;      <span class="comment">// to generate a NEG instead of a SUB from a constant.</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;      <span class="keywordtype">unsigned</span> NegOpc;</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;      <span class="keywordtype">unsigned</span> ZeroReg;</div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> SubVT = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;      <span class="keywordflow">if</span> (SubVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;        NegOpc = AArch64::SUBWrr;</div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;        ZeroReg = AArch64::WZR;</div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;        NegOpc = AArch64::SUBXrr;</div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;        ZeroReg = AArch64::XZR;</div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;      }</div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefad7ed4ee1df437474d005188535f74875">Zero</a> =</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;          CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ZeroReg, SubVT);</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;      <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Neg =</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;          CurDAG-&gt;getMachineNode(NegOpc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, SubVT, Zero, Add1);</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;      NewShiftAmt = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Neg, 0);</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;               <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a>(Add0, Add0Imm) &amp;&amp; (Add0Imm % Size == Size - 1)) {</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;      <span class="comment">// If we are shifting by N-X where N == -1 mod Size, then just shift by ~X</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;      <span class="comment">// to generate a NOT instead of a SUB from a constant.</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;      <span class="keywordtype">unsigned</span> NotOpc;</div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;      <span class="keywordtype">unsigned</span> ZeroReg;</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> SubVT = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;      <span class="keywordflow">if</span> (SubVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;        NotOpc = AArch64::ORNWrr;</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;        ZeroReg = AArch64::WZR;</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;        NotOpc = AArch64::ORNXrr;</div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;        ZeroReg = AArch64::XZR;</div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;      }</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefad7ed4ee1df437474d005188535f74875">Zero</a> =</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;          CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ZeroReg, SubVT);</div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;      <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Not =</div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;          CurDAG-&gt;getMachineNode(NotOpc, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, SubVT, Zero, Add1);</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;      NewShiftAmt = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Not, 0);</div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    <span class="comment">// If the shift amount is masked with an AND, check that the mask covers the</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    <span class="comment">// bits that are implicitly ANDed off by the above opcodes and if so, skip</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;    <span class="comment">// the AND.</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MaskImm;</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(ShiftAmt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, MaskImm) &amp;&amp;</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;        !<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a>(ShiftAmt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">AArch64ISD::ANDS</a>, MaskImm))</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160; </div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a>(MaskImm) &lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>)</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160; </div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;    NewShiftAmt = ShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  }</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160; </div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;  <span class="comment">// Narrow/widen the shift amount to match the size of the shift operation.</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    NewShiftAmt = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a>(CurDAG, NewShiftAmt);</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; NewShiftAmt-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = CurDAG-&gt;getTargetConstant(AArch64::sub_32, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;    <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;        AArch64::SUBREG_TO_REG, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT,</div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;        CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), NewShiftAmt, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;    NewShiftAmt = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>, 0);</div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;  }</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160; </div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0), NewShiftAmt};</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;  CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opc, VT, Ops);</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;}</div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160; </div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;AArch64DAGToDAGISel::SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos,</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;                                              <span class="keywordtype">unsigned</span> RegWidth) {</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> FVal(0.0);</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CN = dyn_cast&lt;ConstantFPSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;    FVal = CN-&gt;getValueAPF();</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LN = dyn_cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    <span class="comment">// Some otherwise illegal constants are allowed in this case.</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    <span class="keywordflow">if</span> (LN-&gt;getOperand(1).getOpcode() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a> ||</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;        !isa&lt;ConstantPoolSDNode&gt;(LN-&gt;getOperand(1)-&gt;getOperand(1)))</div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160; </div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    <a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *CN =</div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;        dyn_cast&lt;ConstantPoolSDNode&gt;(LN-&gt;getOperand(1)-&gt;getOperand(1));</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    FVal = cast&lt;ConstantFP&gt;(CN-&gt;<a class="code" href="classllvm_1_1ConstantPoolSDNode.html#a87cc7eb884f33ef16f660f11c2c04b2e">getConstVal</a>())-&gt;getValueAPF();</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160; </div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;  <span class="comment">// An FCVT[SU] instruction performs: convertToInt(Val * 2^fbits) where fbits</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;  <span class="comment">// is between 1 and 32 for a destination w-register, or 1 and 64 for an</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;  <span class="comment">// x-register.</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="comment">// By this stage, we&#39;ve detected (fp_to_[su]int (fmul Val, THIS_NODE)) so we</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  <span class="comment">// want THIS_NODE to be 2^fbits. This is much easier to deal with using</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <span class="comment">// integers.</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="keywordtype">bool</span> IsExact;</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160; </div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="comment">// fbits is between 1 and 64 in the worst-case, which means the fmul</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="comment">// could have 2^64 as an actual operand. Need 65 bits of precision.</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <a class="code" href="classllvm_1_1APSInt.html">APSInt</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">IntVal</a>(65, <span class="keyword">true</span>);</div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  FVal.convertToInteger(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">IntVal</a>, <a class="code" href="structllvm_1_1APFloatBase.html#a482d9cf95b588eb05cefeaa5c05be9a3">APFloat::rmTowardZero</a>, &amp;IsExact);</div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160; </div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;  <span class="comment">// N.b. isPowerOf2 also checks for &gt; 0.</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;  <span class="keywordflow">if</span> (!IsExact || !<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">IntVal</a>.isPowerOf2()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  <span class="keywordtype">unsigned</span> FBits = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">IntVal</a>.logBase2();</div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160; </div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;  <span class="comment">// Checks above should have guaranteed that we haven&#39;t lost information in</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="comment">// finding FBits, but it must still be in range.</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;  <span class="keywordflow">if</span> (FBits == 0 || FBits &gt; RegWidth) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160; </div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;  FixedPos = CurDAG-&gt;getTargetConstant(FBits, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;}</div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160; </div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">// Inspects a register string of the form o0:op1:CRn:CRm:op2 gets the fields</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment">// of the string and obtains the integer values from them and combines these</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">// into a single value to be used in the MRS/MSR instruction.</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f"> 3764</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> RegString) {</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;StringRef, 5&gt;</a> Fields;</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  RegString.<a class="code" href="classllvm_1_1StringRef.html#a6414735714bdbd5c8790f32a0fe99bd2">split</a>(Fields, <span class="charliteral">&#39;:&#39;</span>);</div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160; </div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;  <span class="keywordflow">if</span> (Fields.size() == 1)</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160; </div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Fields.size() == 5</div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;            &amp;&amp; <span class="stringliteral">&quot;Invalid number of fields in read register string&quot;</span>);</div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160; </div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int, 5&gt;</a> Ops;</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;  <span class="keywordtype">bool</span> AllIntFields = <span class="keyword">true</span>;</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160; </div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="structllvm_1_1OptimizedStructLayoutField.html">Field</a> : Fields) {</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    <span class="keywordtype">unsigned</span> IntField;</div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    AllIntFields &amp;= !<a class="code" href="structllvm_1_1OptimizedStructLayoutField.html">Field</a>.getAsInteger(10, IntField);</div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;    Ops.push_back(IntField);</div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  }</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160; </div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AllIntFields &amp;&amp;</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;          <span class="stringliteral">&quot;Unexpected non-integer value in special register string.&quot;</span>);</div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  (void)AllIntFields;</div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160; </div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <span class="comment">// Need to combine the integer fields of the string into a single value</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <span class="comment">// based on the bit encoding of MRS/MSR instruction.</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <span class="keywordflow">return</span> (Ops[0] &lt;&lt; 14) | (Ops[1] &lt;&lt; 11) | (Ops[2] &lt;&lt; 7) |</div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;         (Ops[3] &lt;&lt; 3) | (Ops[4]);</div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;}</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160; </div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">// Lower the read_register intrinsic to an MRS instruction node if the special</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment">// register string argument is either of the form detailed in the ALCE (the</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">// form described in getIntOperandsFromRegsterString) or is a named register</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">// known by the MRS SysReg mapper.</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryReadRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *MD = cast&lt;MDNodeSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1));</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *RegString = cast&lt;MDString&gt;(MD-&gt;getMD()-&gt;getOperand(0));</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160; </div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  <span class="keywordtype">bool</span> ReadIs128Bit = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">AArch64ISD::MRRS</a>;</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160; </div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  <span class="keywordtype">unsigned</span> Opcode64Bit = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">AArch64::MRS</a>;</div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == -1) {</div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    <span class="comment">// No match, Use the sysreg mapper to map the remaining possible strings to</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;    <span class="comment">// the value for the register to be used for the instruction operand.</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *TheReg =</div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">AArch64SysReg::lookupSysRegByName</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;    <span class="keywordflow">if</span> (TheReg &amp;&amp; TheReg-&gt;Readable &amp;&amp;</div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;        TheReg-&gt;haveFeatures(Subtarget-&gt;getFeatureBits()))</div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = TheReg-&gt;Encoding;</div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="namespacellvm_1_1AArch64SysReg.html#aa3c0c0cf3eb5c07094ada472569bc196">AArch64SysReg::parseGenericRegister</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160; </div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == -1) {</div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;      <span class="comment">// Still no match, see if this is &quot;pc&quot; or give up.</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;      <span class="keywordflow">if</span> (!ReadIs128Bit &amp;&amp; RegString-&gt;getString() == <span class="stringliteral">&quot;pc&quot;</span>) {</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;        Opcode64Bit = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">AArch64::ADR</a>;</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;        <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = 0;</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;      }</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    }</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;  }</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160; </div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InChain = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SysRegImm = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">if</span> (!ReadIs128Bit) {</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Opcode64Bit, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> <span class="comment">/* Chain */</span>,</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;                         {SysRegImm, InChain});</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a> = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">AArch64::MRRS</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;        {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a> <span class="comment">/* XSeqPair */</span>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> <span class="comment">/* Chain */</span>},</div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;        {SysRegImm, InChain});</div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160; </div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    <span class="comment">// Sysregs are not endian. The even register always contains the low half</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    <span class="comment">// of the register.</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = CurDAG-&gt;getTargetExtractSubreg(AArch64::sube64, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a>, 0));</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = CurDAG-&gt;getTargetExtractSubreg(AArch64::subo64, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a>, 0));</div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OutChain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a>, 1);</div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160; </div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), Lo);</div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1), Hi);</div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 2), OutChain);</div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;  };</div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;}</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160; </div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">// Lower the write_register intrinsic to an MSR instruction node if the special</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">// register string argument is either of the form detailed in the ALCE (the</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">// form described in getIntOperandsFromRegsterString) or is a named register</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">// known by the MSR SysReg mapper.</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::tryWriteRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *MD = cast&lt;MDNodeSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1));</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *RegString = cast&lt;MDString&gt;(MD-&gt;getMD()-&gt;getOperand(0));</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160; </div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;  <span class="keywordtype">bool</span> WriteIs128Bit = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">AArch64ISD::MSRR</a>;</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160; </div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  <span class="keywordflow">if</span> (!WriteIs128Bit) {</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="comment">// Check if the register was one of those allowed as the pstatefield value</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    <span class="comment">// in the MSR (immediate) instruction. To accept the values allowed in the</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    <span class="comment">// pstatefield for the MSR (immediate) instruction, we also require that an</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;    <span class="comment">// immediate value has been provided as an argument, we know that this is</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    <span class="comment">// the case as it has been ensured by semantic checking.</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    <span class="keyword">auto</span> trySelectPState = [&amp;](<span class="keyword">auto</span> PMapper, <span class="keywordtype">unsigned</span> State) {</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;      <span class="keywordflow">if</span> (PMapper) {</div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)) &amp;&amp;</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;               <span class="stringliteral">&quot;Expected a constant integer expression.&quot;</span>);</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = PMapper-&gt;Encoding;</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Immed = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2))-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;        CurDAG-&gt;SelectNodeTo(</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;            <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, State, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;            CurDAG-&gt;getTargetConstant(Immed, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0));</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;      }</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;    };</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160; </div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    <span class="keywordflow">if</span> (trySelectPState(</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;            AArch64PState::lookupPStateImm0_15ByName(RegString-&gt;getString()),</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;            AArch64::MSRpstateImm4))</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;    <span class="keywordflow">if</span> (trySelectPState(</div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;            AArch64PState::lookupPStateImm0_1ByName(RegString-&gt;getString()),</div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;            AArch64::MSRpstateImm1))</div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;  }</div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160; </div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == -1) {</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;    <span class="comment">// Use the sysreg mapper to attempt to map the remaining possible strings</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;    <span class="comment">// to the value for the register to be used for the MSR (register)</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;    <span class="comment">// instruction operand.</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;    <span class="keyword">auto</span> TheReg = <a class="code" href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">AArch64SysReg::lookupSysRegByName</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;    <span class="keywordflow">if</span> (TheReg &amp;&amp; TheReg-&gt;Writeable &amp;&amp;</div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;        TheReg-&gt;haveFeatures(Subtarget-&gt;getFeatureBits()))</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = TheReg-&gt;Encoding;</div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="namespacellvm_1_1AArch64SysReg.html#aa3c0c0cf3eb5c07094ada472569bc196">AArch64SysReg::parseGenericRegister</a>(RegString-&gt;getString());</div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160; </div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == -1)</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  }</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160; </div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InChain = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0);</div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;  <span class="keywordflow">if</span> (!WriteIs128Bit) {</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;    CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, AArch64::MSR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;                         CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;                         <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2), InChain);</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;    <span class="comment">// No endian swap. The lower half always goes into the even subreg, and the</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;    <span class="comment">// higher half always into the odd supreg.</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Pair = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;        TargetOpcode::REG_SEQUENCE, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a> <span class="comment">/* XSeqPair */</span>,</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;        {CurDAG-&gt;getTargetConstant(AArch64::XSeqPairsClassRegClass.getID(), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;                                   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;         <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2),</div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;         CurDAG-&gt;getTargetConstant(AArch64::sube64, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;         <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3),</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;         CurDAG-&gt;getTargetConstant(AArch64::subo64, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)});</div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; </div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    CurDAG-&gt;SelectNodeTo(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">AArch64::MSRR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;                         CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Pair, 0), InChain);</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;  }</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160; </div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;}</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">/// We&#39;ve got special pseudo-instructions for these</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectCMP_SWAP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemTy = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemoryVT();</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160; </div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;  <span class="comment">// Leave IR for LSE if subtarget supports it.</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;hasLSE()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160; </div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;  <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;    Opcode = AArch64::CMP_SWAP_8;</div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    Opcode = AArch64::CMP_SWAP_16;</div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    Opcode = AArch64::CMP_SWAP_32;</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;    Opcode = AArch64::CMP_SWAP_64;</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown AtomicCmpSwap type&quot;</span>);</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160; </div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> RegTy = MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3),</div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;                   <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0)};</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *CmpSwap = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;      Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>),</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;      CurDAG-&gt;getVTList(RegTy, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops);</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160; </div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(CmpSwap), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160; </div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 0));</div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 2));</div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  CurDAG-&gt;RemoveDeadNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160; </div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;}</div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160; </div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVEAddSubImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160; </div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;                     -&gt;getAPIntValue()</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;                     .<a class="code" href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">trunc</a>(VT.<a class="code" href="classllvm_1_1MVT.html#a874fbbec4937797974c9d5056769421a">getFixedSizeInBits</a>())</div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;                     .<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160; </div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;    <span class="comment">// All immediates are supported.</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;    <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(Val, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;    <span class="comment">// Support 8bit unsigned immediates.</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;    <span class="keywordflow">if</span> (Val &lt;= 255) {</div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;      <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(Val, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;    }</div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;    <span class="comment">// Support 16bit unsigned immediates that are a multiple of 256.</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;    <span class="keywordflow">if</span> (Val &lt;= 65280 &amp;&amp; Val % 256 == 0) {</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;      <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(8, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(Val &gt;&gt; 8, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    }</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;  }</div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160; </div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;}</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160; </div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVECpyDupImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160; </div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  int64_t Val = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;                    -&gt;getAPIntValue()</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;                    .trunc(VT.<a class="code" href="classllvm_1_1MVT.html#a874fbbec4937797974c9d5056769421a">getFixedSizeInBits</a>())</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;                    .getSExtValue();</div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160; </div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    <span class="comment">// All immediates are supported.</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(Val &amp; 0xFF, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;    <span class="comment">// Support 8bit signed immediates.</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;    <span class="keywordflow">if</span> (Val &gt;= -128 &amp;&amp; Val &lt;= 127) {</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;      <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(Val &amp; 0xFF, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    }</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    <span class="comment">// Support 16bit signed immediates that are a multiple of 256.</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;    <span class="keywordflow">if</span> (Val &gt;= -32768 &amp;&amp; Val &lt;= 32512 &amp;&amp; Val % 256 == 0) {</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;      <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = CurDAG-&gt;getTargetConstant(8, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant((Val &gt;&gt; 8) &amp; 0xFF, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;    }</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;  }</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160; </div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;}</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160; </div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVESignedArithImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> CNode = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    int64_t ImmVal = CNode-&gt;getSExtValue();</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;    <span class="keywordflow">if</span> (ImmVal &gt;= -128 &amp;&amp; ImmVal &lt; 128) {</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(ImmVal, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    }</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  }</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;}</div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160; </div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVEArithImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> CNode = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ImmVal = CNode-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160; </div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;      ImmVal &amp;= 0xFF;</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;      ImmVal &amp;= 0xFFFF;</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;      ImmVal &amp;= 0xFFFFFFFF;</div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type&quot;</span>);</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    }</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160; </div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;    <span class="keywordflow">if</span> (ImmVal &lt; 256) {</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(ImmVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    }</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  }</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;}</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160; </div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVELogicalImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;                                              <span class="keywordtype">bool</span> Invert) {</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> CNode = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ImmVal = CNode-&gt;<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160; </div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;    <span class="keywordflow">if</span> (Invert)</div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;      ImmVal = ~ImmVal;</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160; </div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;    <span class="comment">// Shift mask depending on type size.</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;      ImmVal &amp;= 0xFF;</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;      ImmVal |= ImmVal &lt;&lt; 8;</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;      ImmVal |= ImmVal &lt;&lt; 16;</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;      ImmVal |= ImmVal &lt;&lt; 32;</div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;      ImmVal &amp;= 0xFFFF;</div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;      ImmVal |= ImmVal &lt;&lt; 16;</div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;      ImmVal |= ImmVal &lt;&lt; 32;</div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;      ImmVal &amp;= 0xFFFFFFFF;</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;      ImmVal |= ImmVal &lt;&lt; 32;</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type&quot;</span>);</div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    }</div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160; </div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> encoding;</div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(ImmVal, 64, encoding)) {</div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(encoding, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    }</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;  }</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;}</div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160; </div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">// SVE shift intrinsics allow shift amounts larger than the element&#39;s bitwidth.</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">// Rather than attempt to normalise everything we can sometimes saturate the</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">// shift amount during selection. This function also allows for consistent</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">// isel patterns by ensuring the resulting &quot;Imm&quot; node is of the i32 type</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">// required by the instructions.</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVEShiftImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Low,</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, <span class="keywordtype">bool</span> AllowSaturation,</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CN = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ImmVal = CN-&gt;getZExtValue();</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160; </div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;    <span class="comment">// Reject shift amounts that are too small.</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    <span class="keywordflow">if</span> (ImmVal &lt; Low)</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160; </div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;    <span class="comment">// Reject or saturate shift amounts that are too big.</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    <span class="keywordflow">if</span> (ImmVal &gt; <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;      <span class="keywordflow">if</span> (!AllowSaturation)</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;      ImmVal = <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>;</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;    }</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160; </div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = CurDAG-&gt;getTargetConstant(ImmVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;  }</div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160; </div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;}</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160; </div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::trySelectStackSlotTagP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;  <span class="comment">// tagp(FrameIndex, IRGstack, tag_offset):</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;  <span class="comment">// since the offset between FrameIndex and IRGstack is a compile-time</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;  <span class="comment">// constant, this can be lowered to a single ADDG instruction.</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;  <span class="keywordflow">if</span> (!(isa&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1)))) {</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;  }</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160; </div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IRG_SP = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2);</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  <span class="keywordflow">if</span> (IRG_SP-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a> ||</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;      cast&lt;ConstantSDNode&gt;(IRG_SP-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue() !=</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;          Intrinsic::aarch64_irg_sp) {</div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;  }</div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160; </div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1))-&gt;getIndex();</div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FiOp = CurDAG-&gt;getTargetFrameIndex(</div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;      FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(CurDAG-&gt;getDataLayout()));</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;  <span class="keywordtype">int</span> TagOffset = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3))-&gt;getZExtValue();</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160; </div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Out = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;      AArch64::TAGPstack, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;      {FiOp, CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2),</div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;       CurDAG-&gt;getTargetConstant(TagOffset, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)});</div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Out);</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;}</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160; </div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="keywordtype">void</span> AArch64DAGToDAGISel::SelectTagP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3)) &amp;&amp;</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;         <span class="stringliteral">&quot;llvm.aarch64.tagp third argument must be an immediate&quot;</span>);</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <span class="keywordflow">if</span> (trySelectStackSlotTagP(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;  <span class="comment">// FIXME: above applies in any case when offset between Op1 and Op2 is a</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  <span class="comment">// compile-time constant, not just for stack allocations.</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160; </div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;  <span class="comment">// General case for unrelated pointers in Op1 and Op2.</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  <span class="keywordtype">int</span> TagOffset = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(3))-&gt;getZExtValue();</div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1 = CurDAG-&gt;getMachineNode(AArch64::SUBP, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;                                      {<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)});</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N2 = CurDAG-&gt;getMachineNode(AArch64::ADDXrr, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;                                      {<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N1, 0), <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2)});</div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N3 = CurDAG-&gt;getMachineNode(</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;      AArch64::ADDG, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;      {<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N2, 0), CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;       CurDAG-&gt;getTargetConstant(TagOffset, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)});</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, N3);</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;}</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160; </div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::trySelectCastFixedLengthToScalableVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a> &amp;&amp; <span class="stringliteral">&quot;Invalid Node!&quot;</span>);</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160; </div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;  <span class="comment">// Bail when not a &quot;cast&quot; like insert_subvector.</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;  <span class="keywordflow">if</span> (cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(2))-&gt;getZExtValue() != 0)</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).isUndef())</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160; </div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="comment">// Bail when normal isel should do the job.</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a920f0719057d7352f9da10908859368d">isFixedLengthVector</a>() || InVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>())</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;  <span class="keywordflow">if</span> (InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 128)</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160; </div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;  <span class="comment">// NOTE: We can only get here when doing fixed length SVE code generation.</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;  <span class="comment">// We do manual selection because the types involved are not linked to real</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;  <span class="comment">// registers (despite being legal) and must be coerced into SVE registers.</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160; </div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ac4ab9dd9440c55bee1aa4a1195cee759">getKnownMinValue</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a> &amp;&amp;</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;         <span class="stringliteral">&quot;Expected to insert into a packed scalable vector!&quot;</span>);</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160; </div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;  <span class="keyword">auto</span> RC = CurDAG-&gt;getTargetConstant(AArch64::ZPRRegClassID, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(TargetOpcode::COPY_TO_REGCLASS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT,</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;                                        <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1), RC));</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;}</div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160; </div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::trySelectCastScalableToFixedLengthVector(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a> &amp;&amp; <span class="stringliteral">&quot;Invalid Node!&quot;</span>);</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160; </div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="comment">// Bail when not a &quot;cast&quot; like extract_subvector.</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;  <span class="keywordflow">if</span> (cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1))-&gt;getZExtValue() != 0)</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160; </div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <span class="comment">// Bail when normal isel can do the job.</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getValueType(0);</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InVT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0).getValueType();</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() || InVT.<a class="code" href="structllvm_1_1EVT.html#a920f0719057d7352f9da10908859368d">isFixedLengthVector</a>())</div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 128)</div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160; </div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <span class="comment">// NOTE: We can only get here when doing fixed length SVE code generation.</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;  <span class="comment">// We do manual selection because the types involved are not linked to real</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;  <span class="comment">// registers (despite being legal) and must be coerced into SVE registers.</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160; </div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ac4ab9dd9440c55bee1aa4a1195cee759">getKnownMinValue</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a> &amp;&amp;</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;         <span class="stringliteral">&quot;Expected to extract from a packed scalable vector!&quot;</span>);</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160; </div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <span class="keyword">auto</span> RC = CurDAG-&gt;getTargetConstant(AArch64::ZPRRegClassID, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;  ReplaceNode(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, CurDAG-&gt;getMachineNode(TargetOpcode::COPY_TO_REGCLASS, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT,</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;                                        <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(0), RC));</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;}</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160; </div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="keywordtype">void</span> <a class="code" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">AArch64DAGToDAGISel::Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  <span class="comment">// If we have a custom node, we already have selected!</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;isMachineOpcode()) {</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;== &quot;</span>; Node-&gt;dump(CurDAG); <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;    Node-&gt;setNodeId(-1);</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;  }</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160; </div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <span class="comment">// Few custom selection stuff.</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Node-&gt;getValueType(0);</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160; </div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keywordflow">switch</span> (Node-&gt;getOpcode()) {</div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160; </div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;    <span class="keywordflow">if</span> (SelectCMP_SWAP(Node))</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160; </div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf">ISD::READ_REGISTER</a>:</div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">AArch64ISD::MRRS</a>:</div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;    <span class="keywordflow">if</span> (tryReadRegister(Node))</div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160; </div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e">ISD::WRITE_REGISTER</a>:</div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">AArch64ISD::MSRR</a>:</div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;    <span class="keywordflow">if</span> (tryWriteRegister(Node))</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160; </div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>:</div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;    <span class="keywordflow">if</span> (tryMLAV64LaneV128(Node))</div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160; </div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;    <span class="comment">// Try to select as an indexed load. Fall through to normal processing</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;    <span class="comment">// if we can&#39;t.</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;    <span class="keywordflow">if</span> (tryIndexedLoad(Node))</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;  }</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160; </div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>:</div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;    <span class="keywordflow">if</span> (tryBitfieldExtractOp(Node))</div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    <span class="keywordflow">if</span> (tryBitfieldInsertInZeroOp(Node))</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>:</div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;    <span class="keywordflow">if</span> (tryShiftAmountMod(Node))</div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160; </div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>:</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;    <span class="keywordflow">if</span> (tryBitfieldExtractOpFromSExt(Node))</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160; </div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>:</div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;    <span class="keywordflow">if</span> (tryHighFPExt(Node))</div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160; </div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;    <span class="keywordflow">if</span> (tryBitfieldInsertOp(Node))</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160; </div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>: {</div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;    <span class="keywordflow">if</span> (trySelectCastScalableToFixedLengthVector(Node))</div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;  }</div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160; </div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>: {</div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;    <span class="keywordflow">if</span> (trySelectCastFixedLengthToScalableVector(Node))</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;  }</div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160; </div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>: {</div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;    <span class="comment">// Materialize zero constants as copies from WZR/XZR.  This allows</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;    <span class="comment">// the coalescer to propagate these into other instructions.</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *ConstNode = cast&lt;ConstantSDNode&gt;(Node);</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    <span class="keywordflow">if</span> (ConstNode-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#ae91378660e4c7198b4de645a1d207b91">isZero</a>()) {</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e">New</a> = CurDAG-&gt;getCopyFromReg(</div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;            CurDAG-&gt;getEntryNode(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), AArch64::WZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;        ReplaceNode(Node, <a class="code" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e">New</a>.getNode());</div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e">New</a> = CurDAG-&gt;getCopyFromReg(</div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;            CurDAG-&gt;getEntryNode(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), AArch64::XZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;        ReplaceNode(Node, <a class="code" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e">New</a>.getNode());</div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;      }</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;    }</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;  }</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160; </div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>: {</div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    <span class="comment">// Selects to ADDXri FI, 0 which in turn will become ADDXri SP, imm.</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Node)-&gt;getIndex();</div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;    <span class="keywordtype">unsigned</span> Shifter = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0);</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = getTargetLowering();</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFI = CurDAG-&gt;getTargetFrameIndex(</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;        FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(CurDAG-&gt;getDataLayout()));</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Node);</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { TFI, CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;                      CurDAG-&gt;getTargetConstant(Shifter, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;    CurDAG-&gt;SelectNodeTo(Node, AArch64::ADDXri, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Ops);</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;  }</div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(1))-&gt;getZExtValue();</div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_ldaxp:</div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_ldxp: {</div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> =</div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;          IntNo == Intrinsic::aarch64_ldaxp ? AArch64::LDAXPX : AArch64::LDXPX;</div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = Node-&gt;getOperand(2);</div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Node);</div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Node-&gt;getOperand(0);</div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160; </div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, MemAddr, Chain);</div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160; </div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;      <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> =</div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;          cast&lt;MemIntrinsicSDNode&gt;(Node)-&gt;getMemOperand();</div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Ld), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;      ReplaceNode(Node, Ld);</div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;    }</div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_stlxp:</div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_stxp: {</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> =</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;          IntNo == Intrinsic::aarch64_stlxp ? AArch64::STLXPX : AArch64::STXPX;</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Node);</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Node-&gt;getOperand(0);</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ValLo = Node-&gt;getOperand(2);</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ValHi = Node-&gt;getOperand(3);</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = Node-&gt;getOperand(4);</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160; </div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;      <span class="comment">// Place arguments in the right order.</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {ValLo, ValHi, MemAddr, Chain};</div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160; </div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;      <span class="comment">// Transfer memoperands.</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="structllvm_1_1MemOp.html">MemOp</a> =</div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;          cast&lt;MemIntrinsicSDNode&gt;(Node)-&gt;getMemOperand();</div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {<a class="code" href="structllvm_1_1MemOp.html">MemOp</a>});</div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160; </div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;      ReplaceNode(Node, St);</div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;    }</div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x2:</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov8b, AArch64::dsub0);</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov16b, AArch64::qsub0);</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov4h, AArch64::dsub0);</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov8h, AArch64::qsub0);</div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov2s, AArch64::dsub0);</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov4s, AArch64::qsub0);</div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov1d, AArch64::dsub0);</div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov2d, AArch64::qsub0);</div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;      }</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x3:</div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev8b, AArch64::dsub0);</div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev16b, AArch64::qsub0);</div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev4h, AArch64::dsub0);</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev8h, AArch64::qsub0);</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev2s, AArch64::dsub0);</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev4s, AArch64::qsub0);</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev1d, AArch64::dsub0);</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev2d, AArch64::qsub0);</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;      }</div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x4:</div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv8b, AArch64::dsub0);</div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv16b, AArch64::qsub0);</div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv4h, AArch64::dsub0);</div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv8h, AArch64::qsub0);</div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv2s, AArch64::dsub0);</div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv4s, AArch64::qsub0);</div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv1d, AArch64::dsub0);</div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv2d, AArch64::qsub0);</div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;      }</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2:</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov8b, AArch64::dsub0);</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov16b, AArch64::qsub0);</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov4h, AArch64::dsub0);</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov8h, AArch64::qsub0);</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov2s, AArch64::dsub0);</div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov4s, AArch64::qsub0);</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;        SelectLoad(Node, 2, AArch64::LD1Twov1d, AArch64::dsub0);</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Twov2d, AArch64::qsub0);</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;      }</div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3:</div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev8b, AArch64::dsub0);</div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev16b, AArch64::qsub0);</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev4h, AArch64::dsub0);</div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev8h, AArch64::qsub0);</div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev2s, AArch64::dsub0);</div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev4s, AArch64::qsub0);</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;        SelectLoad(Node, 3, AArch64::LD1Threev1d, AArch64::dsub0);</div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Threev2d, AArch64::qsub0);</div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;      }</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4:</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv8b, AArch64::dsub0);</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv16b, AArch64::qsub0);</div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv4h, AArch64::dsub0);</div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv8h, AArch64::qsub0);</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv2s, AArch64::dsub0);</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv4s, AArch64::qsub0);</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;        SelectLoad(Node, 4, AArch64::LD1Fourv1d, AArch64::dsub0);</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Fourv2d, AArch64::qsub0);</div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;      }</div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2r:</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv8b, AArch64::dsub0);</div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv16b, AArch64::qsub0);</div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv4h, AArch64::dsub0);</div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv8h, AArch64::qsub0);</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv2s, AArch64::dsub0);</div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv4s, AArch64::qsub0);</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv1d, AArch64::dsub0);</div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;        SelectLoad(Node, 2, AArch64::LD2Rv2d, AArch64::qsub0);</div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;      }</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3r:</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv8b, AArch64::dsub0);</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv16b, AArch64::qsub0);</div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv4h, AArch64::dsub0);</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv8h, AArch64::qsub0);</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv2s, AArch64::dsub0);</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv4s, AArch64::qsub0);</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv1d, AArch64::dsub0);</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;        SelectLoad(Node, 3, AArch64::LD3Rv2d, AArch64::qsub0);</div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;      }</div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4r:</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv8b, AArch64::dsub0);</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv16b, AArch64::qsub0);</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv4h, AArch64::dsub0);</div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv8h, AArch64::qsub0);</div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv2s, AArch64::dsub0);</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv4s, AArch64::qsub0);</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv1d, AArch64::dsub0);</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;        SelectLoad(Node, 4, AArch64::LD4Rv2d, AArch64::qsub0);</div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;      }</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2lane:</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;        SelectLoadLane(Node, 2, AArch64::LD2i8);</div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;        SelectLoadLane(Node, 2, AArch64::LD2i16);</div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;        SelectLoadLane(Node, 2, AArch64::LD2i32);</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;        SelectLoadLane(Node, 2, AArch64::LD2i64);</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;      }</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3lane:</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;        SelectLoadLane(Node, 3, AArch64::LD3i8);</div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;        SelectLoadLane(Node, 3, AArch64::LD3i16);</div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;        SelectLoadLane(Node, 3, AArch64::LD3i32);</div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;        SelectLoadLane(Node, 3, AArch64::LD3i64);</div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;      }</div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4lane:</div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;        SelectLoadLane(Node, 4, AArch64::LD4i8);</div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;        SelectLoadLane(Node, 4, AArch64::LD4i16);</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;        SelectLoadLane(Node, 4, AArch64::LD4i32);</div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;        SelectLoadLane(Node, 4, AArch64::LD4i64);</div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;      }</div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_ld64b:</div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;      SelectLoad(Node, 8, AArch64::LD64B, AArch64::x8sub_0);</div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld2_sret: {</div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;        SelectPredicatedLoad(Node, 2, 0, AArch64::LD2B_IMM, AArch64::LD2B,</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;        SelectPredicatedLoad(Node, 2, 1, AArch64::LD2H_IMM, AArch64::LD2H,</div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;        SelectPredicatedLoad(Node, 2, 2, AArch64::LD2W_IMM, AArch64::LD2W,</div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;        SelectPredicatedLoad(Node, 2, 3, AArch64::LD2D_IMM, AArch64::LD2D,</div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;      }</div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;    }</div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld3_sret: {</div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;        SelectPredicatedLoad(Node, 3, 0, AArch64::LD3B_IMM, AArch64::LD3B,</div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;        SelectPredicatedLoad(Node, 3, 1, AArch64::LD3H_IMM, AArch64::LD3H,</div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;        SelectPredicatedLoad(Node, 3, 2, AArch64::LD3W_IMM, AArch64::LD3W,</div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;        SelectPredicatedLoad(Node, 3, 3, AArch64::LD3D_IMM, AArch64::LD3D,</div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;      }</div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;    }</div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld4_sret: {</div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;        SelectPredicatedLoad(Node, 4, 0, AArch64::LD4B_IMM, AArch64::LD4B,</div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;        SelectPredicatedLoad(Node, 4, 1, AArch64::LD4H_IMM, AArch64::LD4H,</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;        SelectPredicatedLoad(Node, 4, 2, AArch64::LD4W_IMM, AArch64::LD4W,</div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;        SelectPredicatedLoad(Node, 4, 3, AArch64::LD4D_IMM, AArch64::LD4D,</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;                             <span class="keyword">true</span>);</div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;      }</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;    }</div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_hor_vg2: {</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;        SelectMultiVectorMove&lt;14, 2&gt;(Node, 2, AArch64::ZAB0,</div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;                                     AArch64::MOVA_2ZMXI_H_B);</div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;        SelectMultiVectorMove&lt;6, 2&gt;(Node, 2, AArch64::ZAH0,</div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;                                    AArch64::MOVA_2ZMXI_H_H);</div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;        SelectMultiVectorMove&lt;2, 2&gt;(Node, 2, AArch64::ZAS0,</div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;                                    AArch64::MOVA_2ZMXI_H_S);</div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;        SelectMultiVectorMove&lt;0, 2&gt;(Node, 2, AArch64::ZAD0,</div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;                                    AArch64::MOVA_2ZMXI_H_D);</div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;      }</div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;    }</div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_ver_vg2: {</div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;        SelectMultiVectorMove&lt;14, 2&gt;(Node, 2, AArch64::ZAB0,</div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;                                     AArch64::MOVA_2ZMXI_V_B);</div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;        SelectMultiVectorMove&lt;6, 2&gt;(Node, 2, AArch64::ZAH0,</div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;                                    AArch64::MOVA_2ZMXI_V_H);</div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;        SelectMultiVectorMove&lt;2, 2&gt;(Node, 2, AArch64::ZAS0,</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;                                    AArch64::MOVA_2ZMXI_V_S);</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;        SelectMultiVectorMove&lt;0, 2&gt;(Node, 2, AArch64::ZAD0,</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;                                    AArch64::MOVA_2ZMXI_V_D);</div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;      }</div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;    }</div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_hor_vg4: {</div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;        SelectMultiVectorMove&lt;12, 4&gt;(Node, 4, AArch64::ZAB0,</div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;                                     AArch64::MOVA_4ZMXI_H_B);</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;        SelectMultiVectorMove&lt;4, 4&gt;(Node, 4, AArch64::ZAH0,</div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;                                    AArch64::MOVA_4ZMXI_H_H);</div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;        SelectMultiVectorMove&lt;0, 2&gt;(Node, 4, AArch64::ZAS0,</div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;                                    AArch64::MOVA_4ZMXI_H_S);</div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;        SelectMultiVectorMove&lt;0, 2&gt;(Node, 4, AArch64::ZAD0,</div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;                                    AArch64::MOVA_4ZMXI_H_D);</div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;      }</div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;    }</div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_ver_vg4: {</div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;        SelectMultiVectorMove&lt;12, 4&gt;(Node, 4, AArch64::ZAB0,</div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;                                     AArch64::MOVA_4ZMXI_V_B);</div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;        SelectMultiVectorMove&lt;4, 4&gt;(Node, 4, AArch64::ZAH0,</div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;                                    AArch64::MOVA_4ZMXI_V_H);</div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;        SelectMultiVectorMove&lt;0, 4&gt;(Node, 4, AArch64::ZAS0,</div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;                                    AArch64::MOVA_4ZMXI_V_S);</div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;        SelectMultiVectorMove&lt;0, 4&gt;(Node, 4, AArch64::ZAD0,</div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;                                    AArch64::MOVA_4ZMXI_V_D);</div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;      }</div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;    }</div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_vg1x2: {</div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;      SelectMultiVectorMove&lt;7, 1&gt;(Node, 2, AArch64::ZA,</div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;                                  AArch64::MOVA_VG2_2ZMXI);</div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;    }</div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sme_read_vg1x4: {</div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;      SelectMultiVectorMove&lt;7, 1&gt;(Node, 4, AArch64::ZA,</div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;                                  AArch64::MOVA_VG4_4ZMXI);</div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;    }</div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;    <span class="keywordflow">case</span> Intrinsic::swift_async_context_addr: {</div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(Node);</div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Node-&gt;getOperand(0);</div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CopyFP = CurDAG-&gt;getCopyFromReg(Chain, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, AArch64::FP, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;          CurDAG-&gt;getMachineNode(AArch64::SUBXri, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, CopyFP,</div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;                                 CurDAG-&gt;getTargetConstant(8, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;                                 CurDAG-&gt;getTargetConstant(0, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;          0);</div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0), Res);</div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 1), CopyFP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;      CurDAG-&gt;RemoveDeadNode(Node);</div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160; </div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;      <span class="keyword">auto</span> &amp;MF = CurDAG-&gt;getMachineFunction();</div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;      MF.getFrameInfo().setFrameAddressIsTaken(<span class="keyword">true</span>);</div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;      MF.getInfo&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;()-&gt;setHasSwiftAsyncContext(<span class="keyword">true</span>);</div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;    }</div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;    }</div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;  } <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(0))-&gt;getZExtValue();</div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_tagp:</div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;      SelectTagP(Node);</div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbl2:</div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;      SelectTable(Node, 2,</div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;                  VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBLv8i8Two : AArch64::TBLv16i8Two,</div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;                  <span class="keyword">false</span>);</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbl3:</div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;      SelectTable(Node, 3, VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBLv8i8Three</div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;                                           : AArch64::TBLv16i8Three,</div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;                  <span class="keyword">false</span>);</div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbl4:</div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;      SelectTable(Node, 4, VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBLv8i8Four</div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;                                           : AArch64::TBLv16i8Four,</div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;                  <span class="keyword">false</span>);</div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbx2:</div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;      SelectTable(Node, 2,</div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;                  VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBXv8i8Two : AArch64::TBXv16i8Two,</div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;                  <span class="keyword">true</span>);</div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbx3:</div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;      SelectTable(Node, 3, VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBXv8i8Three</div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;                                           : AArch64::TBXv16i8Three,</div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;                  <span class="keyword">true</span>);</div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_tbx4:</div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;      SelectTable(Node, 4, VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> ? AArch64::TBXv8i8Four</div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;                                           : AArch64::TBXv16i8Four,</div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;                  <span class="keyword">true</span>);</div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_smull:</div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umull:</div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;      <span class="keywordflow">if</span> (tryMULLV64LaneV128(IntNo, Node))</div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sqdmulh_single_vgx2:</div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;              {AArch64::SQDMULH_VG2_2ZZ_B, AArch64::SQDMULH_VG2_2ZZ_H,</div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;               AArch64::SQDMULH_VG2_2ZZ_S, AArch64::SQDMULH_VG2_2ZZ_D}))</div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sqdmulh_single_vgx4:</div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;              {AArch64::SQDMULH_VG4_4ZZ_B, AArch64::SQDMULH_VG4_4ZZ_H,</div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;               AArch64::SQDMULH_VG4_4ZZ_S, AArch64::SQDMULH_VG4_4ZZ_D}))</div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sqdmulh_vgx2:</div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;              {AArch64::SQDMULH_VG2_2Z2Z_B, AArch64::SQDMULH_VG2_2Z2Z_H,</div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;               AArch64::SQDMULH_VG2_2Z2Z_S, AArch64::SQDMULH_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sqdmulh_vgx4:</div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;              {AArch64::SQDMULH_VG4_4Z4Z_B, AArch64::SQDMULH_VG4_4Z4Z_H,</div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;               AArch64::SQDMULH_VG4_4Z4Z_S, AArch64::SQDMULH_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilege_x2:</div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;              {AArch64::WHILEGE_2PXX_B, AArch64::WHILEGE_2PXX_H,</div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;               AArch64::WHILEGE_2PXX_S, AArch64::WHILEGE_2PXX_D}))</div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilegt_x2:</div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;              {AArch64::WHILEGT_2PXX_B, AArch64::WHILEGT_2PXX_H,</div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;               AArch64::WHILEGT_2PXX_S, AArch64::WHILEGT_2PXX_D}))</div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilehi_x2:</div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;              {AArch64::WHILEHI_2PXX_B, AArch64::WHILEHI_2PXX_H,</div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;               AArch64::WHILEHI_2PXX_S, AArch64::WHILEHI_2PXX_D}))</div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilehs_x2:</div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;              {AArch64::WHILEHS_2PXX_B, AArch64::WHILEHS_2PXX_H,</div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;               AArch64::WHILEHS_2PXX_S, AArch64::WHILEHS_2PXX_D}))</div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilele_x2:</div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;              {AArch64::WHILELE_2PXX_B, AArch64::WHILELE_2PXX_H,</div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;               AArch64::WHILELE_2PXX_S, AArch64::WHILELE_2PXX_D}))</div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;      SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilelo_x2:</div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;              {AArch64::WHILELO_2PXX_B, AArch64::WHILELO_2PXX_H,</div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;               AArch64::WHILELO_2PXX_S, AArch64::WHILELO_2PXX_D}))</div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;      SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilels_x2:</div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;              {AArch64::WHILELS_2PXX_B, AArch64::WHILELS_2PXX_H,</div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;               AArch64::WHILELS_2PXX_S, AArch64::WHILELS_2PXX_D}))</div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_whilelt_x2:</div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int1&gt;(</div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;              {AArch64::WHILELT_2PXX_B, AArch64::WHILELT_2PXX_H,</div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;               AArch64::WHILELT_2PXX_S, AArch64::WHILELT_2PXX_D}))</div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;        SelectWhilePair(Node, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smax_single_x2:</div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;              {AArch64::SMAX_VG2_2ZZ_B, AArch64::SMAX_VG2_2ZZ_H,</div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;               AArch64::SMAX_VG2_2ZZ_S, AArch64::SMAX_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umax_single_x2:</div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;              {AArch64::UMAX_VG2_2ZZ_B, AArch64::UMAX_VG2_2ZZ_H,</div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;               AArch64::UMAX_VG2_2ZZ_S, AArch64::UMAX_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmax_single_x2:</div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;              {0, AArch64::FMAX_VG2_2ZZ_H, AArch64::FMAX_VG2_2ZZ_S,</div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;               AArch64::FMAX_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smax_single_x4:</div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;              {AArch64::SMAX_VG4_4ZZ_B, AArch64::SMAX_VG4_4ZZ_H,</div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;               AArch64::SMAX_VG4_4ZZ_S, AArch64::SMAX_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umax_single_x4:</div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;              {AArch64::UMAX_VG4_4ZZ_B, AArch64::UMAX_VG4_4ZZ_H,</div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;               AArch64::UMAX_VG4_4ZZ_S, AArch64::UMAX_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmax_single_x4:</div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;              {0, AArch64::FMAX_VG4_4ZZ_H, AArch64::FMAX_VG4_4ZZ_S,</div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;               AArch64::FMAX_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smin_single_x2:</div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;              {AArch64::SMIN_VG2_2ZZ_B, AArch64::SMIN_VG2_2ZZ_H,</div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;               AArch64::SMIN_VG2_2ZZ_S, AArch64::SMIN_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umin_single_x2:</div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;              {AArch64::UMIN_VG2_2ZZ_B, AArch64::UMIN_VG2_2ZZ_H,</div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;               AArch64::UMIN_VG2_2ZZ_S, AArch64::UMIN_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmin_single_x2:</div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;              {0, AArch64::FMIN_VG2_2ZZ_H, AArch64::FMIN_VG2_2ZZ_S,</div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;               AArch64::FMIN_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smin_single_x4:</div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;              {AArch64::SMIN_VG4_4ZZ_B, AArch64::SMIN_VG4_4ZZ_H,</div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;               AArch64::SMIN_VG4_4ZZ_S, AArch64::SMIN_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umin_single_x4:</div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;              {AArch64::UMIN_VG4_4ZZ_B, AArch64::UMIN_VG4_4ZZ_H,</div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;               AArch64::UMIN_VG4_4ZZ_S, AArch64::UMIN_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmin_single_x4:</div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;              {0, AArch64::FMIN_VG4_4ZZ_H, AArch64::FMIN_VG4_4ZZ_S,</div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;               AArch64::FMIN_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smax_x2:</div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;              {AArch64::SMAX_VG2_2Z2Z_B, AArch64::SMAX_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;               AArch64::SMAX_VG2_2Z2Z_S, AArch64::SMAX_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umax_x2:</div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;              {AArch64::UMAX_VG2_2Z2Z_B, AArch64::UMAX_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;               AArch64::UMAX_VG2_2Z2Z_S, AArch64::UMAX_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmax_x2:</div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;              {0, AArch64::FMAX_VG2_2Z2Z_H, AArch64::FMAX_VG2_2Z2Z_S,</div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;               AArch64::FMAX_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smax_x4:</div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;              {AArch64::SMAX_VG4_4Z4Z_B, AArch64::SMAX_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;               AArch64::SMAX_VG4_4Z4Z_S, AArch64::SMAX_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umax_x4:</div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;              {AArch64::UMAX_VG4_4Z4Z_B, AArch64::UMAX_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;               AArch64::UMAX_VG4_4Z4Z_S, AArch64::UMAX_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmax_x4:</div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;              {0, AArch64::FMAX_VG4_4Z4Z_H, AArch64::FMAX_VG4_4Z4Z_S,</div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;               AArch64::FMAX_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smin_x2:</div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;              {AArch64::SMIN_VG2_2Z2Z_B, AArch64::SMIN_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;               AArch64::SMIN_VG2_2Z2Z_S, AArch64::SMIN_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umin_x2:</div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;              {AArch64::UMIN_VG2_2Z2Z_B, AArch64::UMIN_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;               AArch64::UMIN_VG2_2Z2Z_S, AArch64::UMIN_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmin_x2:</div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;              {0, AArch64::FMIN_VG2_2Z2Z_H, AArch64::FMIN_VG2_2Z2Z_S,</div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;               AArch64::FMIN_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smin_x4:</div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;              {AArch64::SMIN_VG4_4Z4Z_B, AArch64::SMIN_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;               AArch64::SMIN_VG4_4Z4Z_S, AArch64::SMIN_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umin_x4:</div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;              {AArch64::UMIN_VG4_4Z4Z_B, AArch64::UMIN_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;               AArch64::UMIN_VG4_4Z4Z_S, AArch64::UMIN_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmin_x4:</div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;              {0, AArch64::FMIN_VG4_4Z4Z_H, AArch64::FMIN_VG4_4Z4Z_S,</div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;               AArch64::FMIN_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmaxnm_single_x2 :</div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;              {0, AArch64::FMAXNM_VG2_2ZZ_H, AArch64::FMAXNM_VG2_2ZZ_S,</div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;               AArch64::FMAXNM_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmaxnm_single_x4 :</div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;              {0, AArch64::FMAXNM_VG4_4ZZ_H, AArch64::FMAXNM_VG4_4ZZ_S,</div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;               AArch64::FMAXNM_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fminnm_single_x2:</div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;              {0, AArch64::FMINNM_VG2_2ZZ_H, AArch64::FMINNM_VG2_2ZZ_S,</div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;               AArch64::FMINNM_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fminnm_single_x4:</div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;              {0, AArch64::FMINNM_VG4_4ZZ_H, AArch64::FMINNM_VG4_4ZZ_S,</div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;               AArch64::FMINNM_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmaxnm_x2:</div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;              {0, AArch64::FMAXNM_VG2_2Z2Z_H, AArch64::FMAXNM_VG2_2Z2Z_S,</div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;               AArch64::FMAXNM_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fmaxnm_x4:</div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;              {0, AArch64::FMAXNM_VG4_4Z4Z_H, AArch64::FMAXNM_VG4_4Z4Z_S,</div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;               AArch64::FMAXNM_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fminnm_x2:</div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;              {0, AArch64::FMINNM_VG2_2Z2Z_H, AArch64::FMINNM_VG2_2Z2Z_S,</div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;               AArch64::FMINNM_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fminnm_x4:</div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;              {0, AArch64::FMINNM_VG4_4Z4Z_H, AArch64::FMINNM_VG4_4Z4Z_S,</div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;               AArch64::FMINNM_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fcvts_x2:</div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;      SelectCVTIntrinsic(Node, 2, AArch64::FCVTZS_2Z2Z_StoS);</div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_scvtf_x2:</div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;      SelectCVTIntrinsic(Node, 2, AArch64::SCVTF_2Z2Z_StoS);</div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fcvtu_x2:</div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;      SelectCVTIntrinsic(Node, 2, AArch64::FCVTZU_2Z2Z_StoS);</div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ucvtf_x2:</div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;      SelectCVTIntrinsic(Node, 2, AArch64::UCVTF_2Z2Z_StoS);</div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fcvts_x4:</div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;      SelectCVTIntrinsic(Node, 4, AArch64::FCVTZS_4Z4Z_StoS);</div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_scvtf_x4:</div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;      SelectCVTIntrinsic(Node, 4, AArch64::SCVTF_4Z4Z_StoS);</div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fcvtu_x4:</div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;      SelectCVTIntrinsic(Node, 4, AArch64::FCVTZU_4Z4Z_StoS);</div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ucvtf_x4:</div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;      SelectCVTIntrinsic(Node, 4, AArch64::UCVTF_4Z4Z_StoS);</div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sclamp_single_x2:</div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;              {AArch64::SCLAMP_VG2_2Z2Z_B, AArch64::SCLAMP_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;               AArch64::SCLAMP_VG2_2Z2Z_S, AArch64::SCLAMP_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;        SelectClamp(Node, 2, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uclamp_single_x2:</div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;              {AArch64::UCLAMP_VG2_2Z2Z_B, AArch64::UCLAMP_VG2_2Z2Z_H,</div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;               AArch64::UCLAMP_VG2_2Z2Z_S, AArch64::UCLAMP_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;        SelectClamp(Node, 2, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fclamp_single_x2:</div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;              {0, AArch64::FCLAMP_VG2_2Z2Z_H, AArch64::FCLAMP_VG2_2Z2Z_S,</div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;               AArch64::FCLAMP_VG2_2Z2Z_D}))</div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;        SelectClamp(Node, 2, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sclamp_single_x4:</div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;              {AArch64::SCLAMP_VG4_4Z4Z_B, AArch64::SCLAMP_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;               AArch64::SCLAMP_VG4_4Z4Z_S, AArch64::SCLAMP_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;        SelectClamp(Node, 4, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uclamp_single_x4:</div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;              {AArch64::UCLAMP_VG4_4Z4Z_B, AArch64::UCLAMP_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;               AArch64::UCLAMP_VG4_4Z4Z_S, AArch64::UCLAMP_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;        SelectClamp(Node, 4, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_fclamp_single_x4:</div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::FP&gt;(</div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;              {0, AArch64::FCLAMP_VG4_4Z4Z_H, AArch64::FCLAMP_VG4_4Z4Z_S,</div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;               AArch64::FCLAMP_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;        SelectClamp(Node, 4, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_add_single_x2:</div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;              {AArch64::ADD_VG2_2ZZ_B, AArch64::ADD_VG2_2ZZ_H,</div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;               AArch64::ADD_VG2_2ZZ_S, AArch64::ADD_VG2_2ZZ_D}))</div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 2, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_add_single_x4:</div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::Int&gt;(</div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;              {AArch64::ADD_VG4_4ZZ_B, AArch64::ADD_VG4_4ZZ_H,</div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;               AArch64::ADD_VG4_4ZZ_S, AArch64::ADD_VG4_4ZZ_D}))</div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;        SelectDestructiveMultiIntrinsic(Node, 4, <span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zip_x2:</div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::AnyType&gt;(</div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;              {AArch64::ZIP_VG2_2ZZZ_B, AArch64::ZIP_VG2_2ZZZ_H,</div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;               AArch64::ZIP_VG2_2ZZZ_S, AArch64::ZIP_VG2_2ZZZ_D}))</div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;        SelectUnaryMultiIntrinsic(Node, 2, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zipq_x2:</div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;      SelectUnaryMultiIntrinsic(Node, 2, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">false</span>,</div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;                                AArch64::ZIP_VG2_2ZZZ_Q);</div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zip_x4:</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::AnyType&gt;(</div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;              {AArch64::ZIP_VG4_4Z4Z_B, AArch64::ZIP_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;               AArch64::ZIP_VG4_4Z4Z_S, AArch64::ZIP_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;        SelectUnaryMultiIntrinsic(Node, 4, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zipq_x4:</div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;      SelectUnaryMultiIntrinsic(Node, 4, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">true</span>,</div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;                                AArch64::ZIP_VG4_4Z4Z_Q);</div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzp_x2:</div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::AnyType&gt;(</div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;              {AArch64::UZP_VG2_2ZZZ_B, AArch64::UZP_VG2_2ZZZ_H,</div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;               AArch64::UZP_VG2_2ZZZ_S, AArch64::UZP_VG2_2ZZZ_D}))</div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;        SelectUnaryMultiIntrinsic(Node, 2, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">false</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzpq_x2:</div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;      SelectUnaryMultiIntrinsic(Node, 2, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">false</span>,</div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;                                AArch64::UZP_VG2_2ZZZ_Q);</div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzp_x4:</div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SelectOpcodeFromVT&lt;SelectTypeKind::AnyType&gt;(</div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;              Node-&gt;getValueType(0),</div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;              {AArch64::UZP_VG4_4Z4Z_B, AArch64::UZP_VG4_4Z4Z_H,</div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;               AArch64::UZP_VG4_4Z4Z_S, AArch64::UZP_VG4_4Z4Z_D}))</div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;        SelectUnaryMultiIntrinsic(Node, 4, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">true</span>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzpq_x4:</div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;      SelectUnaryMultiIntrinsic(Node, 4, <span class="comment">/*IsTupleInput=*/</span><span class="keyword">true</span>,</div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;                                AArch64::UZP_VG4_4Z4Z_Q);</div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frinta_x2:</div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;      SelectFrintFromVT(Node, 2, AArch64::FRINTA_2Z2Z_S);</div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frinta_x4:</div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;      SelectFrintFromVT(Node, 4, AArch64::FRINTA_4Z4Z_S);</div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintm_x2:</div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;      SelectFrintFromVT(Node, 2, AArch64::FRINTM_2Z2Z_S);</div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintm_x4:</div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;      SelectFrintFromVT(Node, 4, AArch64::FRINTM_4Z4Z_S);</div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintn_x2:</div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;      SelectFrintFromVT(Node, 2, AArch64::FRINTN_2Z2Z_S);</div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintn_x4:</div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;      SelectFrintFromVT(Node, 4, AArch64::FRINTN_4Z4Z_S);</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintp_x2:</div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;      SelectFrintFromVT(Node, 2, AArch64::FRINTP_2Z2Z_S);</div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_frintp_x4:</div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;      SelectFrintFromVT(Node, 4, AArch64::FRINTP_4Z4Z_S);</div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;    }</div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;  }</div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>: {</div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(1))-&gt;getZExtValue();</div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;    <span class="keywordflow">if</span> (Node-&gt;getNumOperands() &gt;= 3)</div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;      VT = Node-&gt;getOperand(2)-&gt;getValueType(0);</div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x2: {</div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov8b);</div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov16b);</div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov4h);</div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov8h);</div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov2s);</div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov4s);</div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov2d);</div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov1d);</div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;      }</div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;    }</div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x3: {</div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev8b);</div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev16b);</div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev4h);</div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev8h);</div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev2s);</div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev4s);</div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev2d);</div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev1d);</div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;      }</div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;    }</div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x4: {</div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv8b);</div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv16b);</div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv4h);</div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv8h);</div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv2s);</div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv4s);</div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv2d);</div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv1d);</div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;      }</div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;    }</div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2: {</div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov8b);</div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov16b);</div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov4h);</div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov8h);</div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov2s);</div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov4s);</div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;        SelectStore(Node, 2, AArch64::ST2Twov2d);</div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;        SelectStore(Node, 2, AArch64::ST1Twov1d);</div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;      }</div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;    }</div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3: {</div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev8b);</div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev16b);</div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev4h);</div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev8h);</div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev2s);</div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev4s);</div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;        SelectStore(Node, 3, AArch64::ST3Threev2d);</div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;        SelectStore(Node, 3, AArch64::ST1Threev1d);</div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;      }</div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;    }</div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4: {</div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv8b);</div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv16b);</div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv4h);</div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> ||</div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv8h);</div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv2s);</div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv4s);</div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;        SelectStore(Node, 4, AArch64::ST4Fourv2d);</div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;        SelectStore(Node, 4, AArch64::ST1Fourv1d);</div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;      }</div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;    }</div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2lane: {</div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;        SelectStoreLane(Node, 2, AArch64::ST2i8);</div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;        SelectStoreLane(Node, 2, AArch64::ST2i16);</div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;        SelectStoreLane(Node, 2, AArch64::ST2i32);</div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;        SelectStoreLane(Node, 2, AArch64::ST2i64);</div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;      }</div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;    }</div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3lane: {</div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;        SelectStoreLane(Node, 3, AArch64::ST3i8);</div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;        SelectStoreLane(Node, 3, AArch64::ST3i16);</div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;        SelectStoreLane(Node, 3, AArch64::ST3i32);</div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;        SelectStoreLane(Node, 3, AArch64::ST3i64);</div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;      }</div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;    }</div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4lane: {</div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;        SelectStoreLane(Node, 4, AArch64::ST4i8);</div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;        SelectStoreLane(Node, 4, AArch64::ST4i16);</div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;        SelectStoreLane(Node, 4, AArch64::ST4i32);</div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;        SelectStoreLane(Node, 4, AArch64::ST4i64);</div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;      }</div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;    }</div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st2: {</div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;        SelectPredicatedStore(Node, 2, 0, AArch64::ST2B, AArch64::ST2B_IMM);</div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;        SelectPredicatedStore(Node, 2, 1, AArch64::ST2H, AArch64::ST2H_IMM);</div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;        SelectPredicatedStore(Node, 2, 2, AArch64::ST2W, AArch64::ST2W_IMM);</div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;        SelectPredicatedStore(Node, 2, 3, AArch64::ST2D, AArch64::ST2D_IMM);</div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;      }</div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;    }</div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st3: {</div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;        SelectPredicatedStore(Node, 3, 0, AArch64::ST3B, AArch64::ST3B_IMM);</div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;        SelectPredicatedStore(Node, 3, 1, AArch64::ST3H, AArch64::ST3H_IMM);</div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;        SelectPredicatedStore(Node, 3, 2, AArch64::ST3W, AArch64::ST3W_IMM);</div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;        SelectPredicatedStore(Node, 3, 3, AArch64::ST3D, AArch64::ST3D_IMM);</div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;      }</div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;    }</div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st4: {</div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;        SelectPredicatedStore(Node, 4, 0, AArch64::ST4B, AArch64::ST4B_IMM);</div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;                 VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;        SelectPredicatedStore(Node, 4, 1, AArch64::ST4H, AArch64::ST4H_IMM);</div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;        SelectPredicatedStore(Node, 4, 2, AArch64::ST4W, AArch64::ST4W_IMM);</div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;        SelectPredicatedStore(Node, 4, 3, AArch64::ST4D, AArch64::ST4D_IMM);</div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;      }</div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;    }</div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;    }</div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;  }</div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">AArch64ISD::LD2post</a>: {</div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Twov2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;    }</div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;  }</div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">AArch64ISD::LD3post</a>: {</div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Threev2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;    }</div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;  }</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">AArch64ISD::LD4post</a>: {</div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Fourv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;    }</div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;  }</div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">AArch64ISD::LD1x2post</a>: {</div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD1Twov2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;    }</div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;  }</div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">AArch64ISD::LD1x3post</a>: {</div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD1Threev2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;    }</div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;  }</div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">AArch64ISD::LD1x4post</a>: {</div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD1Fourv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;    }</div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;  }</div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">AArch64ISD::LD1DUPpost</a>: {</div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;      SelectPostLoad(Node, 1, AArch64::LD1Rv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;    }</div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;  }</div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">AArch64ISD::LD2DUPpost</a>: {</div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;      SelectPostLoad(Node, 2, AArch64::LD2Rv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;    }</div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;  }</div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">AArch64ISD::LD3DUPpost</a>: {</div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;      SelectPostLoad(Node, 3, AArch64::LD3Rv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;    }</div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;  }</div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">AArch64ISD::LD4DUPpost</a>: {</div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv8b_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv16b_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv4h_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>  || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv8h_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv2s_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv4s_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv1d_POST, AArch64::dsub0);</div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;      SelectPostLoad(Node, 4, AArch64::LD4Rv2d_POST, AArch64::qsub0);</div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;    }</div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;  }</div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">AArch64ISD::LD1LANEpost</a>: {</div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;      SelectPostLoadLane(Node, 1, AArch64::LD1i8_POST);</div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;      SelectPostLoadLane(Node, 1, AArch64::LD1i16_POST);</div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;      SelectPostLoadLane(Node, 1, AArch64::LD1i32_POST);</div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;      SelectPostLoadLane(Node, 1, AArch64::LD1i64_POST);</div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;    }</div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;  }</div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">AArch64ISD::LD2LANEpost</a>: {</div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;      SelectPostLoadLane(Node, 2, AArch64::LD2i8_POST);</div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;      SelectPostLoadLane(Node, 2, AArch64::LD2i16_POST);</div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;      SelectPostLoadLane(Node, 2, AArch64::LD2i32_POST);</div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;      SelectPostLoadLane(Node, 2, AArch64::LD2i64_POST);</div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;    }</div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;  }</div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">AArch64ISD::LD3LANEpost</a>: {</div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;      SelectPostLoadLane(Node, 3, AArch64::LD3i8_POST);</div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;      SelectPostLoadLane(Node, 3, AArch64::LD3i16_POST);</div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;      SelectPostLoadLane(Node, 3, AArch64::LD3i32_POST);</div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;      SelectPostLoadLane(Node, 3, AArch64::LD3i64_POST);</div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;    }</div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;  }</div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">AArch64ISD::LD4LANEpost</a>: {</div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;      SelectPostLoadLane(Node, 4, AArch64::LD4i8_POST);</div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;      SelectPostLoadLane(Node, 4, AArch64::LD4i16_POST);</div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;      SelectPostLoadLane(Node, 4, AArch64::LD4i32_POST);</div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;      SelectPostLoadLane(Node, 4, AArch64::LD4i64_POST);</div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;    }</div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;  }</div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">AArch64ISD::ST2post</a>: {</div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov8b_POST);</div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov16b_POST);</div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov4h_POST);</div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov8h_POST);</div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov2s_POST);</div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov4s_POST);</div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;      SelectPostStore(Node, 2, AArch64::ST2Twov2d_POST);</div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov1d_POST);</div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;    }</div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;  }</div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">AArch64ISD::ST3post</a>: {</div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev8b_POST);</div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev16b_POST);</div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev4h_POST);</div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev8h_POST);</div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev2s_POST);</div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev4s_POST);</div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;      SelectPostStore(Node, 3, AArch64::ST3Threev2d_POST);</div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev1d_POST);</div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;    }</div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;  }</div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">AArch64ISD::ST4post</a>: {</div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv8b_POST);</div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv16b_POST);</div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv4h_POST);</div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv8h_POST);</div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv2s_POST);</div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv4s_POST);</div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;      SelectPostStore(Node, 4, AArch64::ST4Fourv2d_POST);</div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv1d_POST);</div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;    }</div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;  }</div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">AArch64ISD::ST1x2post</a>: {</div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov8b_POST);</div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov16b_POST);</div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov4h_POST);</div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov8h_POST);</div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov2s_POST);</div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov4s_POST);</div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov1d_POST);</div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;      SelectPostStore(Node, 2, AArch64::ST1Twov2d_POST);</div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;    }</div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;  }</div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">AArch64ISD::ST1x3post</a>: {</div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev8b_POST);</div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev16b_POST);</div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev4h_POST);</div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a> ) {</div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev8h_POST);</div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev2s_POST);</div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev4s_POST);</div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev1d_POST);</div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;      SelectPostStore(Node, 3, AArch64::ST1Threev2d_POST);</div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;    }</div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;  }</div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">AArch64ISD::ST1x4post</a>: {</div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv8b_POST);</div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv16b_POST);</div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a>) {</div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv4h_POST);</div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv8h_POST);</div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv2s_POST);</div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv4s_POST);</div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv1d_POST);</div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;      SelectPostStore(Node, 4, AArch64::ST1Fourv2d_POST);</div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;    }</div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;  }</div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">AArch64ISD::ST2LANEpost</a>: {</div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;      SelectPostStoreLane(Node, 2, AArch64::ST2i8_POST);</div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;      SelectPostStoreLane(Node, 2, AArch64::ST2i16_POST);</div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;      SelectPostStoreLane(Node, 2, AArch64::ST2i32_POST);</div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;      SelectPostStoreLane(Node, 2, AArch64::ST2i64_POST);</div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;    }</div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;  }</div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">AArch64ISD::ST3LANEpost</a>: {</div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;      SelectPostStoreLane(Node, 3, AArch64::ST3i8_POST);</div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;      SelectPostStoreLane(Node, 3, AArch64::ST3i16_POST);</div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;      SelectPostStoreLane(Node, 3, AArch64::ST3i32_POST);</div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;      SelectPostStoreLane(Node, 3, AArch64::ST3i64_POST);</div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;    }</div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;  }</div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">AArch64ISD::ST4LANEpost</a>: {</div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;    VT = Node-&gt;getOperand(1).getValueType();</div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>) {</div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;      SelectPostStoreLane(Node, 4, AArch64::ST4i8_POST);</div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ||</div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">MVT::v4bf16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">MVT::v8bf16</a>) {</div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;      SelectPostStoreLane(Node, 4, AArch64::ST4i16_POST);</div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> ||</div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>) {</div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;      SelectPostStoreLane(Node, 4, AArch64::ST4i32_POST);</div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>) {</div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;      SelectPostStoreLane(Node, 4, AArch64::ST4i64_POST);</div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;    }</div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;  }</div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">AArch64ISD::SVE_LD2_MERGE_ZERO</a>: {</div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;      SelectPredicatedLoad(Node, 2, 0, AArch64::LD2B_IMM, AArch64::LD2B);</div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;      SelectPredicatedLoad(Node, 2, 1, AArch64::LD2H_IMM, AArch64::LD2H);</div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;      SelectPredicatedLoad(Node, 2, 2, AArch64::LD2W_IMM, AArch64::LD2W);</div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;      SelectPredicatedLoad(Node, 2, 3, AArch64::LD2D_IMM, AArch64::LD2D);</div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;    }</div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;  }</div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">AArch64ISD::SVE_LD3_MERGE_ZERO</a>: {</div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;      SelectPredicatedLoad(Node, 3, 0, AArch64::LD3B_IMM, AArch64::LD3B);</div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;      SelectPredicatedLoad(Node, 3, 1, AArch64::LD3H_IMM, AArch64::LD3H);</div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;      SelectPredicatedLoad(Node, 3, 2, AArch64::LD3W_IMM, AArch64::LD3W);</div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;      SelectPredicatedLoad(Node, 3, 3, AArch64::LD3D_IMM, AArch64::LD3D);</div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;    }</div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;  }</div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">AArch64ISD::SVE_LD4_MERGE_ZERO</a>: {</div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>) {</div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;      SelectPredicatedLoad(Node, 4, 0, AArch64::LD4B_IMM, AArch64::LD4B);</div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a> ||</div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">MVT::nxv8bf16</a>) {</div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;      SelectPredicatedLoad(Node, 4, 1, AArch64::LD4H_IMM, AArch64::LD4H);</div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) {</div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;      SelectPredicatedLoad(Node, 4, 2, AArch64::LD4W_IMM, AArch64::LD4W);</div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>) {</div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;      SelectPredicatedLoad(Node, 4, 3, AArch64::LD4D_IMM, AArch64::LD4D);</div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;    }</div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;  }</div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;  }</div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160; </div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;  <span class="comment">// Select the default instruction</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;  SelectCode(Node);</div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;}</div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment">/// createAArch64ISelDag - This pass converts a legalized DAG into a</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="comment">/// AArch64-specific DAG, ready for instruction scheduling.</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="namespacellvm.html#a48090b0422172a5640f3608f3573a1f0"> 6365</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a48090b0422172a5640f3608f3573a1f0">llvm::createAArch64ISelDag</a>(<a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;                                         <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OptLevel) {</div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64DAGToDAGISel(<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, OptLevel);</div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;}</div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="comment">/// When \p PredVT is a scalable vector predicate in the form</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/// MVT::nx&lt;M&gt;xi1, it builds the correspondent scalable vector of</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment">/// integers MVT::nx&lt;M&gt;xi&lt;bits&gt; s.t. M x bits = 128. When targeting</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment">/// structured vectors (NumVec &gt;1), the output data type is</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="comment">/// MVT::nx&lt;M*NumVec&gt;xi&lt;bits&gt; s.t. M x bits = 128. If the input</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="comment">/// PredVT is not in the form MVT::nx&lt;M&gt;xi1, it returns an invalid</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="comment">/// EVT.</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368"> 6377</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx, <a class="code" href="structllvm_1_1EVT.html">EVT</a> PredVT,</div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;                                                <span class="keywordtype">unsigned</span> NumVec) {</div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumVec &gt; 0 &amp;&amp; NumVec &lt; 5 &amp;&amp; <span class="stringliteral">&quot;Invalid number of vectors.&quot;</span>);</div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;  <span class="keywordflow">if</span> (!PredVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() || PredVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a>();</div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160; </div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;  <span class="keywordflow">if</span> (PredVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b">MVT::nxv16i1</a> &amp;&amp; PredVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775">MVT::nxv8i1</a> &amp;&amp;</div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;      PredVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b">MVT::nxv4i1</a> &amp;&amp; PredVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94">MVT::nxv2i1</a>)</div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a>();</div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160; </div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;  <a class="code" href="classllvm_1_1ElementCount.html">ElementCount</a> EC = PredVT.<a class="code" href="structllvm_1_1EVT.html#a3d102abca1c9c95f36546dff2f39273b">getVectorElementCount</a>();</div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT =</div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;      <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(Ctx, <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a> / EC.getKnownMinValue());</div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Ctx, ScalarVT, EC * NumVec);</div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160; </div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;  <span class="keywordflow">return</span> MemVT;</div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;}</div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="comment">/// Return the EVT of the data associated to a memory operation in \p</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="comment">/// Root. If such EVT cannot be retrived, it returns an invalid EVT.</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a61378df65052d091f64f8ac2657758b7"> 6397</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a61378df65052d091f64f8ac2657758b7">getMemVTFromNode</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Root) {</div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  <span class="keywordflow">if</span> (isa&lt;MemSDNode&gt;(Root))</div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;    <span class="keywordflow">return</span> cast&lt;MemSDNode&gt;(Root)-&gt;getMemoryVT();</div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160; </div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;  <span class="keywordflow">if</span> (isa&lt;MemIntrinsicSDNode&gt;(Root))</div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;    <span class="keywordflow">return</span> cast&lt;MemIntrinsicSDNode&gt;(Root)-&gt;getMemoryVT();</div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160; </div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;  <span class="comment">// For custom ISD nodes, we have to look at them individually to extract the</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;  <span class="comment">// type of the data moved to/from memory.</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">AArch64ISD::LD1_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">AArch64ISD::LD1S_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">AArch64ISD::LDNF1_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">AArch64ISD::LDNF1S_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;    <span class="keywordflow">return</span> cast&lt;VTSDNode&gt;(Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3))-&gt;getVT();</div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">AArch64ISD::ST1_PRED</a>:</div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;    <span class="keywordflow">return</span> cast&lt;VTSDNode&gt;(Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4))-&gt;getVT();</div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">AArch64ISD::SVE_LD2_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>2);</div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">AArch64ISD::SVE_LD3_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>3);</div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">AArch64ISD::SVE_LD4_MERGE_ZERO</a>:</div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>4);</div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;  }</div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160; </div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;  <span class="keywordflow">if</span> (Opcode != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a> &amp;&amp; Opcode != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>)</div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a>();</div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160; </div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;  <span class="keywordflow">switch</span> (cast&lt;ConstantSDNode&gt;(Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue()) {</div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a>();</div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sme_ldr:</div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sme_str:</div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>;</div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_prf:</div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;    <span class="comment">// We are using an SVE prefetch intrinsic. Type must be inferred from the</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;    <span class="comment">// width of the predicate.</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>1);</div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld2_sret:</div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>2);</div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld3_sret:</div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>3);</div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld4_sret:</div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a>(</div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;        Ctx, Root-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <span class="comment">/*NumVec=*/</span>4);</div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;  }</div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;}</div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/// SelectAddrModeIndexedSVE - Attempt selection of the addressing mode:</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="comment">/// Base + OffImm * sizeof(MemVT) for Min &gt;= OffImm &lt;= Max</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="comment">/// where Root is the memory access using N for its address.</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;<span class="keywordtype">int</span>64_t Min, <span class="keywordtype">int</span>64_t Max&gt;</div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAddrModeIndexedSVE(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Root, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;                                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;                                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a61378df65052d091f64f8ac2657758b7">getMemVTFromNode</a>(*(CurDAG-&gt;getContext()), Root);</div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = CurDAG-&gt;getDataLayout();</div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;getFrameInfo();</div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160; </div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;    <span class="comment">// We can only encode VL scaled offsets, so only fold in frame indexes</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;    <span class="comment">// referencing SVE objects.</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;    <span class="keywordflow">if</span> (FI == 0 || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(FI) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a3c6a2a8f3cda71661a17a0df700e8f9c">TargetStackID::ScalableVector</a>) {</div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;      <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;    }</div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160; </div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;  }</div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160; </div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;  <span class="keywordflow">if</span> (MemVT == <a class="code" href="structllvm_1_1EVT.html">EVT</a>())</div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160; </div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160; </div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VScale = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;  <span class="keywordflow">if</span> (VScale.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9b2378721f79f5b72a6398dce97b3a42">ISD::VSCALE</a>)</div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160; </div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;  <a class="code" href="classllvm_1_1TypeSize.html">TypeSize</a> TS = MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;  int64_t MemWidthBytes = <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(TS.<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ac4ab9dd9440c55bee1aa4a1195cee759">getKnownMinValue</a>()) / 8;</div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;  int64_t MulImm = cast&lt;ConstantSDNode&gt;(VScale.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getSExtValue();</div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160; </div>
<div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;  <span class="keywordflow">if</span> ((MulImm % MemWidthBytes) != 0)</div>
<div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160; </div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;  int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = MulImm / MemWidthBytes;</div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;  <span class="keywordflow">if</span> (Offset &lt; Min || Offset &gt; Max)</div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160; </div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;  <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;    <span class="comment">// We can only encode VL scaled offsets, so only fold in frame indexes</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;    <span class="comment">// referencing SVE objects.</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;    <span class="keywordflow">if</span> (FI == 0 || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(FI) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a3c6a2a8f3cda71661a17a0df700e8f9c">TargetStackID::ScalableVector</a>)</div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;      <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = CurDAG-&gt;getTargetFrameIndex(FI, TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>));</div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;  }</div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160; </div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;}</div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="comment">/// Select register plus register addressing mode for SVE, with scaled</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="comment">/// offset.</span></div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSVERegRegAddrMode(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Scale,</div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160; </div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;  <span class="comment">// Process an ADD node.</span></div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160; </div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;  <span class="comment">// 8 bit data does not come with the SHL node, so it is treated</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;  <span class="comment">// separately.</span></div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;  <span class="keywordflow">if</span> (Scale == 0) {</div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;  }</div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160; </div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)) {</div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;    int64_t ImmOff = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getSExtValue();</div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 1 &lt;&lt; Scale;</div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160; </div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;    <span class="comment">// To use the reg+reg addressing mode, the immediate must be a multiple of</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;    <span class="comment">// the vector element&#39;s byte size.</span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;    <span class="keywordflow">if</span> (ImmOff % Size)</div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160; </div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = CurDAG-&gt;getTargetConstant(ImmOff &gt;&gt; Scale, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>};</div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = CurDAG-&gt;getMachineNode(AArch64::MOVi64imm, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Ops);</div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;  }</div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160; </div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;  <span class="comment">// Check if the RHS is a shift node with a constant.</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>)</div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160; </div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftRHS = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOperand(1);</div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(ShiftRHS))</div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getZExtValue() == Scale) {</div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;      <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;      <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getOperand(0);</div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;    }</div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160; </div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;}</div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160; </div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAllActivePredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> *TLI =</div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> *<span class="keyword">&gt;</span>(getTargetLowering());</div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160; </div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;  <span class="keywordflow">return</span> TLI-&gt;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">isAllActivePredicate</a>(*CurDAG, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;}</div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160; </div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectAnyPredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getValueType();</div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;  <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>;</div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;}</div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160; </div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectSMETileSlice(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> MaxSize,</div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;                                             <span class="keywordtype">unsigned</span> Scale) {</div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>) {</div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;  }</div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160; </div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;  <span class="comment">// Process an ADD node.</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(0);</div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOperand(1);</div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160; </div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)) {</div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;    int64_t ImmOff = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getSExtValue();</div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160; </div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;    <span class="keywordflow">if</span> ((ImmOff &lt; 0 || ImmOff &gt; MaxSize) || (ImmOff % Scale != 0))</div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160; </div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;    <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = CurDAG-&gt;getTargetConstant(ImmOff / Scale, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;  }</div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160; </div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">llvm::ISD::SUB</a></div><div class="ttdeci">@ SUB</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00240">ISDOpcodes.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Check_html_a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396"><div class="ttname"><a href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">llvm::Check::Size</a></div><div class="ttdeci">@ Size</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8h_source.html#l00077">FileCheck.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdeci">@ LD1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00454">AArch64ISelLowering.h:454</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00052">MachineInstrBuilder.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b">llvm::MVT::nxv4i1</a></div><div class="ttdeci">@ nxv4i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00208">MachineValueType.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdeci">@ LD2DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00461">AArch64ISelLowering.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">llvm::AArch64ISD::SVE_LD4_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD4_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00370">AArch64ISelLowering.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdeci">@ LD3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00449">AArch64ISelLowering.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a4b1f6c2a4e7b3aed4f56643d545f305b"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a4b1f6c2a4e7b3aed4f56643d545f305b">isBitfieldExtractOpFromAnd</a></div><div class="ttdeci">static bool isBitfieldExtractOpFromAnd(SelectionDAG *CurDAG, SDNode *N, unsigned &amp;Opc, SDValue &amp;Opd0, unsigned &amp;LSB, unsigned &amp;MSB, unsigned NumberOfIgnoredLowBits, bool BiggerPattern)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02274">AArch64ISelDAGToDAG.cpp:2274</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94">llvm::MVT::nxv2i1</a></div><div class="ttdeci">@ nxv2i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00207">MachineValueType.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdeci">@ VLSHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00211">AArch64ISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdeci">@ INTRINSIC_VOID</div><div class="ttdoc">OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrin...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00199">ISDOpcodes.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdeci">@ ST1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00459">AArch64ISelLowering.h:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">llvm::MVT::v4f16</a></div><div class="ttdeci">@ v4f16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00149">MachineValueType.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00074">TargetRegisterInfo.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aAArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a1ae5a309dfa6daaa91e06970ea90aee6"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a></div><div class="ttdeci">static SDValue narrowIfNeeded(SelectionDAG *CurDAG, SDValue N)</div><div class="ttdoc">Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00959">AArch64ISelDAGToDAG.cpp:959</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aaa913771ef6203d3911e1284ca0bcd5f"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aaa913771ef6203d3911e1284ca0bcd5f">isBitfieldPositioningOpFromAnd</a></div><div class="ttdeci">static bool isBitfieldPositioningOpFromAnd(SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, const uint64_t NonZeroBits, SDValue &amp;Src, int &amp;DstLSB, int &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02942">AArch64ISelDAGToDAG.cpp:2942</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a874fbbec4937797974c9d5056769421a"><div class="ttname"><a href="classllvm_1_1MVT.html#a874fbbec4937797974c9d5056769421a">llvm::MVT::getFixedSizeInBits</a></div><div class="ttdeci">uint64_t getFixedSizeInBits() const</div><div class="ttdoc">Return the size of the specified fixed width value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01140">MachineValueType.h:1140</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00986">SelectionDAGNodes.h:986</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a47f5c74e1b14ba4a61db057400644acc"><div class="ttname"><a href="classllvm_1_1Value.html#a47f5c74e1b14ba4a61db057400644acc">llvm::Value::getPointerAlignment</a></div><div class="ttdeci">Align getPointerAlignment(const DataLayout &amp;DL) const</div><div class="ttdoc">Returns an alignment of the pointer value.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00918">Value.cpp:918</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">llvm::MVT::nxv2f64</a></div><div class="ttdeci">@ nxv2f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00267">MachineValueType.h:267</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdeci">@ OR</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00667">ISDOpcodes.h:667</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">llvm::MVT::v1f64</a></div><div class="ttdeci">@ v1f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00189">MachineValueType.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">llvm::AArch64PACKey::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00790">AArch64BaseInfo.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa09bcc77f427e8a0891897bca81efba7b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa09bcc77f427e8a0891897bca81efba7b">llvm::InlineAsm::Constraint_o</a></div><div class="ttdeci">@ Constraint_o</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00260">InlineAsm.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a3a402430a1bbe70a9282dcb0e0b6a2cd"><div class="ttname"><a href="classllvm_1_1Value.html#a3a402430a1bbe70a9282dcb0e0b6a2cd">llvm::Value::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one use of this value.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00434">Value.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">llvm::AArch64_AM::LSL</a></div><div class="ttdeci">@ LSL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00035">AArch64AddressingModes.h:35</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a61378df65052d091f64f8ac2657758b7"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a61378df65052d091f64f8ac2657758b7">getMemVTFromNode</a></div><div class="ttdeci">static EVT getMemVTFromNode(LLVMContext &amp;Ctx, SDNode *Root)</div><div class="ttdoc">Return the EVT of the data associated to a memory operation in Root.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l06397">AArch64ISelDAGToDAG.cpp:6397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdeci">@ BITCAST</div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00885">ISDOpcodes.h:885</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a3d102abca1c9c95f36546dff2f39273b"><div class="ttname"><a href="structllvm_1_1EVT.html#a3d102abca1c9c95f36546dff2f39273b">llvm::EVT::getVectorElementCount</a></div><div class="ttdeci">ElementCount getVectorElementCount() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00322">ValueTypes.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html_a8913b35cb4401e4e849fa244c7c279d1"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">llvm::ConstantSDNode::getAPIntValue</a></div><div class="ttdeci">const APInt &amp; getAPIntValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01600">SelectionDAGNodes.h:1600</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdeci">@ NON_EXTLOAD</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="aclassllvm_1_1ElementCount_html"><div class="ttname"><a href="classllvm_1_1ElementCount.html">llvm::ElementCount</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00279">TypeSize.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">llvm::ISD::AssertSext</a></div><div class="ttdeci">@ AssertSext</div><div class="ttdoc">AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a7712dd4392b7eb944b709ac8442634d9"><div class="ttname"><a href="structllvm_1_1EVT.html#a7712dd4392b7eb944b709ac8442634d9">llvm::EVT::getFixedSizeInBits</a></div><div class="ttdeci">uint64_t getFixedSizeInBits() const</div><div class="ttdoc">Return the size of the specified fixed width value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00348">ValueTypes.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00159">SelectionDAGNodes.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">llvm::ISD::PRE_DEC</a></div><div class="ttdeci">@ PRE_DEC</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdeci">@ LD3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00466">AArch64ISelLowering.h:466</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a7c14a3a22d127469c3490092627c2368"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a></div><div class="ttdeci">static EVT getPackedVectorTypeFromPredicateType(LLVMContext &amp;Ctx, EVT PredVT, unsigned NumVec)</div><div class="ttdoc">When PredVT is a scalable vector predicate in the form MVT::nx&lt;M&gt;xi1, it builds the correspondent sca...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l06377">AArch64ISelDAGToDAG.cpp:6377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdeci">@ LD</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a0345fa393971bdea30c4390306bfa5d5"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">checkHighLaneIndex</a></div><div class="ttdeci">static bool checkHighLaneIndex(SDNode *DL, SDValue &amp;LaneOp, int &amp;LaneIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00827">AArch64ISelDAGToDAG.cpp:827</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64SysReg_html_ad8a1ac5376cb94ca96e5be8f18ca1000"><div class="ttname"><a href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">llvm::AArch64SysReg::lookupSysRegByName</a></div><div class="ttdeci">const SysReg * lookupSysRegByName(StringRef)</div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html_ac67bca6c764da76f5e152330d92ed916"><div class="ttname"><a href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">llvm::KnownBits::Zero</a></div><div class="ttdeci">APInt Zero</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00024">KnownBits.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdeci">@ LD1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00455">AArch64ISelLowering.h:455</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdeci">@ Lo</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00079">MipsISelLowering.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02901">SelectionDAGNodes.h:2901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdeci">@ ST3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00469">AArch64ISelLowering.h:469</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a8e67baf5aacf7f9fa94cbb5d66880700"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a8e67baf5aacf7f9fa94cbb5d66880700">getUsefulBitsFromBitfieldMoveOpd</a></div><div class="ttdeci">static void getUsefulBitsFromBitfieldMoveOpd(SDValue Op, APInt &amp;UsefulBits, uint64_t Imm, uint64_t MSB, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02673">AArch64ISelDAGToDAG.cpp:2673</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a2ed912a28808268e35bd58e8f11251aa"><div class="ttname"><a href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">llvm::APInt::zextOrTrunc</a></div><div class="ttdeci">APInt zextOrTrunc(unsigned width) const</div><div class="ttdoc">Zero extend or truncate to width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00994">APInt.cpp:994</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdeci">@ LD2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00448">AArch64ISelLowering.h:448</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aed37527b97744cc3570d09ed4d53fa51"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a></div><div class="ttdeci">static bool isIntImmediate(const SDNode *N, uint64_t &amp;Imm)</div><div class="ttdoc">isIntImmediate - This method tests to see if the node is a constant operand.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00478">AArch64ISelDAGToDAG.cpp:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a2cd3e23b97b495a98c0b723ab18e4d96"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">llvm::AArch64_AM::processLogicalImmediate</a></div><div class="ttdeci">static bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, uint64_t &amp;Encoding)</div><div class="ttdoc">processLogicalImmediate - Determine if an immediate value can be encoded as the immediate operand of ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00214">AArch64AddressingModes.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">llvm::ISD::ANY_EXTEND</a></div><div class="ttdeci">@ ANY_EXTEND</div><div class="ttdoc">ANY_EXTEND - Used for integer types. The high bits are undefined.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00766">ISDOpcodes.h:766</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a8ff39e7e0c390fbc8db3e7e10748c466"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a></div><div class="ttdeci">static SDValue getLeftShift(SelectionDAG *CurDAG, SDValue Op, int ShlAmount)</div><div class="ttdoc">Create a machine node performing a notional SHL of Op by ShlAmount.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02868">AArch64ISelDAGToDAG.cpp:2868</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">llvm::MVT::nxv2i64</a></div><div class="ttdeci">@ nxv2i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00237">MachineValueType.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02348">SelectionDAGNodes.h:2348</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdeci">@ DUP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00172">AArch64ISelLowering.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a46ceedee591f92727b85641794a96061"><div class="ttname"><a href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">llvm::APInt::getBitsSet</a></div><div class="ttdeci">static APInt getBitsSet(unsigned numBits, unsigned loBit, unsigned hiBit)</div><div class="ttdoc">Get a value with a block of bits set.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00241">APInt.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4e43e0513a033e8590ef9efc406fa3dd"><div class="ttname"><a href="namespacellvm.html#a4e43e0513a033e8590ef9efc406fa3dd">llvm::isShiftedMask_32</a></div><div class="ttdeci">constexpr bool isShiftedMask_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (32 bit ver...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00280">MathExtras.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_ae579b3dcf2613ef548aa1c6bfe50cdc9"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getExtendTypeForNode(SDValue N, bool IsLoadStore=false)</div><div class="ttdoc">getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00775">AArch64ISelDAGToDAG.cpp:775</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00468">README.txt:468</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aa2cd314fbe333e0f217764966e7db967"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a></div><div class="ttdeci">static bool isWorthFoldingSHL(SDValue V)</div><div class="ttdoc">Determine whether it is worth it to fold SHL into the addressing mode.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00619">AArch64ISelDAGToDAG.cpp:619</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdeci">@ ST1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00457">AArch64ISelLowering.h:457</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ab8967b7214f38cdea9c0158dbe2ffa31"><div class="ttname"><a href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">llvm::EVT::isScalableVector</a></div><div class="ttdeci">bool isScalableVector() const</div><div class="ttdoc">Return true if this is a vector type where the runtime length is machine dependent.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00160">ValueTypes.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01439">APInt.h:1439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdeci">@ MOVIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdeci">@ Bits</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a210ba6b43ba451b698857dd9de71bd15"><div class="ttname"><a href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements, bool IsScalable=false)</div><div class="ttdoc">Returns the EVT that represents a vector NumElements in length, where each element is of type VT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="aREADME__P9_8txt_html_ae6881514a39f1bcf75ad62e5188700a4"><div class="ttname"><a href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a></div><div class="ttdeci">So we should use XX3Form_Rcr to implement intrinsic Convert DP outs ins xscvdpsp No builtin are required Round &amp;Convert QP DP(dword[1] is set to zero) No builtin are required Round to Quad Precision because you need to assign rounding mode in instruction Provide builtin(set f128:$vT,(int_ppc_vsx_xsrqpi f128:$vB))(set f128 yields&lt; n x&lt; ty &gt; &gt;&lt; result &gt; yields&lt; ty &gt;&lt; result &gt; No builtin are required Load Store Vector</div><div class="ttdef"><b>Definition:</b> <a href="README__P9_8txt_source.html#l00497">README_P9.txt:497</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_acf9235cddac26ff3f81e8c56849bcaac"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#acf9235cddac26ff3f81e8c56849bcaac">PASS_NAME</a></div><div class="ttdeci">#define PASS_NAME</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00032">AArch64ISelDAGToDAG.cpp:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ore_html_a8f5533240c6722d987a2443cba42019d"><div class="ttname"><a href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">llvm::ore::NV</a></div><div class="ttdeci">DiagnosticInfoOptimizationBase::Argument NV</div><div class="ttdef"><b>Definition:</b> <a href="OptimizationRemarkEmitter_8h_source.html#l00136">OptimizationRemarkEmitter.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239ef"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">llvm::ARM_AM::ShiftOpc</a></div><div class="ttdeci">ShiftOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00027">ARMAddressingModes.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html_ae91378660e4c7198b4de645a1d207b91"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#ae91378660e4c7198b4de645a1d207b91">llvm::ConstantSDNode::isZero</a></div><div class="ttdeci">bool isZero() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01610">SelectionDAGNodes.h:1610</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a7b5c68c90f85baaedaa854cc5002cc"><div class="ttname"><a href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">llvm::errs</a></div><div class="ttdeci">raw_fd_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00899">raw_ostream.cpp:899</a></div></div>
<div class="ttc" id="aAMDGPURegBankSelect_8cpp_html_a14e0c000ed52e5fc187d4a885914cc1a"><div class="ttname"><a href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a></div><div class="ttdeci">amdgpu AMDGPU Register Bank Select</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankSelect_8cpp_source.html#l00045">AMDGPURegBankSelect.cpp:45</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdeci">@ v2f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00190">MachineValueType.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef">llvm::ISD::FREEZE</a></div><div class="ttdeci">@ FREEZE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00216">ISDOpcodes.h:216</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">llvm::MVT::nxv8i16</a></div><div class="ttdeci">@ nxv8i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00225">MachineValueType.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdeci">@ LD1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00456">AArch64ISelLowering.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae7774721462886f7e79d72a94a121721"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">llvm::AArch64TargetLowering::isAllActivePredicate</a></div><div class="ttdeci">bool isAllActivePredicate(SelectionDAG &amp;DAG, SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24248">AArch64ISelLowering.cpp:24248</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a7237782a64e78d98366d51252b16ca07"><div class="ttname"><a href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">llvm::APInt::countPopulation</a></div><div class="ttdeci">unsigned countPopulation() const</div><div class="ttdoc">Count the number of bits set.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01619">APInt.h:1619</a></div></div>
<div class="ttc" id="aKnownBits_8h_html"><div class="ttname"><a href="KnownBits_8h.html">KnownBits.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdeci">@ LD4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00467">AArch64ISelLowering.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdeci">@ LD3DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00462">AArch64ISelLowering.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdeci">@ Hi</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00075">MipsISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdeci">@ ADDlow</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00077">AArch64ISelLowering.h:77</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a0325404e4ca9868f3b8893516b45c3d2"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a></div><div class="ttdeci">static SDValue Widen(SelectionDAG *CurDAG, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01238">AArch64ISelDAGToDAG.cpp:1238</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a79697770e8bd51f59d3e6e32da50f1f2">llvm::MVT::nxv8bf16</a></div><div class="ttdeci">@ nxv8bf16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00256">MachineValueType.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346adcea347110fb100239d037c1347a3a7c">llvm::MVT::v4bf16</a></div><div class="ttdeci">@ v4bf16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00160">MachineValueType.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aaea11bb657e8d5f0eacfc4ddc1a1dc16"><div class="ttname"><a href="classllvm_1_1APInt.html#aaea11bb657e8d5f0eacfc4ddc1a1dc16">llvm::APInt::isShiftedMask</a></div><div class="ttdeci">bool isShiftedMask() const</div><div class="ttdoc">Return true if this APInt value contains a non-empty sequence of ones with the remainder zero.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00498">APInt.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdeci">@ i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00644">SelectionDAGNodes.h:644</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdeci">@ v8f16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00150">MachineValueType.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00263">InlineAsm.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4f42ed6fd2569fa43f03814a17f9d94a"><div class="ttname"><a href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a></div><div class="ttdeci">unsigned Log2_64(uint64_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00388">MathExtras.h:388</a></div></div>
<div class="ttc" id="aGlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="aAArch64TargetMachine_8h_html"><div class="ttname"><a href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::RecurKind::And</a></div><div class="ttdeci">@ And</div><div class="ttdoc">Bitwise or logical AND of integers.</div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01141">SelectionDAGNodes.h:1141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdeci">@ ST4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00470">AArch64ISelLowering.h:470</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a18f51ef21d273b6674761593a311b6f4"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a18f51ef21d273b6674761593a311b6f4">isBitfieldDstMask</a></div><div class="ttdeci">static bool isBitfieldDstMask(uint64_t DstMask, const APInt &amp;BitsToBeInserted, unsigned NumberOfIgnoredHighBits, EVT VT)</div><div class="ttdoc">Does DstMask form a complementary pair with the mask provided by BitsToBeInserted,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02634">AArch64ISelDAGToDAG.cpp:2634</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_af338e23a90c301183968435e80cd6a27"><div class="ttname"><a href="classllvm_1_1APInt.html#af338e23a90c301183968435e80cd6a27">llvm::APInt::lshrInPlace</a></div><div class="ttdeci">void lshrInPlace(unsigned ShiftAmt)</div><div class="ttdoc">Logical right-shift this APInt by ShiftAmt in place.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00846">APInt.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdeci">@ Constant</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00076">ISDOpcodes.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">llvm::ISD::ZERO_EXTEND</a></div><div class="ttdeci">@ ZERO_EXTEND</div><div class="ttdoc">ZERO_EXTEND - Used for integer types, zeroing the new bits.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00763">ISDOpcodes.h:763</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a53571dac5a290c5dd35e39486fe7e0ff"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a></div><div class="ttdeci">static bool isBitfieldExtractOp(SelectionDAG *CurDAG, SDNode *N, unsigned &amp;Opc, SDValue &amp;Opd0, unsigned &amp;Immr, unsigned &amp;Imms, unsigned NumberOfIgnoredLowBits=0, bool BiggerPattern=false)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02561">AArch64ISelDAGToDAG.cpp:2561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">llvm::AArch64ISD::LD1_MERGE_ZERO</a></div><div class="ttdeci">@ LD1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00358">AArch64ISelLowering.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">llvm::AArch64ISD::MRS</a></div><div class="ttdeci">@ MRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00305">AArch64ISelLowering.h:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a262431cccd14e6063eacc180130a5882"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">llvm::AArch64_AM::isLogicalImmediate</a></div><div class="ttdeci">static bool isLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">isLogicalImmediate - Return true if the immediate is valid for a logical immediate instruction of the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00276">AArch64AddressingModes.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aa2ebfcf378eb3c7d2ad24c4269b3d42a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">llvm::AArch64Subtarget::isLittleEndian</a></div><div class="ttdeci">bool isLittleEndian() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00259">AArch64Subtarget.h:259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">llvm::ISD::SIGN_EXTEND_INREG</a></div><div class="ttdeci">@ SIGN_EXTEND_INREG</div><div class="ttdoc">SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00781">ISDOpcodes.h:781</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aIntrinsics_8h_html"><div class="ttname"><a href="Intrinsics_8h.html">Intrinsics.h</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00058">MachineValueType.h:58</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_afa40b0ea2c1858e1e297227cc17d77db"><div class="ttname"><a href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">llvm::EVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00180">ValueTypes.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_html_a582e08755c7a8d1b0bf6c5dcb765aaa8"><div class="ttname"><a href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">llvm::isShiftedMask_64</a></div><div class="ttdeci">constexpr bool isShiftedMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (64 bit ver...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00286">MathExtras.h:286</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ae245d70802e4ebe1cae2b6122c62a22a"><div class="ttname"><a href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdoc">Given a vector type, return the number of elements it contains.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00308">ValueTypes.h:308</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a3217063f680fa8e35dea3c59b6e52b18"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a></div><div class="ttdeci">Clang compiles this i1 i64 store i64 i64 store i64 i64 store i64 i64 store i64 align Which gets codegen d xmm0 movaps rbp movaps rbp movaps rbp movaps rbp rbp rbp rbp rbp It would be better to have movq s of instead of the movaps s LLVM produces ret int</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00536">README.txt:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_af807c9595d50b45c0008924c4679c85c"><div class="ttname"><a href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a></div><div class="ttdeci">#define INITIALIZE_PASS(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00038">PassSupport.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_aae138473fc11097221f02e42677663dc"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a></div><div class="ttdeci">static SDValue WidenVector(SDValue V64Reg, SelectionDAG &amp;DAG)</div><div class="ttdoc">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 regis...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10302">AArch64ISelLowering.cpp:10302</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">llvm::ISD::TRUNCATE</a></div><div class="ttdeci">@ TRUNCATE</div><div class="ttdoc">TRUNCATE - Completely drop the high bits.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00769">ISDOpcodes.h:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00341">MachineValueType.h:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdeci">@ SRA</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a53adf3d5008faf404e74b27ba7fb74dc"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a></div><div class="ttdeci">static bool isShiftedMask(uint64_t Mask, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03096">AArch64ISelDAGToDAG.cpp:3096</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_ace508ef3a3a65e611838989c4193e54e"><div class="ttname"><a href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">llvm::SDNode::uses</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; uses()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00806">SelectionDAGNodes.h:806</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_aafa6584a25c261a3300bcadca8073518"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a></div><div class="ttdeci">static Register createDTuple(ArrayRef&lt; Register &gt; Regs, MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a tuple of D-registers using the registers in Regs.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00660">AArch64InstructionSelector.cpp:660</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">llvm::AArch64_AM::SXTB</a></div><div class="ttdeci">@ SXTB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00046">AArch64AddressingModes.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">llvm::AArch64_AM::LSR</a></div><div class="ttdeci">@ LSR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00036">AArch64AddressingModes.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">llvm::AArch64ISD::ST1_PRED</a></div><div class="ttdeci">@ ST1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00414">AArch64ISelLowering.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_aeae88f12b667477f90db9b726556b337"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">llvm::AArch64_AM::getShifterImm</a></div><div class="ttdeci">static unsigned getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned Imm)</div><div class="ttdoc">getShifterImm - Encode the shift type and amount: imm: 6-bit shift amount shifter: 000 ==&gt; lsl 001 ==...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00099">AArch64AddressingModes.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">llvm::AArch64_AM::SXTH</a></div><div class="ttdeci">@ SXTH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00047">AArch64AddressingModes.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetMachine_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetMachine.html">llvm::AArch64TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetMachine_8h_source.html#l00024">AArch64TargetMachine.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdeci">@ DUPLANE16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">llvm::AArch64ISD::MRRS</a></div><div class="ttdeci">@ MRRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00439">AArch64ISelLowering.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1APSInt_html"><div class="ttname"><a href="classllvm_1_1APSInt.html">llvm::APSInt</a></div><div class="ttdoc">An arbitrary precision integer that knows its signedness.</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00023">APSInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01494">APInt.h:1494</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad718aae0ce2a188fa35cb2781024ffc0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">llvm::MachineFrameInfo::getStackID</a></div><div class="ttdeci">uint8_t getStackID(int ObjectIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00731">MachineFrameInfo.h:731</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0">SelectTypeKind::AnyType</a></div><div class="ttdeci">@ AnyType</div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">llvm::ISD::ATOMIC_STORE</a></div><div class="ttdeci">@ ATOMIC_STORE</div><div class="ttdoc">OUTCHAIN = ATOMIC_STORE(INCHAIN, ptr, val) This corresponds to &quot;store atomic&quot; instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01165">ISDOpcodes.h:1165</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">llvm::MVT::nxv4f32</a></div><div class="ttdeci">@ nxv4f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00262">MachineValueType.h:262</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::ThreadPriority::Low</a></div><div class="ttdeci">@ Low</div><div class="ttdoc">Lower the current thread's priority such that it does not affect foreground tasks significantly.</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a22f623563f43de6d1aabcdfa9d341031"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">llvm::AArch64_AM::getShiftValue</a></div><div class="ttdeci">static unsigned getShiftValue(unsigned Imm)</div><div class="ttdoc">getShiftValue - Extract the shift value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00086">AArch64AddressingModes.h:86</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a750e795af7ca75cfebb03e563cbaddc5"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a750e795af7ca75cfebb03e563cbaddc5">SelectOpcodeFromVT</a></div><div class="ttdeci">static unsigned SelectOpcodeFromVT(EVT VT, ArrayRef&lt; unsigned &gt; Opcodes)</div><div class="ttdoc">This function selects an opcode from a list of opcodes, which is expected to be the opcode for { 8-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01734">AArch64ISelDAGToDAG.cpp:1734</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8005dc9efe12e770682b4b5200dad30b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8005dc9efe12e770682b4b5200dad30b">llvm::ISD::AssertAlign</a></div><div class="ttdeci">@ AssertAlign</div><div class="ttdoc">AssertAlign - These nodes record if a register contains a value that has a known alignment and the tr...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00068">ISDOpcodes.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_html_a48090b0422172a5640f3608f3573a1f0"><div class="ttname"><a href="namespacellvm.html#a48090b0422172a5640f3608f3573a1f0">llvm::createAArch64ISelDag</a></div><div class="ttdeci">FunctionPass * createAArch64ISelDag(AArch64TargetMachine &amp;TM, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createAArch64ISelDag - This pass converts a legalized DAG into a AArch64-specific DAG,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l06365">AArch64ISelDAGToDAG.cpp:6365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdeci">@ AND</div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00666">ISDOpcodes.h:666</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_af20b4c8887374431df7cafec53a124bb"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#af20b4c8887374431df7cafec53a124bb">isWorthFoldingIntoOrrWithShift</a></div><div class="ttdeci">static bool isWorthFoldingIntoOrrWithShift(SDValue Dst, SelectionDAG *CurDAG, SDValue &amp;ShiftedOperand, uint64_t &amp;EncodedShiftImm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03193">AArch64ISelDAGToDAG.cpp:3193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">llvm::ISD::SPLAT_VECTOR</a></div><div class="ttdeci">@ SPLAT_VECTOR</div><div class="ttdoc">SPLAT_VECTOR(VAL) - Returns a vector with the scalar value VAL duplicated in all lanes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00613">ISDOpcodes.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html_a0622a72b15dee45d1694b152ccb7f15b"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">llvm::GlobalAddressSDNode::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01775">SelectionDAGNodes.h:1775</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a9a99431f0828d0222c617eb876bc5d34"><div class="ttname"><a href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">llvm::APInt::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros() const</div><div class="ttdoc">Count the number of trailing zero bits.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01591">APInt.h:1591</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_af01e8bd1c1aba89ed27081450bb0d9e8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a></div><div class="ttdeci">static Register createQTuple(ArrayRef&lt; Register &gt; Regs, MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a tuple of Q-registers using the registers in Regs.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00669">AArch64InstructionSelector.cpp:669</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">llvm::MVT::v1i64</a></div><div class="ttdeci">@ v1i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00130">MachineValueType.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_ac969b6c833cfa44c1b4fcd5790268340"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">llvm::SDValue::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdeci">@ CopyFromReg</div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00208">ISDOpcodes.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdeci">@ v4i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00100">MachineValueType.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">llvm::AArch64_AM::ROR</a></div><div class="ttdeci">@ ROR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00038">AArch64AddressingModes.h:38</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_ab355b8de097910b27f8a8527f9d2e512"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#ab355b8de097910b27f8a8527f9d2e512">getUsefulBitsForUse</a></div><div class="ttdeci">static void getUsefulBitsForUse(SDNode *UserNode, APInt &amp;UsefulBits, SDValue Orig, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02793">AArch64ISelDAGToDAG.cpp:2793</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a4e60e0c351f13aade28b451480c44e5aa8b0f368e62695dc13b998050ea15a2c5"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a4e60e0c351f13aade28b451480c44e5aa8b0f368e62695dc13b998050ea15a2c5">llvm::codeview::ClassOptions::Intrinsic</a></div><div class="ttdeci">@ Intrinsic</div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a637b69dea56f804278aa50e975337e01"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a637b69dea56f804278aa50e975337e01">Int</a></div><div class="ttdeci">@ Int</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00050">TargetLibraryInfo.cpp:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">llvm::AArch64_AM::InvalidShiftExtend</a></div><div class="ttdeci">@ InvalidShiftExtend</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00034">AArch64AddressingModes.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a77ca8d0181a9b695e5eee5cffe9043ef"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">llvm::TargetRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const</div><div class="ttdoc">Returns a TargetRegisterClass used for pointer values.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00798">TargetRegisterInfo.h:798</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">llvm::AArch64_AM::SXTW</a></div><div class="ttdeci">@ SXTW</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00048">AArch64AddressingModes.h:48</a></div></div>
<div class="ttc" id="aAArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aaf4b732e582e80caaceee1ed402180b8"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aaf4b732e582e80caaceee1ed402180b8">isBitfieldExtractOpFromShr</a></div><div class="ttdeci">static bool isBitfieldExtractOpFromShr(SDNode *N, unsigned &amp;Opc, SDValue &amp;Opd0, unsigned &amp;Immr, unsigned &amp;Imms, bool BiggerPattern)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02441">AArch64ISelDAGToDAG.cpp:2441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a1affd6d7e8a280fa6a0b642a6e0734b8"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">llvm::AArch64_AM::decodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t decodeLogicalImmediate(uint64_t val, unsigned regSize)</div><div class="ttdoc">decodeLogicalImmediate - Decode a logical immediate value in the form &quot;N:immr:imms&quot; (where the immr a...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00294">AArch64AddressingModes.h:294</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a380449a9ad9e4e2d3b6b3fdfa75a64d9"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a380449a9ad9e4e2d3b6b3fdfa75a64d9">tryBitfieldInsertOpFromOrAndImm</a></div><div class="ttdeci">static bool tryBitfieldInsertOpFromOrAndImm(SDNode *N, SelectionDAG *CurDAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03105">AArch64ISelDAGToDAG.cpp:3105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">llvm::MVT::nxv16i8</a></div><div class="ttdeci">@ nxv16i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00218">MachineValueType.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e">llvm::ISD::WRITE_REGISTER</a></div><div class="ttdeci">@ WRITE_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00119">ISDOpcodes.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_html_acfd2e840c7c480f45753b81b504ff587"><div class="ttname"><a href="namespacellvm.html#acfd2e840c7c480f45753b81b504ff587">llvm::isNullFPConstant</a></div><div class="ttdeci">bool isNullFPConstant(SDValue V)</div><div class="ttdoc">Returns true if V is an FP constant with a value of positive zero.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l10922">SelectionDAG.cpp:10922</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdeci">@ ST3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00452">AArch64ISelLowering.h:452</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1f4429b3a6cbf22cea042b77cf055f40"><div class="ttname"><a href="namespacellvm.html#a1f4429b3a6cbf22cea042b77cf055f40">llvm::peekThroughBitcasts</a></div><div class="ttdeci">SDValue peekThroughBitcasts(SDValue V)</div><div class="ttdoc">Return the non-bitcasted source operand of V if it exists.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l11003">SelectionDAG.cpp:11003</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdeci">@ Ext</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdeci">@ v16i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00089">MachineValueType.h:89</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1">SelectTypeKind::Int1</a></div><div class="ttdeci">@ Int1</div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00340">ValueTypes.h:340</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdeci">@ v2i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00131">MachineValueType.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_a4d5e16cbde22f5e6f007940d57a428fd"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4d5e16cbde22f5e6f007940d57a428fd">llvm::SelectionDAG::MaxRecursionDepth</a></div><div class="ttdeci">static constexpr unsigned MaxRecursionDepth</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00444">SelectionDAG.h:444</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01635">SelectionDAGNodes.h:1635</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aab727392cab1f48b15483374f8251375"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">llvm::AArch64::SVEBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned SVEBitsPerBlock</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00835">AArch64BaseInfo.h:835</a></div></div>
<div class="ttc" id="aAArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdeci">@ LOAD</div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00965">ISDOpcodes.h:965</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">llvm::ISD::AssertZext</a></div><div class="ttdeci">@ AssertZext</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aafaaafa83aac0fe8abe7498d59ceae37"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aafaaafa83aac0fe8abe7498d59ceae37">tryOrrWithShift</a></div><div class="ttdeci">static bool tryOrrWithShift(SDNode *N, SDValue OrOpd0, SDValue OrOpd1, SDValue Src, SDValue Dst, SelectionDAG *CurDAG, const bool BiggerPattern)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03268">AArch64ISelDAGToDAG.cpp:3268</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_abee9b0fedb5e81ec5797e0abb2c55386"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#abee9b0fedb5e81ec5797e0abb2c55386">getUsefulBitsFromUBFM</a></div><div class="ttdeci">static void getUsefulBitsFromUBFM(SDValue Op, APInt &amp;UsefulBits, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02700">AArch64ISelDAGToDAG.cpp:2700</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00921">SelectionDAGNodes.h:921</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00039">AArch64MachineFunctionInfo.h:39</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_acca3317ec9abd9a2b3da9870ca65c9c5"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#acca3317ec9abd9a2b3da9870ca65c9c5">getUsefulBitsFromAndWithImmediate</a></div><div class="ttdeci">static void getUsefulBitsFromAndWithImmediate(SDValue Op, APInt &amp;UsefulBits, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02664">AArch64ISelDAGToDAG.cpp:2664</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP</div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For double-word atomic operations: ValLo,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01172">ISDOpcodes.h:1172</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a3c6a2a8f3cda71661a17a0df700e8f9c"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a3c6a2a8f3cda71661a17a0df700e8f9c">llvm::TargetStackID::ScalableVector</a></div><div class="ttdeci">@ ScalableVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00030">TargetFrameLowering.h:30</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a53fb11c0140efce7e25ca9ff5ccbac96"><div class="ttname"><a href="structllvm_1_1EVT.html#a53fb11c0140efce7e25ca9ff5ccbac96">llvm::EVT::getVectorMinNumElements</a></div><div class="ttdeci">unsigned getVectorMinNumElements() const</div><div class="ttdoc">Given a vector type, return the minimum number of elements it contains.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00331">ValueTypes.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html_a28a0dd6ccd1cfe2a3d171685b02adab2"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">llvm::GlobalAddressSDNode::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01776">SelectionDAGNodes.h:1776</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdeci">@ v4f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00170">MachineValueType.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64SysReg_html_aa3c0c0cf3eb5c07094ada472569bc196"><div class="ttname"><a href="namespacellvm_1_1AArch64SysReg.html#aa3c0c0cf3eb5c07094ada472569bc196">llvm::AArch64SysReg::parseGenericRegister</a></div><div class="ttdeci">uint32_t parseGenericRegister(StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l00149">AArch64BaseInfo.cpp:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a64932427432abeb61241e98bea167580"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00179">SelectionDAGNodes.h:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00046">MachineValueType.h:46</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a752372e170e4e7c595bf8810bb52adf2"><div class="ttname"><a href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">llvm::EVT::getIntegerVT</a></div><div class="ttdeci">static EVT getIntegerVT(LLVMContext &amp;Context, unsigned BitWidth)</div><div class="ttdoc">Returns the EVT that represents an integer with the given number of bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00064">ValueTypes.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00853">BitVector.h:853</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01601">SelectionDAGNodes.h:1601</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">llvm::MVT::nxv4i32</a></div><div class="ttdeci">@ nxv4i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00231">MachineValueType.h:231</a></div></div>
<div class="ttc" id="aAPSInt_8h_html"><div class="ttname"><a href="APSInt_8h.html">APSInt.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_a1c04c72abd24de2572a03ef686a36dd6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, const SDLoc &amp;dl, EVT VT)</div><div class="ttdoc">These are used for target selectors to create a new node with specified return type(s),...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09946">SelectionDAG.cpp:9946</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_a1eba17da85627807b4dab5ddc14d2c8e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1eba17da85627807b4dab5ddc14d2c8e">llvm::SelectionDAG::SelectNodeTo</a></div><div class="ttdeci">SDNode * SelectNodeTo(SDNode *N, unsigned MachineOpc, EVT VT)</div><div class="ttdoc">These are used for target selectors to mutate the specified node to have the specified return type,...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09738">SelectionDAG.cpp:9738</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aa26382591715c45666c3c6336755d529"><div class="ttname"><a href="classllvm_1_1APInt.html#aa26382591715c45666c3c6336755d529">llvm::APInt::flipAllBits</a></div><div class="ttdeci">void flipAllBits()</div><div class="ttdoc">Toggle every bit to its opposite value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01405">APInt.h:1405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00360">AArch64ISelLowering.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00699">SelectionDAGNodes.h:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af7a4dbf268d0d86e8ed0451407c6f5eb"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af7a4dbf268d0d86e8ed0451407c6f5eb">llvm::MVT::bf16</a></div><div class="ttdeci">@ bf16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00055">MachineValueType.h:55</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a371ed2aa38ea07b42bb79e4414f78f39"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a></div><div class="ttdeci">static bool isOpcWithIntImmediate(const SDNode *N, unsigned Opc, uint64_t &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00495">AArch64ISelDAGToDAG.cpp:495</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a701a4a459b4a06759797ccf08030067c"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a701a4a459b4a06759797ccf08030067c">isSeveralBitsExtractOpFromShr</a></div><div class="ttdeci">static bool isSeveralBitsExtractOpFromShr(SDNode *N, unsigned &amp;Opc, SDValue &amp;Opd0, unsigned &amp;LSB, unsigned &amp;MSB)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02401">AArch64ISelDAGToDAG.cpp:2401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9b2378721f79f5b72a6398dce97b3a42"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9b2378721f79f5b72a6398dce97b3a42">llvm::ISD::VSCALE</a></div><div class="ttdeci">@ VSCALE</div><div class="ttdoc">VSCALE(IMM) - Returns the runtime scaling factor used to calculate the number of elements within a sc...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01253">ISDOpcodes.h:1253</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00031">AArch64ISelDAGToDAG.cpp:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdeci">@ LD1LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00464">AArch64ISelLowering.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_abf8d0055af4879a302268d3f834b2be5"><div class="ttname"><a href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">llvm::MVT::getVectorVT</a></div><div class="ttdeci">static MVT getVectorVT(MVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01269">MachineValueType.h:1269</a></div></div>
<div class="ttc" id="aSelectionDAGISel_8h_html"><div class="ttname"><a href="SelectionDAGISel_8h.html">SelectionDAGISel.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00361">AArch64ISelLowering.h:361</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_acb09f4729b96af486916310eaf0e16f3"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#acb09f4729b96af486916310eaf0e16f3">tryBitfieldInsertOpFromOr</a></div><div class="ttdeci">static bool tryBitfieldInsertOpFromOr(SDNode *N, const APInt &amp;UsefulBits, SelectionDAG *CurDAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03368">AArch64ISelDAGToDAG.cpp:3368</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdeci">@ LD4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00450">AArch64ISelLowering.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">llvm::ISD::PRE_INC</a></div><div class="ttdeci">@ PRE_INC</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01887">SelectionDAGNodes.h:1887</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_ad39f77bca09ecfaf5b7a80933369163a"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a></div><div class="ttdeci">static void getUsefulBits(SDValue Op, APInt &amp;UsefulBits, unsigned Depth=0)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02841">AArch64ISelDAGToDAG.cpp:2841</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_afb4ddb6d00544eeae0183965239d9b65"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#afb4ddb6d00544eeae0183965239d9b65">isBitfieldPositioningOpFromShl</a></div><div class="ttdeci">static bool isBitfieldPositioningOpFromShl(SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, const uint64_t NonZeroBits, SDValue &amp;Src, int &amp;DstLSB, int &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03064">AArch64ISelDAGToDAG.cpp:3064</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_ac4ab9dd9440c55bee1aa4a1195cee759"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ac4ab9dd9440c55bee1aa4a1195cee759">llvm::details::FixedOrScalableQuantity::getKnownMinValue</a></div><div class="ttdeci">constexpr ScalarTy getKnownMinValue() const</div><div class="ttdoc">Returns the minimum value this quantity can represent.</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00163">TypeSize.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a9696bc411b0a7022c2cc78bff5173cefa87ba2ecc8b6915e8bd6f5089918229fd"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa87ba2ecc8b6915e8bd6f5089918229fd">llvm::logicalview::LVAttributeKind::Range</a></div><div class="ttdeci">@ Range</div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdeci">@ v2i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00110">MachineValueType.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_af08c66bed13b63f7b506b1aa9c3433af"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af08c66bed13b63f7b506b1aa9c3433af">llvm::SelectionDAG::getTargetInsertSubreg</a></div><div class="ttdeci">SDValue getTargetInsertSubreg(int SRIdx, const SDLoc &amp;DL, EVT VT, SDValue Operand, SDValue Subreg)</div><div class="ttdoc">A convenience function for creating TargetInstrInfo::INSERT_SUBREG nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l10074">SelectionDAG.cpp:10074</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a547a88964f1673c84410baa7a2a83f4d"><div class="ttname"><a href="structllvm_1_1EVT.html#a547a88964f1673c84410baa7a2a83f4d">llvm::EVT::getScalarSizeInBits</a></div><div class="ttdeci">uint64_t getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00352">ValueTypes.h:352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a9696bc411b0a7022c2cc78bff5173cefad7ed4ee1df437474d005188535f74875"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefad7ed4ee1df437474d005188535f74875">llvm::logicalview::LVAttributeKind::Zero</a></div><div class="ttdeci">@ Zero</div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantPoolSDNode_html_a87cc7eb884f33ef16f660f11c2c04b2e"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html#a87cc7eb884f33ef16f660f11c2c04b2e">llvm::ConstantPoolSDNode::getConstVal</a></div><div class="ttdeci">const Constant * getConstVal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01922">SelectionDAGNodes.h:1922</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a615619b0b2879029152b9a20e96624bc"><div class="ttname"><a href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">llvm::transform</a></div><div class="ttdeci">OutputIt transform(R &amp;&amp;Range, OutputIt d_first, UnaryFunction F)</div><div class="ttdoc">Wrapper function around std::transform to apply a function to a range and store the result elsewhere.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01910">STLExtras.h:1910</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdeci">@ v2f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00168">MachineValueType.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a03c2e7e41ffc181a4e84080b4710e81e">llvm::ms_demangle::IntrinsicFunctionKind::New</a></div><div class="ttdeci">@ New</div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdeci">@ MOVI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00180">AArch64ISelLowering.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdeci">@ ADR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00076">AArch64ISelLowering.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01149">SelectionDAGNodes.h:1149</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html_a75d113cb1b8cc3c14b601d928dccee40"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">llvm::ConstantSDNode::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01602">SelectionDAGNodes.h:1602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">llvm::ISD::UNDEF</a></div><div class="ttdeci">@ UNDEF</div><div class="ttdoc">UNDEF - An undefined node.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00211">ISDOpcodes.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a342c0d4e8e59b30daefe9a05bc2098bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one node using value ResNo of Node.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01185">SelectionDAGNodes.h:1185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdeci">@ LD1DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00460">AArch64ISelLowering.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdeci">@ v4i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00112">MachineValueType.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">llvm::AArch64ISD::SVE_LD2_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD2_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00368">AArch64ISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdeci">@ SEXTLOAD</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdeci">@ INTRINSIC_WO_CHAIN</div><div class="ttdoc">RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic fun...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00184">ISDOpcodes.h:184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a35905b769bf1afa2cc7e2a223191e57e"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a35905b769bf1afa2cc7e2a223191e57e">llvm::AArch64_AM::getArithExtendImm</a></div><div class="ttdeci">static unsigned getArithExtendImm(AArch64_AM::ShiftExtendType ET, unsigned Imm)</div><div class="ttdoc">getArithExtendImm - Encode the extend type and shift amount for an arithmetic instruction: imm: 3-bit...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00171">AArch64AddressingModes.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdeci">@ ANDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00158">AArch64ISelLowering.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">llvm::ISD::INSERT_SUBVECTOR</a></div><div class="ttdeci">@ INSERT_SUBVECTOR</div><div class="ttdoc">INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00558">ISDOpcodes.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf">llvm::ISD::READ_REGISTER</a></div><div class="ttdeci">@ READ_REGISTER</div><div class="ttdoc">READ_REGISTER, WRITE_REGISTER - This node represents llvm.register on the DAG, which implements the n...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00118">ISDOpcodes.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZII_html_aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#aa317b5cb849b283c734d16de54db29b9a85ee30c33ec729f12da52e3accbf7078">llvm::SystemZII::Is128Bit</a></div><div class="ttdeci">@ Is128Bit</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00040">SystemZInstrInfo.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">llvm::AArch64_AM::ASR</a></div><div class="ttdeci">@ ASR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00037">AArch64AddressingModes.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b">llvm::MVT::nxv16i1</a></div><div class="ttdeci">@ nxv16i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00210">MachineValueType.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">llvm::tgtok::IntVal</a></div><div class="ttdeci">@ IntVal</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00065">TGLexer.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa546ba373ade8189a8169fa10451fada">llvm::MVT::v8bf16</a></div><div class="ttdeci">@ v8bf16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00161">MachineValueType.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aa074b9f5a1efaa0fd8aa4522593f299a"><div class="ttname"><a href="classllvm_1_1APInt.html#aa074b9f5a1efaa0fd8aa4522593f299a">llvm::APInt::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros() const</div><div class="ttdoc">The APInt version of the countLeadingZeros functions in MathExtras.h.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01552">APInt.h:1552</a></div></div>
<div class="ttc" id="astructllvm_1_1APFloatBase_html_a482d9cf95b588eb05cefeaa5c05be9a3"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a482d9cf95b588eb05cefeaa5c05be9a3">llvm::APFloatBase::rmTowardZero</a></div><div class="ttdeci">static constexpr roundingMode rmTowardZero</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00221">APFloat.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">llvm::AArch64_AM::ShiftExtendType</a></div><div class="ttdeci">ShiftExtendType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00033">AArch64AddressingModes.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">llvm::AArch64_AM::UXTX</a></div><div class="ttdeci">@ UXTX</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00044">AArch64AddressingModes.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">llvm::AArch64ISD::MSRR</a></div><div class="ttdeci">@ MSRR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00441">AArch64ISelLowering.h:441</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2db2cea3a0eb5d8ddb8a14e64eb86a0b"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">isBitfieldPositioningOp</a></div><div class="ttdeci">static bool isBitfieldPositioningOp(SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, SDValue &amp;Src, int &amp;DstLSB, int &amp;Width)</div><div class="ttdoc">Does this tree qualify as an attempt to move a bitfield into position, essentially &quot;(and (shl VAL,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02912">AArch64ISelDAGToDAG.cpp:2912</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_acf82847f1e6fae251ba4183cffd4a3d5"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">llvm::SelectionDAG::computeKnownBits</a></div><div class="ttdeci">KnownBits computeKnownBits(SDValue Op, unsigned Depth=0) const</div><div class="ttdoc">Determine which bits of Op are known to be either zero or one and return them in Known.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02958">SelectionDAG.cpp:2958</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a317c64fd4cfebc88e79387b3821a629d"><div class="ttname"><a href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">llvm::APInt::trunc</a></div><div class="ttdeci">APInt trunc(unsigned width) const</div><div class="ttdoc">Truncate to new width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00898">APInt.cpp:898</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdeci">@ EXTRACT_SUBVECTOR</div><div class="ttdoc">EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00572">ISDOpcodes.h:572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdeci">@ BFM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00442">AMDGPUISelLowering.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a86775f3d85d98a31b2751e1eb348ea"><div class="ttname"><a href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">llvm::isNullConstant</a></div><div class="ttdeci">bool isNullConstant(SDValue V)</div><div class="ttdoc">Returns true if V is a constant integer zero.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l10917">SelectionDAG.cpp:10917</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a8e2f5645552aa4df45a3046ed8a660ae"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a></div><div class="ttdeci">static bool isPreferredADD(int64_t ImmOff)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01359">AArch64ISelDAGToDAG.cpp:1359</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_aab36927882fbfdcbb860d87fd9c30da8"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">llvm::ArrayRef::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00151">ArrayRef.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdeci">@ v8i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00101">MachineValueType.h:101</a></div></div>
<div class="ttc" id="aISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00314">TypeSize.h:314</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a></div><div class="ttdeci">SelectTypeKind</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01723">AArch64ISelDAGToDAG.cpp:1723</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_a9bc12259f8156d068dfb2e91f04f6a06"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">llvm::SelectionDAG::getTargetExtractSubreg</a></div><div class="ttdeci">SDValue getTargetExtractSubreg(int SRIdx, const SDLoc &amp;DL, EVT VT, SDValue Operand)</div><div class="ttdoc">A convenience function for creating TargetInstrInfo::EXTRACT_SUBREG nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l10064">SelectionDAG.cpp:10064</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00147">BitmaskEnum.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a6cce87f0c847986049b5f7194f87416c"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a6cce87f0c847986049b5f7194f87416c">isWorthFoldingADDlow</a></div><div class="ttdeci">static bool isWorthFoldingADDlow(SDValue N)</div><div class="ttdoc">If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD i...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01070">AArch64ISelDAGToDAG.cpp:1070</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa63f9eb7f82b63667dcebcc51b1dea178"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa63f9eb7f82b63667dcebcc51b1dea178">llvm::InlineAsm::Constraint_m</a></div><div class="ttdeci">@ Constraint_m</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00259">InlineAsm.h:259</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a268f5c3898f22f719eb346a6a9bc35ae"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a268f5c3898f22f719eb346a6a9bc35ae">isSeveralBitsPositioningOpFromShl</a></div><div class="ttdeci">static bool isSeveralBitsPositioningOpFromShl(const uint64_t ShlImm, SDValue Op, SDValue &amp;Src, int &amp;DstLSB, int &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03032">AArch64ISelDAGToDAG.cpp:3032</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">llvm::AArch64ISD::SVE_LD3_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD3_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00369">AArch64ISelLowering.h:369</a></div></div>
<div class="ttc" id="anamespacellvm_html_a239abca11deebf2731206dd41cf43c0e"><div class="ttname"><a href="namespacellvm.html#a239abca11deebf2731206dd41cf43c0e">llvm::countr_one</a></div><div class="ttdeci">int countr_one(T Value)</div><div class="ttdoc">Count the number of ones from the least significant bit to the first zero bit.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00271">bit.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_adff7aee2baba9b9691304bee7e76f574"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">llvm::AArch64_AM::getShiftType</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftType(unsigned Imm)</div><div class="ttdoc">getShiftType - Extract the shift type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00074">AArch64AddressingModes.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">llvm::AArch64_AM::UXTW</a></div><div class="ttdeci">@ UXTW</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00043">AArch64AddressingModes.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdeci">@ STORE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00966">ISDOpcodes.h:966</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdeci">@ ADD</div><div class="ttdoc">Simple integer binary arithmetic operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00239">ISDOpcodes.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00704">SelectionDAGNodes.h:704</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">llvm::MVT::nxv8f16</a></div><div class="ttdeci">@ nxv8f16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00249">MachineValueType.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_abc4c6365ade17ad4443ad0e381e7479d"><div class="ttname"><a href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const</div><div class="ttdoc">Given a vector type, return the type of each element.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00300">ValueTypes.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">llvm::ISD::FP_EXTEND</a></div><div class="ttdeci">@ FP_EXTEND</div><div class="ttdoc">X = FP_EXTEND(Y) - Extend a smaller FP type into a larger FP type.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00870">ISDOpcodes.h:870</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57d2f9ee99e9e68cff564d0d579c8163"><div class="ttname"><a href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a></div><div class="ttdeci">int countr_zero(T Val)</div><div class="ttdoc">Count number of 0's from the least significant bit to the most stopping at the first 1.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00179">bit.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdeci">@ SHL</div><div class="ttdoc">Shift and rotation operations.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00691">ISDOpcodes.h:691</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdoc">SelectionDAGISel - This is the common base class used for SelectionDAG-based pattern-matching instruc...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00041">SelectionDAGISel.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775">llvm::MVT::nxv8i1</a></div><div class="ttdeci">@ nxv8i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00209">MachineValueType.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdeci">@ MUL</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00241">ISDOpcodes.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdeci">@ f16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00056">MachineValueType.h:56</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdeci">@ SRL</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00693">ISDOpcodes.h:693</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdeci">@ ST2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00468">AArch64ISelLowering.h:468</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">SelectTypeKind::FP</a></div><div class="ttdeci">@ FP</div></div>
<div class="ttc" id="anamespacellvm_html_a230fb4d924829b7649a5fb112dcbe9f8"><div class="ttname"><a href="namespacellvm.html#a230fb4d924829b7649a5fb112dcbe9f8">llvm::isStrongerThanMonotonic</a></div><div class="ttdeci">bool isStrongerThanMonotonic(AtomicOrdering AO)</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00124">AtomicOrdering.h:124</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a04d8bec5e4e1e6af669b1a018363b8b4"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a04d8bec5e4e1e6af669b1a018363b8b4">isBitfieldExtractOpFromSExtInReg</a></div><div class="ttdeci">static bool isBitfieldExtractOpFromSExtInReg(SDNode *N, unsigned &amp;Opc, SDValue &amp;Opd0, unsigned &amp;Immr, unsigned &amp;Imms)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02368">AArch64ISelDAGToDAG.cpp:2368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdeci">@ UXTB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdeci">@ Untyped</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00286">MachineValueType.h:286</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01137">SelectionDAGNodes.h:1137</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52">SelectTypeKind::Int</a></div><div class="ttdeci">@ Int</div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_abf892d1e00a3d79026c5ab518c187c45"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00671">SelectionDAG.h:671</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdeci">@ i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00047">MachineValueType.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00308">Pass.h:308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdeci">@ INTRINSIC_W_CHAIN</div><div class="ttdoc">RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target in...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00192">ISDOpcodes.h:192</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a6d531ddcb8443d0ac92dc9cb288cc2ed"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a6d531ddcb8443d0ac92dc9cb288cc2ed">getShiftTypeForNode</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftTypeForNode(SDValue N)</div><div class="ttdoc">getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00602">AArch64ISelDAGToDAG.cpp:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_ad7e52174abb1cfb84238ad1ac475ee36"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00057">CodeGen.h:57</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a4570ae797be267e31c05d7ab64ceb985"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a4570ae797be267e31c05d7ab64ceb985">getUsefulBitsFromOrWithShiftedReg</a></div><div class="ttdeci">static void getUsefulBitsFromOrWithShiftedReg(SDValue Op, APInt &amp;UsefulBits, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02710">AArch64ISelDAGToDAG.cpp:2710</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html_a4fdc09049a61f952b5d52788dbd2f69b"><div class="ttname"><a href="structllvm_1_1KnownBits.html#a4fdc09049a61f952b5d52788dbd2f69b">llvm::KnownBits::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Get the bit width of this value.</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00040">KnownBits.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_html_a82a9558b6319303ae62f59dab9669685"><div class="ttname"><a href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">llvm::isMask_64</a></div><div class="ttdeci">constexpr bool isMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a non-empty sequence of ones starting at the least significant bit wit...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00274">MathExtras.h:274</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdeci">@ LD2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00465">AArch64ISelLowering.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdeci">@ UXTH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00042">AArch64AddressingModes.h:42</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a5e4aee322cdc356e20277cb8b377f46b"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a5e4aee322cdc356e20277cb8b377f46b">SelectSMETile</a></div><div class="ttdeci">bool SelectSMETile(unsigned &amp;BaseReg, unsigned TileNum)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01907">AArch64ISelDAGToDAG.cpp:1907</a></div></div>
<div class="ttc" id="astructllvm_1_1OptimizedStructLayoutField_html"><div class="ttname"><a href="structllvm_1_1OptimizedStructLayoutField.html">llvm::OptimizedStructLayoutField</a></div><div class="ttdoc">A field in a structure.</div><div class="ttdef"><b>Definition:</b> <a href="OptimizedStructLayout_8h_source.html#l00045">OptimizedStructLayout.h:45</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a10d66ea364d36a165309638f88ef0b0f"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a></div><div class="ttdeci">static int getIntOperandFromRegisterString(StringRef RegString)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l03764">AArch64ISelDAGToDAG.cpp:3764</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a6db1f207286bd8bc6a978593a55955e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">llvm::EVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const</div><div class="ttdoc">Return true if this is a 128-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00185">ValueTypes.h:185</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_afb7df659747f14484e642788c2fe6788"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a></div><div class="ttdeci">static Register createTuple(ArrayRef&lt; Register &gt; Regs, const unsigned RegClassIDs[], const unsigned SubRegs[], MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a REG_SEQUENCE instruction using the registers in Regs.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00640">AArch64InstructionSelector.cpp:640</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdeci">@ ST4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00453">AArch64ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdeci">@ ST1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00458">AArch64ISelLowering.h:458</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_ae06fff53263e566c62b3798af5ea781f"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#ae06fff53263e566c62b3798af5ea781f">isIntImmediateEq</a></div><div class="ttdeci">static bool isIntImmediateEq(SDValue N, const uint64_t ImmExpected)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00504">AArch64ISelDAGToDAG.cpp:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdeci">@ SIGN_EXTEND</div><div class="ttdoc">Conversion operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00760">ISDOpcodes.h:760</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00515">AArch64ISelLowering.h:515</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">llvm::MVT::v8i8</a></div><div class="ttdeci">@ v8i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00088">MachineValueType.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdeci">@ LD4DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00463">AArch64ISelLowering.h:463</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a589cdff31aa49f10501a0f4c886c6690"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a></div><div class="ttdeci">static bool checkV64LaneV128(SDValue Op0, SDValue Op1, SDValue &amp;StdOp, SDValue &amp;LaneOp, int &amp;LaneIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00850">AArch64ISelDAGToDAG.cpp:850</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGISel_html_ac30dbb7b3dc79c161319d6569934614c"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html#ac30dbb7b3dc79c161319d6569934614c">llvm::SelectionDAGISel::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00381">SelectionDAGISel.cpp:381</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument.</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01332">APFloat.h:1332</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a920f0719057d7352f9da10908859368d"><div class="ttname"><a href="structllvm_1_1EVT.html#a920f0719057d7352f9da10908859368d">llvm::EVT::isFixedLengthVector</a></div><div class="ttdeci">bool isFixedLengthVector() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00164">ValueTypes.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00057">MachineValueType.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a6414735714bdbd5c8790f32a0fe99bd2"><div class="ttname"><a href="classllvm_1_1StringRef.html#a6414735714bdbd5c8790f32a0fe99bd2">llvm::StringRef::split</a></div><div class="ttdeci">std::pair&lt; StringRef, StringRef &gt; split(char Separator) const</div><div class="ttdoc">Split into two substrings around the first occurrence of a separator character.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00688">StringRef.h:688</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdeci">@ ST2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00451">AArch64ISelLowering.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">llvm::ISD::ROTR</a></div><div class="ttdeci">@ ROTR</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00695">ISDOpcodes.h:695</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_aad0daa206bfc0bc764e664e19a94d495"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#aad0daa206bfc0bc764e664e19a94d495">getUsefulBitsFromBFM</a></div><div class="ttdeci">static void getUsefulBitsFromBFM(SDValue Op, SDValue Orig, APInt &amp;UsefulBits, unsigned Depth)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02738">AArch64ISelDAGToDAG.cpp:2738</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ae2de16560eda6fb0ee38a2173c863ba4"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae2de16560eda6fb0ee38a2173c863ba4">llvm::AArch64_AM::SXTX</a></div><div class="ttdeci">@ SXTX</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00049">AArch64AddressingModes.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">llvm::ISD::ATOMIC_LOAD</a></div><div class="ttdeci">@ ATOMIC_LOAD</div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_LOAD(INCHAIN, ptr) This corresponds to &quot;load atomic&quot; instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01161">ISDOpcodes.h:1161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">llvm::AArch64ISD::LD1S_MERGE_ZERO</a></div><div class="ttdeci">@ LD1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00359">AArch64ISelLowering.h:359</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a15ae77c55dfbf20a719b9851d73d1900"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a></div><div class="ttdeci">static SDValue NarrowVector(SDValue V128Reg, SelectionDAG &amp;DAG)</div><div class="ttdoc">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 regi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l02107">AArch64ISelDAGToDAG.cpp:2107</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a8aabf5d0aa80038973255ff2d1e1a9fc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">llvm::TargetLoweringBase::getPointerTy</a></div><div class="ttdeci">virtual MVT getPointerTy(const DataLayout &amp;DL, uint32_t AS=0) const</div><div class="ttdoc">Return the pointer type for the given address space, defaults to the pointer type from the data layou...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00365">TargetLowering.h:365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition:</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdeci">@ DUPLANE32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00288">ValueTypes.h:288</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
