#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 19 16:18:23 2024
# Process ID: 19772
# Current directory: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 485.453 ; gain = 181.879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1357.613 ; gain = 438.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD.v:9]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_control_s_axi' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_control_s_axi.v:244]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_control_s_axi' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_store' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_mem' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_mem' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_store' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_load' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_mem__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_mem__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_load' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_write' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_burst_converter' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_burst_converter' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_throttle' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized5' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized5' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized6' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized6' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_throttle' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_write' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_read' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi_read' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem0_m_axi' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_store' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_mem' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_mem' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_store' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_load' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_mem__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_mem__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_load' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_write' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_burst_converter' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_burst_converter' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_throttle' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized5' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized5' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized6' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized6' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_throttle' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_write' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_read' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi_read' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem1_m_axi' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_store' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_mem' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_mem' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_store' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_load' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_mem__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_mem__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_load' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_write' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_burst_converter' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_burst_converter' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_throttle' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized5' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized5' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized6' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized4' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized6' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_throttle' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_write' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_read' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi_read' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem2_m_axi' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_store' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_srl' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_mem' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_mem' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized2' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized1' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized1' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_store' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_load' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized3' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_mem__parameterized0' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_mem__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_load' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_write' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_burst_converter' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice' [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2399]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_burst_converter' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized2' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized4' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized3' (0#1) [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:2679]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_gmem3_m_axi.v:1539]
INFO: [Synth 8-3876] $readmem data file './alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.v:31]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_control_s_axi.v:333]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:146]
WARNING: [Synth 8-7129] Port ALU_operation_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_AWREADY in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_WREADY in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RLAST in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RID[0] in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.191 ; gain = 692.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.191 ; gain = 692.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.191 ; gain = 692.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1611.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/alv_MIMD_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/alv_MIMD_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1657.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1716.094 ; gain = 58.426
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'alv_MIMD_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'alv_MIMD_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3ef3/hdl/verilog/alv_MIMD_sdiv_32s_32s_32_36_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'alv_MIMD_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'alv_MIMD_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 8     
	   2 Input   52 Bit       Adders := 8     
	   3 Input   33 Bit       Adders := 64    
	   2 Input   32 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 29    
	   2 Input    5 Bit       Adders := 76    
	   2 Input    4 Bit       Adders := 54    
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               96 Bit    Registers := 24    
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 24    
	               63 Bit    Registers := 8     
	               52 Bit    Registers := 8     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 4     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 401   
	               31 Bit    Registers := 66    
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 34    
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 49    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 698   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 4     
	               1K Bit	(50 X 32 bit)          RAMs := 1     
	               1K Bit	(49 X 32 bit)          RAMs := 4     
	              540 Bit	(15 X 36 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 28    
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 35    
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 62    
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 1     
	  19 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 8     
	   4 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 26    
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 22    
	   2 Input    5 Bit        Muxes := 64    
	   2 Input    4 Bit        Muxes := 70    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 26    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 271   
	   3 Input    2 Bit        Muxes := 60    
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 531   
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A''*B''.
DSP Report: register b_reg_309_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register b_reg_309_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register a_reg_296_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register a_reg_296_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register b_reg_309_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register b_reg_309_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register a_reg_296_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register a_reg_296_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A''*B''.
DSP Report: register b_reg_309_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register b_reg_309_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register a_reg_296_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register a_reg_296_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register b_reg_309_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register b_reg_309_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register a_reg_296_pp0_iter34_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register a_reg_296_pp0_iter35_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module alv_MIMD_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module alv_MIMD_gmem3_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
 Sort Area is alv_MIMD_op_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U12/tmp_product_0 : 0 0 : 3173 5940 : Used 1 time 0
 Sort Area is alv_MIMD_op_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U12/tmp_product_0 : 0 1 : 2767 5940 : Used 1 time 0
 Sort Area is alv_MIMD_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U42/tmp_product_6 : 0 0 : 3173 5940 : Used 1 time 0
 Sort Area is alv_MIMD_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U42/tmp_product_6 : 0 1 : 2767 5940 : Used 1 time 0
 Sort Area is alv_MIMD_op_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U12/tmp_product_3 : 0 0 : 2700 5293 : Used 1 time 0
 Sort Area is alv_MIMD_op_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U12/tmp_product_3 : 0 1 : 2593 5293 : Used 1 time 0
 Sort Area is alv_MIMD_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U42/tmp_product_7 : 0 0 : 2700 5293 : Used 1 time 0
 Sort Area is alv_MIMD_data_exe_wb_Pipeline_exe__GC0 mul_32s_32s_32_2_1_U42/tmp_product_7 : 0 1 : 2593 5293 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                     | ALU_operation_MEM_U/ram_reg                                | 50 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                     | ALU_operation_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                     | data_a_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg        | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                     | data_b_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg        | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                     | data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg   | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem0_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem2_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg                   | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem3_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alv_MIMD    | A''*B''            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17)+A''*B'' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|alv_MIMD    | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17)+A''*B'' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|alv_MIMD    | A''*B''            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17)+A''*B'' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|alv_MIMD    | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17)+A''*B'' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.094 ; gain = 797.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                     | data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg   | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem0_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                     | data_a_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg        | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                     | data_b_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg        | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                     | ALU_operation_MEM_U/ram_reg                                | 50 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                     | ALU_operation_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem2_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg                   | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_5/gmem3_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/data_a_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/data_b_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/ALU_operation_MEM_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/ALU_operation_MEM_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry2_proc1_U0/ALU_operation_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:16 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:20 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:20 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[31].sign_tmp_reg[32][1]             | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]          | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]          | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]          | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]          | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]          | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]          | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]          | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]         | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31]        | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31]        | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31]        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31]        | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31]        | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31]        | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31]        | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31]        | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31]        | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31]        | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31]        | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31]        | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31]        | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31]        | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31]        | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31]        | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31]        | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31]        | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31]        | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31]        | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43/alv_MIMD_sdiv_32s_32s_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][31]        | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ap_loop_exit_ready_pp0_iter37_reg_reg                                                                     | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_l_data_a_fu_74/ap_loop_exit_ready_pp0_iter9_reg_reg                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_l_data_b_fu_83/ap_loop_exit_ready_pp0_iter9_reg_reg                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_write_back_fu_104/ap_loop_exit_ready_pp0_iter6_reg_reg                                                              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/ap_loop_exit_ready_pp0_iter37_reg_reg                                                              | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/ap_loop_exit_ready_pp0_iter9_reg_reg                                                        | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/ap_loop_exit_ready_pp0_iter9_reg_reg                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/ap_loop_exit_ready_pp0_iter9_reg_reg                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_write_back_fu_139/ap_loop_exit_ready_pp0_iter6_reg_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_operation_fu_174/grp_operation_Pipeline_l_operation_fu_42/ap_loop_exit_ready_pp0_iter9_reg_reg                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter36_reg_reg[31]                                                     | 35     | 32    | NO           | NO                 | YES               | 0      | 64      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter33_reg_reg[31]                                                                          | 31     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter36_reg_reg[31]                                                                          | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter33_reg_reg[31]                                                                          | 31     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter36_reg_reg[31]                                                                          | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter36_reg_reg[31]                                              | 35     | 32    | NO           | NO                 | YES               | 0      | 64      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/a_reg_296_pp0_iter33_reg_reg[31]                                                                   | 31     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/a_reg_296_pp0_iter36_reg_reg[31]                                                                   | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/b_reg_309_pp0_iter33_reg_reg[31]                                                                   | 31     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|alv_MIMD    | Block_entry2_proc1_U0/grp_op_data_exe_wb_fu_120/grp_op_data_exe_wb_Pipeline_exe_fu_127/b_reg_309_pp0_iter36_reg_reg[31]                                                                   | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alv_MIMD    | ((A''*B'')')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|alv_MIMD    | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|alv_MIMD    | ((A''*B'')')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|alv_MIMD    | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|alv_MIMD    | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1084|
|2     |DSP48E1  |     6|
|4     |LUT1     |   544|
|5     |LUT2     |  2559|
|6     |LUT3     |  3639|
|7     |LUT4     |   811|
|8     |LUT5     |   438|
|9     |LUT6     |   793|
|10    |MUXF7    |    19|
|11    |RAMB18E1 |     9|
|14    |SRL16E   |   556|
|15    |SRLC32E  |   318|
|16    |FDRE     |  9949|
|17    |FDSE     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1760.578 ; gain = 841.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:16 . Memory (MB): peak = 1760.578 ; gain = 737.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1760.578 ; gain = 841.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1763.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1768.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b0b1a28
INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:27 . Memory (MB): peak = 1768.293 ; gain = 1268.145
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1768.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 75c6acbfc66e3dca
INFO: [Coretcl 2-1174] Renamed 125 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1768.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_MIMD/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 16:20:05 2024...
