

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0'
================================================================
* Date:           Fri Jun  7 16:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3847|     3847|  19.235 us|  19.235 us|  3847|  3847|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_loop_for_ap_0  |     3845|     3845|         9|          3|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     309|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     193|    -|
|Register         |        -|     -|     281|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     281|     571|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_24_1_1_U3  |mul_16s_16s_24_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U4  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U5  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U6  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U7  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_2_fu_279_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln15_fu_253_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln23_10_fu_448_p2    |         +|   0|  0|  16|           9|           3|
    |add_ln23_1_fu_325_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln23_3_fu_389_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln23_4_fu_400_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln23_6_fu_428_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln23_7_fu_410_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln23_9_fu_438_p2     |         +|   0|  0|  12|           5|           3|
    |add_ln23_fu_368_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln25_1_fu_613_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln25_2_fu_624_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln25_3_fu_604_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln25_fu_590_p2       |         +|   0|  0|  24|          17|          17|
    |arrayidx3_sum_fu_506_p2  |         +|   0|  0|  12|           5|           5|
    |empty_159_fu_309_p2      |         +|   0|  0|  12|           4|           4|
    |icmp_ln15_fu_247_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln17_fu_265_p2      |      icmp|   0|  0|  16|           9|           9|
    |OutConv0_d0              |    select|   0|  0|  16|           1|           1|
    |select_ln15_1_fu_285_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln15_fu_271_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 309|         156|         107|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |OutPadConv0_address0                  |  20|          4|    9|         36|
    |OutPadConv0_address1                  |  14|          3|    9|         27|
    |Weights_address0                      |  20|          4|   14|         56|
    |Weights_address1                      |  20|          4|   14|         56|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_1_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_y_load               |   9|          2|    9|         18|
    |indvar_flatten_fu_96                  |   9|          2|   11|         22|
    |n_1_fu_92                             |   9|          2|    3|          6|
    |reg_219                               |   9|          2|   16|         32|
    |reg_224                               |   9|          2|   16|         32|
    |y_fu_88                               |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 193|         41|  128|        341|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |OutPadConv0_load_3_reg_785           |  16|   0|   16|          0|
    |OutPadConv0_load_4_reg_815           |  16|   0|   16|          0|
    |Weights_load_5_reg_810               |  16|   0|   16|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |empty_159_reg_719                    |   4|   0|    4|          0|
    |empty_reg_713                        |   2|   0|    2|          0|
    |icmp_ln15_reg_696                    |   1|   0|    1|          0|
    |indvar_flatten_fu_96                 |  11|   0|   11|          0|
    |n_1_fu_92                            |   3|   0|    3|          0|
    |p_cast_reg_739                       |   4|   0|    5|          1|
    |reg_219                              |  16|   0|   16|          0|
    |reg_224                              |  16|   0|   16|          0|
    |select_ln15_1_reg_708                |   3|   0|    3|          0|
    |select_ln15_1_reg_708_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln15_reg_700                  |   9|   0|    9|          0|
    |tmp_9_reg_750                        |  16|   0|   16|          0|
    |y_fu_88                              |   9|   0|    9|          0|
    |empty_reg_713                        |  64|  32|    2|          0|
    |select_ln15_reg_700                  |  64|  32|    9|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 281|  64|  165|          1|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                     Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q1            |   in|   16|   ap_memory|                                     Weights|         array|
|OutPadConv0_address0  |  out|    9|   ap_memory|                                 OutPadConv0|         array|
|OutPadConv0_ce0       |  out|    1|   ap_memory|                                 OutPadConv0|         array|
|OutPadConv0_q0        |   in|   16|   ap_memory|                                 OutPadConv0|         array|
|OutPadConv0_address1  |  out|    9|   ap_memory|                                 OutPadConv0|         array|
|OutPadConv0_ce1       |  out|    1|   ap_memory|                                 OutPadConv0|         array|
|OutPadConv0_q1        |   in|   16|   ap_memory|                                 OutPadConv0|         array|
|OutConv0_address0     |  out|   11|   ap_memory|                                    OutConv0|         array|
|OutConv0_ce0          |  out|    1|   ap_memory|                                    OutConv0|         array|
|OutConv0_we0          |  out|    1|   ap_memory|                                    OutConv0|         array|
|OutConv0_d0           |  out|   16|   ap_memory|                                    OutConv0|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

