#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000001afd467ffa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001afd4682ff0 .scope module, "dataPath_tb" "dataPath_tb" 3 4;
 .timescale -9 -9;
v000001afd46d8010_0 .var "ALUControl", 3 0;
v000001afd46d7750_0 .var "ALUSrcA", 1 0;
v000001afd46d83d0_0 .var "ALUSrcB", 1 0;
v000001afd46d7110_0 .net "Adr", 31 0, L_000001afd46dbfc0;  1 drivers
v000001afd46d8470_0 .var "AdrSrc", 0 0;
v000001afd46d8830_0 .var "IRWrite", 0 0;
v000001afd46d8650_0 .var "ImmSrc", 2 0;
v000001afd46dc2e0_0 .var "PCWrite", 0 0;
v000001afd46dbac0_0 .var "ReadData", 31 0;
v000001afd46db8e0_0 .var "RegWrite", 0 0;
v000001afd46db160_0 .var "ResultSrc", 1 0;
v000001afd46daa80_0 .net "WriteData", 31 0, v000001afd467b3e0_0;  1 drivers
v000001afd46dac60_0 .net "Zero", 0 0, v000001afd467b160_0;  1 drivers
v000001afd46db700_0 .var "clk", 0 0;
v000001afd46dbe80_0 .net "cout", 0 0, v000001afd467b700_0;  1 drivers
v000001afd46dab20_0 .net "instr", 31 0, v000001afd46d5880_0;  1 drivers
v000001afd46dabc0_0 .net "overflow", 0 0, v000001afd467bca0_0;  1 drivers
v000001afd46db0c0_0 .var "reset", 0 0;
v000001afd46db5c0_0 .net "sign", 0 0, v000001afd467ac60_0;  1 drivers
E_000001afd4664880 .event negedge, v000001afd467bf20_0;
S_000001afd4683180 .scope module, "dut" "dataPath" 3 24, 4 10 0, S_000001afd4682ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /INPUT 1 "IRWrite";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ALUSrcA";
    .port_info 7 /INPUT 2 "ALUSrcB";
    .port_info 8 /INPUT 1 "AdrSrc";
    .port_info 9 /INPUT 1 "PCWrite";
    .port_info 10 /INPUT 3 "ImmSrc";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "memwrite";
    .port_info 13 /OUTPUT 1 "Zero";
    .port_info 14 /OUTPUT 1 "cout";
    .port_info 15 /OUTPUT 1 "overflow";
    .port_info 16 /OUTPUT 1 "sign";
    .port_info 17 /OUTPUT 32 "Adr";
    .port_info 18 /OUTPUT 32 "WriteData";
    .port_info 19 /OUTPUT 32 "instr";
v000001afd46d8c90_0 .net "A", 31 0, v000001afd467b340_0;  1 drivers
v000001afd46d8150_0 .net "ALUControl", 3 0, v000001afd46d8010_0;  1 drivers
v000001afd46d71b0_0 .net "ALUOut", 31 0, v000001afd467b8e0_0;  1 drivers
v000001afd46d7390_0 .net "ALUResult", 31 0, v000001afd467bac0_0;  1 drivers
v000001afd46d88d0_0 .net "ALUSrcA", 1 0, v000001afd46d7750_0;  1 drivers
v000001afd46d7250_0 .net "ALUSrcB", 1 0, v000001afd46d83d0_0;  1 drivers
v000001afd46d77f0_0 .net "Adr", 31 0, L_000001afd46dbfc0;  alias, 1 drivers
v000001afd46d7cf0_0 .net "AdrSrc", 0 0, v000001afd46d8470_0;  1 drivers
v000001afd46d8510_0 .net "Data", 31 0, v000001afd467c060_0;  1 drivers
v000001afd46d74d0_0 .net "IRWrite", 0 0, v000001afd46d8830_0;  1 drivers
v000001afd46d7570_0 .net "ImmExt", 31 0, v000001afd46d6500_0;  1 drivers
v000001afd46d79d0_0 .net "ImmSrc", 2 0, v000001afd46d8650_0;  1 drivers
v000001afd46d8790_0 .net "OldPC", 31 0, v000001afd46d6a00_0;  1 drivers
v000001afd46d8dd0_0 .net "PC", 31 0, v000001afd46d5060_0;  1 drivers
v000001afd46d8970_0 .net "PCWrite", 0 0, v000001afd46dc2e0_0;  1 drivers
v000001afd46d8d30_0 .net "RD1", 31 0, L_000001afd466acb0;  1 drivers
v000001afd46d76b0_0 .net "RD2", 31 0, L_000001afd466b340;  1 drivers
v000001afd46d7890_0 .net "ReadData", 31 0, v000001afd46dbac0_0;  1 drivers
v000001afd46d86f0_0 .net "RegWrite", 0 0, v000001afd46db8e0_0;  1 drivers
v000001afd46d7930_0 .net "Result", 31 0, v000001afd46d5420_0;  1 drivers
v000001afd46d81f0_0 .net "ResultSrc", 1 0, v000001afd46db160_0;  1 drivers
v000001afd46d7b10_0 .net "SrcA", 31 0, v000001afd46d85b0_0;  1 drivers
v000001afd46d7c50_0 .net "SrcB", 31 0, v000001afd46d7bb0_0;  1 drivers
v000001afd46d8b50_0 .net "WriteData", 31 0, v000001afd467b3e0_0;  alias, 1 drivers
v000001afd46d7d90_0 .net "Zero", 0 0, v000001afd467b160_0;  alias, 1 drivers
v000001afd46d8a10_0 .var "aligned_address", 31 0;
v000001afd46d7e30_0 .net "clk", 0 0, v000001afd46db700_0;  1 drivers
v000001afd46d7070_0 .net "cout", 0 0, v000001afd467b700_0;  alias, 1 drivers
v000001afd46d8290_0 .net "funct3", 2 0, L_000001afd46db340;  1 drivers
v000001afd46d7ed0_0 .net "instr", 31 0, v000001afd46d5880_0;  alias, 1 drivers
L_000001afd46e01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001afd46d8e70_0 .net "memwrite", 0 0, L_000001afd46e01f0;  1 drivers
v000001afd46d8f10_0 .net "overflow", 0 0, v000001afd467bca0_0;  alias, 1 drivers
v000001afd46d8ab0_0 .net "reset", 0 0, v000001afd46db0c0_0;  1 drivers
v000001afd46d7f70_0 .net "sign", 0 0, v000001afd467ac60_0;  alias, 1 drivers
E_000001afd4663f80 .event anyedge, v000001afd46d8290_0, v000001afd467b8e0_0;
L_000001afd46db340 .part v000001afd46d5880_0, 12, 3;
L_000001afd46db2a0 .part v000001afd46d5880_0, 15, 5;
L_000001afd46dbb60 .part v000001afd46d5880_0, 20, 5;
L_000001afd46db3e0 .part v000001afd46d5880_0, 7, 5;
L_000001afd46db200 .part v000001afd46d5880_0, 7, 25;
S_000001afd46453a0 .scope module, "AReg" "flopr" 4 62, 5 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001afd4664100 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v000001afd467bf20_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd467aa80_0 .net "d", 31 0, L_000001afd466acb0;  alias, 1 drivers
v000001afd467b340_0 .var "q", 31 0;
v000001afd467bfc0_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
E_000001afd4661080 .event posedge, v000001afd467bf20_0;
S_000001afd4645530 .scope module, "BReg" "flopr" 4 63, 5 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001afd4661540 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v000001afd467ba20_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd467b980_0 .net "d", 31 0, L_000001afd466b340;  alias, 1 drivers
v000001afd467b3e0_0 .var "q", 31 0;
v000001afd467b480_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd46302c0 .scope module, "adrMux" "mux2" 4 108, 6 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001afd46611c0 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
v000001afd467a8a0_0 .net "a", 31 0, v000001afd46d5060_0;  alias, 1 drivers
v000001afd467c380_0 .net "b", 31 0, v000001afd46d8a10_0;  1 drivers
v000001afd467b0c0_0 .net "out", 31 0, L_000001afd46dbfc0;  alias, 1 drivers
v000001afd467b520_0 .net "sel", 0 0, v000001afd46d8470_0;  alias, 1 drivers
L_000001afd46dbfc0 .functor MUXZ 32, v000001afd46d5060_0, v000001afd46d8a10_0, v000001afd46d8470_0, C4<>;
S_000001afd4630450 .scope module, "alu" "alu" 4 83, 7 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 4 "aluc";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "sign";
v000001afd467b660_0 .net "aluc", 3 0, v000001afd46d8010_0;  alias, 1 drivers
v000001afd467b700_0 .var "cout", 0 0;
v000001afd467bac0_0 .var "out", 31 0;
v000001afd467bca0_0 .var "overflow", 0 0;
v000001afd467b7a0_0 .net "shamt", 4 0, L_000001afd46dbde0;  1 drivers
v000001afd467ac60_0 .var "sign", 0 0;
v000001afd467ab20_0 .net "src1", 31 0, v000001afd46d85b0_0;  alias, 1 drivers
v000001afd467b020_0 .net "src2", 31 0, v000001afd46d7bb0_0;  alias, 1 drivers
v000001afd467bc00_0 .var "tmp", 32 0;
v000001afd467b160_0 .var "zero", 0 0;
E_000001afd4661c00/0 .event anyedge, v000001afd467b660_0, v000001afd467ab20_0, v000001afd467b020_0, v000001afd467bc00_0;
E_000001afd4661c00/1 .event anyedge, v000001afd467bac0_0, v000001afd467b7a0_0;
E_000001afd4661c00 .event/or E_000001afd4661c00/0, E_000001afd4661c00/1;
L_000001afd46dbde0 .part v000001afd46d7bb0_0, 0, 5;
S_000001afd462afb0 .scope module, "aluReg" "flopr" 4 95, 5 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001afd4661d00 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v000001afd467b200_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd467b840_0 .net "d", 31 0, v000001afd467bac0_0;  alias, 1 drivers
v000001afd467b8e0_0 .var "q", 31 0;
v000001afd467ae40_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd462b140 .scope module, "dataReg" "flopr" 4 118, 5 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001afd4661d40 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v000001afd467a580_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd467bde0_0 .net "d", 31 0, v000001afd46dbac0_0;  alias, 1 drivers
v000001afd467c060_0 .var "q", 31 0;
v000001afd467c100_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd450d8d0 .scope module, "ext" "extend" 4 55, 8 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "imm_out";
v000001afd467c1a0_0 .net "ImmSrc", 2 0, v000001afd46d8650_0;  alias, 1 drivers
v000001afd467c2e0_0 .net *"_ivl_1", 0 0, L_000001afd46daee0;  1 drivers
v000001afd467a620_0 .net *"_ivl_10", 19 0, L_000001afd46db7a0;  1 drivers
v000001afd467c240_0 .net *"_ivl_13", 6 0, L_000001afd46db520;  1 drivers
v000001afd467a6c0_0 .net *"_ivl_15", 4 0, L_000001afd46db840;  1 drivers
v000001afd467a760_0 .net *"_ivl_19", 0 0, L_000001afd46dba20;  1 drivers
v000001afd467a940_0 .net *"_ivl_2", 19 0, L_000001afd46db660;  1 drivers
v000001afd467a800_0 .net *"_ivl_20", 18 0, L_000001afd46dbc00;  1 drivers
v000001afd467a9e0_0 .net *"_ivl_23", 0 0, L_000001afd46dc4c0;  1 drivers
v000001afd467abc0_0 .net *"_ivl_25", 0 0, L_000001afd46dc240;  1 drivers
v000001afd467ad00_0 .net *"_ivl_27", 5 0, L_000001afd46dc560;  1 drivers
v000001afd467aee0_0 .net *"_ivl_29", 3 0, L_000001afd46dbca0;  1 drivers
L_000001afd46e0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001afd467af80_0 .net/2u *"_ivl_30", 0 0, L_000001afd46e0088;  1 drivers
v000001afd466e1c0_0 .net *"_ivl_35", 19 0, L_000001afd46dae40;  1 drivers
L_000001afd46e00d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001afd46d6320_0 .net/2u *"_ivl_36", 11 0, L_000001afd46e00d0;  1 drivers
v000001afd46d63c0_0 .net *"_ivl_41", 0 0, L_000001afd46da8a0;  1 drivers
v000001afd46d51a0_0 .net *"_ivl_42", 10 0, L_000001afd46dada0;  1 drivers
v000001afd46d6b40_0 .net *"_ivl_45", 0 0, L_000001afd46dbd40;  1 drivers
v000001afd46d5240_0 .net *"_ivl_47", 7 0, L_000001afd46dbf20;  1 drivers
v000001afd46d6140_0 .net *"_ivl_49", 0 0, L_000001afd46daf80;  1 drivers
v000001afd46d6f00_0 .net *"_ivl_5", 11 0, L_000001afd46db020;  1 drivers
v000001afd46d6e60_0 .net *"_ivl_51", 9 0, L_000001afd46dc740;  1 drivers
L_000001afd46e0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001afd46d6460_0 .net/2u *"_ivl_52", 0 0, L_000001afd46e0118;  1 drivers
v000001afd46d54c0_0 .net *"_ivl_9", 0 0, L_000001afd46db480;  1 drivers
v000001afd46d57e0_0 .net "imm_b", 31 0, L_000001afd46dc600;  1 drivers
v000001afd46d5f60_0 .net "imm_i", 31 0, L_000001afd46dad00;  1 drivers
v000001afd46d65a0_0 .net "imm_j", 31 0, L_000001afd46dc380;  1 drivers
v000001afd46d6500_0 .var "imm_out", 31 0;
v000001afd46d5a60_0 .net "imm_s", 31 0, L_000001afd46db980;  1 drivers
v000001afd46d56a0_0 .net "imm_u", 31 0, L_000001afd46dc6a0;  1 drivers
v000001afd46d5d80_0 .net "instr", 31 7, L_000001afd46db200;  1 drivers
E_000001afd4662c80/0 .event anyedge, v000001afd467c1a0_0, v000001afd46d5f60_0, v000001afd46d5a60_0, v000001afd46d57e0_0;
E_000001afd4662c80/1 .event anyedge, v000001afd46d56a0_0, v000001afd46d65a0_0;
E_000001afd4662c80 .event/or E_000001afd4662c80/0, E_000001afd4662c80/1;
L_000001afd46daee0 .part L_000001afd46db200, 24, 1;
LS_000001afd46db660_0_0 .concat [ 1 1 1 1], L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0;
LS_000001afd46db660_0_4 .concat [ 1 1 1 1], L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0;
LS_000001afd46db660_0_8 .concat [ 1 1 1 1], L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0;
LS_000001afd46db660_0_12 .concat [ 1 1 1 1], L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0;
LS_000001afd46db660_0_16 .concat [ 1 1 1 1], L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0, L_000001afd46daee0;
LS_000001afd46db660_1_0 .concat [ 4 4 4 4], LS_000001afd46db660_0_0, LS_000001afd46db660_0_4, LS_000001afd46db660_0_8, LS_000001afd46db660_0_12;
LS_000001afd46db660_1_4 .concat [ 4 0 0 0], LS_000001afd46db660_0_16;
L_000001afd46db660 .concat [ 16 4 0 0], LS_000001afd46db660_1_0, LS_000001afd46db660_1_4;
L_000001afd46db020 .part L_000001afd46db200, 13, 12;
L_000001afd46dad00 .concat [ 12 20 0 0], L_000001afd46db020, L_000001afd46db660;
L_000001afd46db480 .part L_000001afd46db200, 24, 1;
LS_000001afd46db7a0_0_0 .concat [ 1 1 1 1], L_000001afd46db480, L_000001afd46db480, L_000001afd46db480, L_000001afd46db480;
LS_000001afd46db7a0_0_4 .concat [ 1 1 1 1], L_000001afd46db480, L_000001afd46db480, L_000001afd46db480, L_000001afd46db480;
LS_000001afd46db7a0_0_8 .concat [ 1 1 1 1], L_000001afd46db480, L_000001afd46db480, L_000001afd46db480, L_000001afd46db480;
LS_000001afd46db7a0_0_12 .concat [ 1 1 1 1], L_000001afd46db480, L_000001afd46db480, L_000001afd46db480, L_000001afd46db480;
LS_000001afd46db7a0_0_16 .concat [ 1 1 1 1], L_000001afd46db480, L_000001afd46db480, L_000001afd46db480, L_000001afd46db480;
LS_000001afd46db7a0_1_0 .concat [ 4 4 4 4], LS_000001afd46db7a0_0_0, LS_000001afd46db7a0_0_4, LS_000001afd46db7a0_0_8, LS_000001afd46db7a0_0_12;
LS_000001afd46db7a0_1_4 .concat [ 4 0 0 0], LS_000001afd46db7a0_0_16;
L_000001afd46db7a0 .concat [ 16 4 0 0], LS_000001afd46db7a0_1_0, LS_000001afd46db7a0_1_4;
L_000001afd46db520 .part L_000001afd46db200, 18, 7;
L_000001afd46db840 .part L_000001afd46db200, 0, 5;
L_000001afd46db980 .concat [ 5 7 20 0], L_000001afd46db840, L_000001afd46db520, L_000001afd46db7a0;
L_000001afd46dba20 .part L_000001afd46db200, 24, 1;
LS_000001afd46dbc00_0_0 .concat [ 1 1 1 1], L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20;
LS_000001afd46dbc00_0_4 .concat [ 1 1 1 1], L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20;
LS_000001afd46dbc00_0_8 .concat [ 1 1 1 1], L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20;
LS_000001afd46dbc00_0_12 .concat [ 1 1 1 1], L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20;
LS_000001afd46dbc00_0_16 .concat [ 1 1 1 0], L_000001afd46dba20, L_000001afd46dba20, L_000001afd46dba20;
LS_000001afd46dbc00_1_0 .concat [ 4 4 4 4], LS_000001afd46dbc00_0_0, LS_000001afd46dbc00_0_4, LS_000001afd46dbc00_0_8, LS_000001afd46dbc00_0_12;
LS_000001afd46dbc00_1_4 .concat [ 3 0 0 0], LS_000001afd46dbc00_0_16;
L_000001afd46dbc00 .concat [ 16 3 0 0], LS_000001afd46dbc00_1_0, LS_000001afd46dbc00_1_4;
L_000001afd46dc4c0 .part L_000001afd46db200, 24, 1;
L_000001afd46dc240 .part L_000001afd46db200, 0, 1;
L_000001afd46dc560 .part L_000001afd46db200, 18, 6;
L_000001afd46dbca0 .part L_000001afd46db200, 1, 4;
LS_000001afd46dc600_0_0 .concat [ 1 4 6 1], L_000001afd46e0088, L_000001afd46dbca0, L_000001afd46dc560, L_000001afd46dc240;
LS_000001afd46dc600_0_4 .concat [ 1 19 0 0], L_000001afd46dc4c0, L_000001afd46dbc00;
L_000001afd46dc600 .concat [ 12 20 0 0], LS_000001afd46dc600_0_0, LS_000001afd46dc600_0_4;
L_000001afd46dae40 .part L_000001afd46db200, 5, 20;
L_000001afd46dc6a0 .concat [ 12 20 0 0], L_000001afd46e00d0, L_000001afd46dae40;
L_000001afd46da8a0 .part L_000001afd46db200, 24, 1;
LS_000001afd46dada0_0_0 .concat [ 1 1 1 1], L_000001afd46da8a0, L_000001afd46da8a0, L_000001afd46da8a0, L_000001afd46da8a0;
LS_000001afd46dada0_0_4 .concat [ 1 1 1 1], L_000001afd46da8a0, L_000001afd46da8a0, L_000001afd46da8a0, L_000001afd46da8a0;
LS_000001afd46dada0_0_8 .concat [ 1 1 1 0], L_000001afd46da8a0, L_000001afd46da8a0, L_000001afd46da8a0;
L_000001afd46dada0 .concat [ 4 4 3 0], LS_000001afd46dada0_0_0, LS_000001afd46dada0_0_4, LS_000001afd46dada0_0_8;
L_000001afd46dbd40 .part L_000001afd46db200, 24, 1;
L_000001afd46dbf20 .part L_000001afd46db200, 5, 8;
L_000001afd46daf80 .part L_000001afd46db200, 13, 1;
L_000001afd46dc740 .part L_000001afd46db200, 14, 10;
LS_000001afd46dc380_0_0 .concat [ 1 10 1 8], L_000001afd46e0118, L_000001afd46dc740, L_000001afd46daf80, L_000001afd46dbf20;
LS_000001afd46dc380_0_4 .concat [ 1 11 0 0], L_000001afd46dbd40, L_000001afd46dada0;
L_000001afd46dc380 .concat [ 20 12 0 0], LS_000001afd46dc380_0_0, LS_000001afd46dc380_0_4;
S_000001afd450da60 .scope module, "instrReg" "flopenr" 4 117, 9 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001afd4662640 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001afd46d52e0_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd46d5600_0 .net "d", 31 0, v000001afd46dbac0_0;  alias, 1 drivers
v000001afd46d6000_0 .net "en", 0 0, v000001afd46d8830_0;  alias, 1 drivers
v000001afd46d5880_0 .var "q", 31 0;
v000001afd46d5ba0_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd462a800 .scope module, "oldPcReg" "flopenr" 4 116, 9 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001afd4661f80 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001afd46d60a0_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd46d6280_0 .net "d", 31 0, v000001afd46d5060_0;  alias, 1 drivers
v000001afd46d6c80_0 .net "en", 0 0, v000001afd46d8830_0;  alias, 1 drivers
v000001afd46d6a00_0 .var "q", 31 0;
v000001afd46d5380_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd462a990 .scope module, "pcFlop" "flopenr" 4 40, 9 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001afd4661fc0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001afd46d61e0_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd46d5c40_0 .net "d", 31 0, v000001afd46d5420_0;  alias, 1 drivers
v000001afd46d5ce0_0 .net "en", 0 0, v000001afd46dc2e0_0;  alias, 1 drivers
v000001afd46d5060_0 .var "q", 31 0;
v000001afd46d5560_0 .net "reset", 0 0, v000001afd46db0c0_0;  alias, 1 drivers
S_000001afd463eeb0 .scope module, "resultMux" "mux4" 4 98, 10 6 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001afd4663d80 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v000001afd46d6aa0_0 .net "in0", 31 0, v000001afd467b8e0_0;  alias, 1 drivers
v000001afd46d6820_0 .net "in1", 31 0, v000001afd467c060_0;  alias, 1 drivers
v000001afd46d6640_0 .net "in2", 31 0, v000001afd46d6500_0;  alias, 1 drivers
L_000001afd46e01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001afd46d6dc0_0 .net "in3", 31 0, L_000001afd46e01a8;  1 drivers
v000001afd46d5420_0 .var "out", 31 0;
v000001afd46d5920_0 .net "sel", 1 0, v000001afd46db160_0;  alias, 1 drivers
E_000001afd464a1e0/0 .event anyedge, v000001afd46d5920_0, v000001afd467b8e0_0, v000001afd467c060_0, v000001afd46d6500_0;
E_000001afd464a1e0/1 .event anyedge, v000001afd46d6dc0_0;
E_000001afd464a1e0 .event/or E_000001afd464a1e0/0, E_000001afd464a1e0/1;
S_000001afd463f040 .scope module, "rf" "register_file" 4 43, 11 1 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_000001afd466acb0 .functor BUFZ 32, v000001afd46d5100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001afd466b340 .functor BUFZ 32, v000001afd46d5b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001afd46d5e20_0 .net "clk", 0 0, v000001afd46db700_0;  alias, 1 drivers
v000001afd46d5740_0 .net "rd", 4 0, L_000001afd46db3e0;  1 drivers
v000001afd46d5ec0_0 .net "rd1", 31 0, L_000001afd466acb0;  alias, 1 drivers
v000001afd46d5100_0 .var "rd1_reg", 31 0;
v000001afd46d59c0_0 .net "rd2", 31 0, L_000001afd466b340;  alias, 1 drivers
v000001afd46d5b00_0 .var "rd2_reg", 31 0;
v000001afd46d6be0 .array "rf", 0 31, 31 0;
v000001afd46d66e0_0 .net "rs1", 4 0, L_000001afd46db2a0;  1 drivers
v000001afd46d6780_0 .net "rs2", 4 0, L_000001afd46dbb60;  1 drivers
v000001afd46d68c0_0 .net "wd", 31 0, v000001afd46d5420_0;  alias, 1 drivers
v000001afd46d6960_0 .net "we", 0 0, v000001afd46db8e0_0;  alias, 1 drivers
S_000001afd4657cf0 .scope module, "srcAmux" "mux3" 4 66, 12 6 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_000001afd464a160 .param/l "WIDTH" 0 12 6, +C4<00000000000000000000000000100000>;
v000001afd46d6d20_0 .net "in0", 31 0, v000001afd46d5060_0;  alias, 1 drivers
v000001afd46d72f0_0 .net "in1", 31 0, v000001afd46d6a00_0;  alias, 1 drivers
v000001afd46d8bf0_0 .net "in2", 31 0, v000001afd467b340_0;  alias, 1 drivers
v000001afd46d85b0_0 .var "out", 31 0;
v000001afd46d7610_0 .net "sel", 1 0, v000001afd46d7750_0;  alias, 1 drivers
E_000001afd464a5e0 .event anyedge, v000001afd46d7610_0, v000001afd467a8a0_0, v000001afd46d6a00_0, v000001afd467b340_0;
S_000001afd46d93a0 .scope module, "srcBmux" "mux3" 4 74, 12 6 0, S_000001afd4683180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_000001afd464a8a0 .param/l "WIDTH" 0 12 6, +C4<00000000000000000000000000100000>;
v000001afd46d7430_0 .net "in0", 31 0, v000001afd467b3e0_0;  alias, 1 drivers
v000001afd46d8330_0 .net "in1", 31 0, v000001afd46d6500_0;  alias, 1 drivers
L_000001afd46e0160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001afd46d7a70_0 .net "in2", 31 0, L_000001afd46e0160;  1 drivers
v000001afd46d7bb0_0 .var "out", 31 0;
v000001afd46d80b0_0 .net "sel", 1 0, v000001afd46d83d0_0;  alias, 1 drivers
E_000001afd464aba0 .event anyedge, v000001afd46d80b0_0, v000001afd467b3e0_0, v000001afd46d6500_0, v000001afd46d7a70_0;
    .scope S_000001afd462a990;
T_0 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd46d5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd46d5060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001afd46d5c40_0;
    %assign/vec4 v000001afd46d5060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001afd463f040;
T_1 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd46d6960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001afd46d5740_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001afd46d68c0_0;
    %load/vec4 v000001afd46d5740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001afd46d6be0, 0, 4;
T_1.0 ;
    %load/vec4 v000001afd46d66e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.3, 8;
    %load/vec4 v000001afd46d66e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001afd46d6be0, 4;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %assign/vec4 v000001afd46d5100_0, 0;
    %load/vec4 v000001afd46d6780_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.5, 8;
    %load/vec4 v000001afd46d6780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001afd46d6be0, 4;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v000001afd46d5b00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001afd450d8d0;
T_2 ;
Ewait_0 .event/or E_000001afd4662c80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001afd467c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000001afd46d5f60_0;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000001afd46d5a60_0;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001afd46d57e0_0;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001afd46d56a0_0;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001afd46d65a0_0;
    %store/vec4 v000001afd46d6500_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001afd46453a0;
T_3 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd467bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd467b340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001afd467aa80_0;
    %assign/vec4 v000001afd467b340_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001afd4645530;
T_4 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd467b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd467b3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001afd467b980_0;
    %assign/vec4 v000001afd467b3e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001afd4657cf0;
T_5 ;
Ewait_1 .event/or E_000001afd464a5e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001afd46d7610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001afd46d85b0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001afd46d6d20_0;
    %store/vec4 v000001afd46d85b0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001afd46d72f0_0;
    %store/vec4 v000001afd46d85b0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001afd46d8bf0_0;
    %store/vec4 v000001afd46d85b0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001afd46d93a0;
T_6 ;
Ewait_2 .event/or E_000001afd464aba0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001afd46d80b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001afd46d7bb0_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000001afd46d7430_0;
    %store/vec4 v000001afd46d7bb0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000001afd46d8330_0;
    %store/vec4 v000001afd46d7bb0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001afd46d7a70_0;
    %store/vec4 v000001afd46d7bb0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001afd4630450;
T_7 ;
    %wait E_000001afd4661c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001afd467bc00_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd467b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd467bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd467b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd467ac60_0, 0, 1;
    %load/vec4 v000001afd467b660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001afd467ab20_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001afd467b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001afd467bc00_0, 0, 33;
    %load/vec4 v000001afd467bc00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %load/vec4 v000001afd467bc00_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001afd467b700_0, 0, 1;
    %load/vec4 v000001afd467ab20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001afd467b020_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.12, 4;
    %load/vec4 v000001afd467bac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001afd467ab20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %store/vec4 v000001afd467bca0_0, 0, 1;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001afd467ab20_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001afd467b020_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001afd467bc00_0, 0, 33;
    %load/vec4 v000001afd467bc00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %load/vec4 v000001afd467bc00_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001afd467b700_0, 0, 1;
    %load/vec4 v000001afd467ab20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001afd467b020_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v000001afd467bac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001afd467ab20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %store/vec4 v000001afd467bca0_0, 0, 1;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000001afd467ab20_0;
    %load/vec4 v000001afd467b020_0;
    %and;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000001afd467ab20_0;
    %load/vec4 v000001afd467b020_0;
    %or;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000001afd467ab20_0;
    %load/vec4 v000001afd467b020_0;
    %xor;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000001afd467ab20_0;
    %load/vec4 v000001afd467b020_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000001afd467ab20_0;
    %load/vec4 v000001afd467b020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000001afd467ab20_0;
    %ix/getv 4, v000001afd467b7a0_0;
    %shiftl 4;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000001afd467ab20_0;
    %ix/getv 4, v000001afd467b7a0_0;
    %shiftr 4;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000001afd467ab20_0;
    %ix/getv 4, v000001afd467b7a0_0;
    %shiftr/s 4;
    %store/vec4 v000001afd467bac0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %load/vec4 v000001afd467bac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001afd467b160_0, 0, 1;
    %load/vec4 v000001afd467bac0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001afd467ac60_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001afd462afb0;
T_8 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd467ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd467b8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001afd467b840_0;
    %assign/vec4 v000001afd467b8e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001afd463eeb0;
T_9 ;
Ewait_3 .event/or E_000001afd464a1e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001afd46d5920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001afd46d5420_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000001afd46d6aa0_0;
    %store/vec4 v000001afd46d5420_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000001afd46d6820_0;
    %store/vec4 v000001afd46d5420_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000001afd46d6640_0;
    %store/vec4 v000001afd46d5420_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000001afd46d6dc0_0;
    %store/vec4 v000001afd46d5420_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001afd462a800;
T_10 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd46d5380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd46d6a00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001afd46d6280_0;
    %assign/vec4 v000001afd46d6a00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001afd450da60;
T_11 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd46d5ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd46d5880_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001afd46d5600_0;
    %assign/vec4 v000001afd46d5880_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001afd462b140;
T_12 ;
    %wait E_000001afd4661080;
    %load/vec4 v000001afd467c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001afd467c060_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001afd467bde0_0;
    %assign/vec4 v000001afd467c060_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001afd4683180;
T_13 ;
    %wait E_000001afd4663f80;
    %load/vec4 v000001afd46d8290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v000001afd46d71b0_0;
    %store/vec4 v000001afd46d8a10_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001afd46d71b0_0;
    %store/vec4 v000001afd46d8a10_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001afd46d71b0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001afd46d8a10_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001afd46d71b0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001afd46d8a10_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001afd4682ff0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v000001afd46db700_0;
    %inv;
    %store/vec4 v000001afd46db700_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001afd4682ff0;
T_15 ;
    %vpi_call/w 3 51 "$dumpfile", "dataPath_tb.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001afd4682ff0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46db700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46db0c0_0, 0, 1;
    %wait E_000001afd4664880;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001afd46db0c0_0, 0, 1;
    %wait E_000001afd4664880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46db0c0_0, 0, 1;
    %vpi_call/w 3 61 "$display", "\012========== WRITE DATA FUNCTIONAL TEST ==========" {0 0 0};
    %pushi/vec4 22937879, 0, 32;
    %store/vec4 v000001afd46dbac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001afd46d8830_0, 0, 1;
    %wait E_000001afd4664880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46d8830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001afd46db8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001afd46db160_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001afd46d8650_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001afd46d7750_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001afd46d83d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001afd46d8010_0, 0, 4;
    %wait E_000001afd4664880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46db8e0_0, 0, 1;
    %pushi/vec4 5242931, 0, 32;
    %store/vec4 v000001afd46dbac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001afd46d8830_0, 0, 1;
    %wait E_000001afd4664880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001afd46d8830_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001afd46d7750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001afd46d83d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001afd46d8010_0, 0, 4;
    %wait E_000001afd4664880;
    %vpi_call/w 3 103 "$display", "WriteData observed: %h", v000001afd46daa80_0 {0 0 0};
    %load/vec4 v000001afd46daa80_0;
    %cmpi/ne 334, 0, 32;
    %jmp/0xz  T_15.0, 6;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Expected 0x0000014E, got %h", v000001afd46daa80_0 {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 107 "$display", "SUCCESS: WriteData correct" {0 0 0};
T_15.1 ;
    %vpi_call/w 3 110 "$display", "Test completed." {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "datapath_tb.sv";
    "./dataPath.sv";
    "./flopr.sv";
    "./mux2.sv";
    "./alu.sv";
    "./imm_gen.sv";
    "./flopenr.sv";
    "./mux4.sv";
    "./reg.sv";
    "./mux3.sv";
