--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml FSM.twx FSM.ncd -o FSM.twr FSM.pcf -ucf FSM.ucf

Design file:              FSM.ncd
Physical constraint file: FSM.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1739 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.410ns.
--------------------------------------------------------------------------------

Paths for end point state_3 (SLICE_X52Y65.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.061 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X53Y85.F1      net (fanout=2)        1.355   counter<19>
    SLICE_X53Y85.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_lut<4>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y65.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y65.CLK     Tceck                 0.555   state_3
                                                       state_3
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (2.422ns logic, 3.953ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.061 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X53Y84.F1      net (fanout=2)        1.102   counter<5>
    SLICE_X53Y84.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<2>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y65.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y65.CLK     Tceck                 0.555   state_3
                                                       state_3
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (2.540ns logic, 3.700ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.061 - 0.089)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_11 to state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y81.YQ      Tcko                  0.587   counter<10>
                                                       counter_11
    SLICE_X53Y83.G1      net (fanout=2)        1.127   counter<11>
    SLICE_X53Y83.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y65.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y65.CLK     Tceck                 0.555   state_3
                                                       state_3
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.497ns logic, 3.725ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point initial_st_1 (SLICE_X52Y64.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          initial_st_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.061 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to initial_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X53Y85.F1      net (fanout=2)        1.355   counter<19>
    SLICE_X53Y85.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_lut<4>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_1
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (2.422ns logic, 3.953ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          initial_st_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.061 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to initial_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X53Y84.F1      net (fanout=2)        1.102   counter<5>
    SLICE_X53Y84.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<2>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_1
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (2.540ns logic, 3.700ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          initial_st_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.061 - 0.089)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_11 to initial_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y81.YQ      Tcko                  0.587   counter<10>
                                                       counter_11
    SLICE_X53Y83.G1      net (fanout=2)        1.127   counter<11>
    SLICE_X53Y83.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_1
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.497ns logic, 3.725ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point initial_st_0 (SLICE_X52Y64.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          initial_st_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.061 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to initial_st_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X53Y85.F1      net (fanout=2)        1.355   counter<19>
    SLICE_X53Y85.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_lut<4>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_0
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (2.422ns logic, 3.953ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          initial_st_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.061 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to initial_st_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X53Y84.F1      net (fanout=2)        1.102   counter<5>
    SLICE_X53Y84.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<2>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_0
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (2.540ns logic, 3.700ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          initial_st_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.061 - 0.089)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_11 to initial_st_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y81.YQ      Tcko                  0.587   counter<10>
                                                       counter_11
    SLICE_X53Y83.G1      net (fanout=2)        1.127   counter<11>
    SLICE_X53Y83.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y84.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y85.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<5>
                                                       state_cmp_eq0000_wg_cy<4>
                                                       state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<5>
    SLICE_X53Y86.COUT    Tbyp                  0.118   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<6>
                                                       state_cmp_eq0000_wg_cy<7>
    SLICE_X52Y64.CE      net (fanout=22)       2.598   state_cmp_eq0000
    SLICE_X52Y64.CLK     Tceck                 0.555   initial_st<1>
                                                       initial_st_0
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.497ns logic, 3.725ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point initial_st_2 (SLICE_X53Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_2 (FF)
  Destination:          initial_st_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_2 to initial_st_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.XQ      Tcko                  0.473   state_2
                                                       state_2
    SLICE_X53Y66.BY      net (fanout=2)        0.399   state_2
    SLICE_X53Y66.CLK     Tckdi       (-Th)    -0.135   initial_st<3>
                                                       initial_st_2
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.608ns logic, 0.399ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point initial_st_3 (SLICE_X53Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_3 (FF)
  Destination:          initial_st_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_3 to initial_st_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.YQ      Tcko                  0.522   state_3
                                                       state_3
    SLICE_X53Y66.BX      net (fanout=2)        0.397   state_3
    SLICE_X53Y66.CLK     Tckdi       (-Th)    -0.093   initial_st<3>
                                                       initial_st_3
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.615ns logic, 0.397ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point initial_st_1 (SLICE_X52Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_1 (FF)
  Destination:          initial_st_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_1 to initial_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.XQ      Tcko                  0.473   state_1
                                                       state_1
    SLICE_X52Y64.BX      net (fanout=2)        0.405   state_1
    SLICE_X52Y64.CLK     Tckdi       (-Th)    -0.134   initial_st<1>
                                                       initial_st_1
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.607ns logic, 0.405ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: state_0/CLK
  Logical resource: state_0/CK
  Location pin: SLICE_X54Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: state_0/CLK
  Logical resource: state_0/CK
  Location pin: SLICE_X54Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: state_0/CLK
  Logical resource: state_0/CK
  Location pin: SLICE_X54Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.410|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1739 paths, 0 nets, and 161 connections

Design statistics:
   Minimum period:   6.410ns{1}   (Maximum frequency: 156.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar  4 16:01:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



