<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-3" LaunchTime="1519258176">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="sync_testbench.drc"/>
  <File Type="BG-BGN" Name="sync_testbench.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="sync_testbench.sysdef"/>
  <File Type="BITSTR-MMI" Name="sync_testbench.mmi"/>
  <File Type="BITSTR-BMM" Name="sync_testbench_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="sync_testbench.nky"/>
  <File Type="BITSTR-RBT" Name="sync_testbench.rbt"/>
  <File Type="BITSTR-MSK" Name="sync_testbench.msk"/>
  <File Type="BG-BIN" Name="sync_testbench.bin"/>
  <File Type="BG-BIT" Name="sync_testbench.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="sync_testbench_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="sync_testbench_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="sync_testbench_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="sync_testbench_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="sync_testbench_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="sync_testbench_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="sync_testbench_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="sync_testbench_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="sync_testbench_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="sync_testbench_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="sync_testbench_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="sync_testbench_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="sync_testbench_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="sync_testbench_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="sync_testbench_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="sync_testbench_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="sync_testbench_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="sync_testbench_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="sync_testbench_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="sync_testbench_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="sync_testbench_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="sync_testbench_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="sync_testbench_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="sync_testbench_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="sync_testbench_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="sync_testbench_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="sync_testbench_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="sync_testbench_timing_summary_postplace_pwropted.rpt"/>
  <File Type="RDI-RDI" Name="sync_testbench.vdi"/>
  <File Type="PLACE-TIMING" Name="sync_testbench_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="sync_testbench_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="sync_testbench_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="sync_testbench_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="sync_testbench_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="sync_testbench_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="sync_testbench_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="sync_testbench_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="sync_testbench_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="sync_testbench_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="sync_testbench_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="sync_testbench_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="sync_testbench_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="sync_testbench.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="sync_testbench_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="sync_testbench_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="sync_testbench_opt.dcp"/>
  <File Type="INIT-TIMING" Name="sync_testbench_timing_summary_init.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="sync_testbench_postplace_pwropt.dcp"/>
  <File Type="PA-TCL" Name="sync_testbench.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/synchronizer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v"/>
        <Attr Name="ImportTime" Val="1518642950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sync_testbench.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/sync_testbench.v"/>
        <Attr Name="ImportTime" Val="1518255872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/util.vh">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/util.vh"/>
        <Attr Name="ImportTime" Val="1518255872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v"/>
        <Attr Name="ImportTime" Val="1518642860"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/edge_detector.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v"/>
        <Attr Name="ImportTime" Val="1518642809"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rom.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v"/>
        <Attr Name="ImportTime" Val="1518255872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/button_parser.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/button_parser.v"/>
        <Attr Name="ImportTime" Val="1518255872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/music_streamer.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v"/>
        <Attr Name="ImportTime" Val="1518643046"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/tone_generator.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v"/>
        <Attr Name="ImportTime" Val="1518642937"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/z1top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/z1top.v"/>
        <Attr Name="ImportTime" Val="1518642673"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/music_streamer_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v"/>
        <Attr Name="ImportTime" Val="1518631183"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/tone_generator_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator_testbench.v"/>
        <Attr Name="ImportTime" Val="1518560452"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer_fpga_test.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_fpga_test.v"/>
        <Attr Name="ImportTime" Val="1518643019"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v"/>
        <Attr Name="ImportTime" Val="1518517403"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/edge_detector_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v"/>
        <Attr Name="ImportTime" Val="1518520992"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shift_register_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v"/>
        <Attr Name="ImportTime" Val="1518642989"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shift_register.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v"/>
        <Attr Name="ImportTime" Val="1518642973"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/keypad_decoder.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/keypad_decoder.v"/>
        <Attr Name="ImportTime" Val="1518642786"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/keypad_decoder_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/keypad_decoder_testbench.v"/>
        <Attr Name="ImportTime" Val="1518642920"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="sync_testbench"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab3/lab3/lab3.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc"/>
        <Attr Name="ImportTime" Val="1518255872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
