<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>elsys-design.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>IP_IMU</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_IMU_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89b8f7df</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_IMU_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89b8f7df</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bfbf98a4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SDA_IO</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_IO</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pulse_1ms</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/I2C_master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/package_IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>robot</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IO_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_IMU_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_IMU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9b4d7cea</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/I2C_master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/package_IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>robot</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IO_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_IMU_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_IMU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/data/IP_IMU.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/data/IP_IMU.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/src/IP_IMU.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/src/IP_IMU.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_IMU_v1_0/src/IP_IMU_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/IP_IMU_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Cette IP permet de lire rÃ©guliÃ¨rement les valeurs de l&apos;imu, et permet au soft d&apos;y avoir accÃ¨s</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">IP_IMU_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>IP_IMU_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-21T11:59:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79092bc8_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f770224_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2a1662_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dd0afe_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469cfe79_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279fc6f0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8be9696_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6760dc5e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467d175e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a136a6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6634780d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc36c3d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4bae84_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5c7132_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4880f086_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e975a1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3712786c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c10629_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c5d8b5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a4845_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26312e69_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501f22c6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666ffca0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e89b98_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ad709_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16755603_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382516a2_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23563ce3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dd0e7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662c749_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d319491_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da277d7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bd8c8e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74adf429_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c40e1e9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf551c9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e451ce_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1842f017_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9bc1e3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec098c4_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6b6af5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdd4891_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f2765_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b82ac3e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b4e5c1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce89d73_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486e0fee_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ba7616_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da6823f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a263909_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc4b40a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381216c0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fe4f04_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9cfae6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78df9f9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb970d8_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564f8589_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2a52d0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b52d4ef_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ea030a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47660732_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329e1e82_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6995bd4c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b4bafd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c31178f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40721262_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcf716e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecc18c0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cabd775_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6454e35a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6916868d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230b1a2c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768bd4f1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74619847_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9bfb87_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425970de_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a301944_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd35171_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edce656_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cdec44_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4496ecd7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6139565b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55441ae1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369798d3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ea49be_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ba06e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1edda4_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19df5d11_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c76d43f_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b788e9f_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616360aa_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b10e3e9_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6635981b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44627e92_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6c85be_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50901e09_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156b12bc_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a415291_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4fdb5e_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c883f7_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294141bb_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d33d5d_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85f392b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b02441b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5afcea_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d04722_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8c13f7_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2250ab_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32898e59_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7fff06_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a1844c_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f1ac08_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae6a4a0_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb32c3a_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41018c00_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329a513b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2823d1b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c0f7e_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2853b7d0_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc250a6_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158ed354_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535fba85_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d16279_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d125a5d_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dc99db_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca413f4_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6995c783_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118cefcc_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5c70c_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143946f3_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc9fbe7_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a58e32_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1841f59c_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ad1eb5_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27eef69c_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fa956f_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf5ddf8_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632d2129_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221fb141_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57497d37_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af803db_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268d1b9f_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff6e15b_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a4aafb_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb2931e_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc77375_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e535cf3_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a21bd1f_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e556698_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391ed364_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6e22b2_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce053d4_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebfdf2c_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695c4ed0_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242f67e6_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1408df8a_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2092fc9_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6135b1d6_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b24f8e4_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234beb87_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a748360_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6729ff19_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd28302_ARCHIVE_LOCATION">d:/Projet_range/sources/ip_repo/IP_IMU_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ef5fb8dc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="573247c4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="102a255f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
