<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6300/HPM6340/hpm_trgmmux_src.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6300_2HPM6340_2hpm__trgmmux__src_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">hpm_trgmmux_src.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="HPM6300_2HPM6340_2hpm__trgmmux__src_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6287177b325145ae646dc1974d6ca1c8" id="r_a6287177b325145ae646dc1974d6ca1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6287177b325145ae646dc1974d6ca1c8">HPM_TRGM0_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a6287177b325145ae646dc1974d6ca1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4978995a07f478331bf72e6946a190" id="r_a8e4978995a07f478331bf72e6946a190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e4978995a07f478331bf72e6946a190">HPM_TRGM0_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a8e4978995a07f478331bf72e6946a190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b210110306b0681fcdf3ff04327c7b6" id="r_a3b210110306b0681fcdf3ff04327c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b210110306b0681fcdf3ff04327c7b6">HPM_TRGM0_INPUT_SRC_TRGM0_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM0 Input 0 (from IO) */</td></tr>
<tr class="separator:a3b210110306b0681fcdf3ff04327c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f25e30b99a044912762f764cd358858" id="r_a4f25e30b99a044912762f764cd358858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f25e30b99a044912762f764cd358858">HPM_TRGM0_INPUT_SRC_TRGM0_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM0 Input 1 (from IO) */</td></tr>
<tr class="separator:a4f25e30b99a044912762f764cd358858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1397a3aa36258836f59918cd689d1093" id="r_a1397a3aa36258836f59918cd689d1093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1397a3aa36258836f59918cd689d1093">HPM_TRGM0_INPUT_SRC_TRGM0_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM0 Input 2 (from IO) */</td></tr>
<tr class="separator:a1397a3aa36258836f59918cd689d1093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f265b26908da056acd015a94ebc7775" id="r_a8f265b26908da056acd015a94ebc7775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f265b26908da056acd015a94ebc7775">HPM_TRGM0_INPUT_SRC_TRGM0_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM0 Input 3 (from IO) */</td></tr>
<tr class="separator:a8f265b26908da056acd015a94ebc7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5679c784a024b024ba805bdaea5508d" id="r_ab5679c784a024b024ba805bdaea5508d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5679c784a024b024ba805bdaea5508d">HPM_TRGM0_INPUT_SRC_TRGM0_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM0 Input 4 (from IO) */</td></tr>
<tr class="separator:ab5679c784a024b024ba805bdaea5508d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab781af381dc5a449bb65a8ad11f2d281" id="r_ab781af381dc5a449bb65a8ad11f2d281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab781af381dc5a449bb65a8ad11f2d281">HPM_TRGM0_INPUT_SRC_TRGM0_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM0 Input 5 (from IO) */</td></tr>
<tr class="separator:ab781af381dc5a449bb65a8ad11f2d281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f99c6d88f9ce7f95ab89b3b621de1ad" id="r_a3f99c6d88f9ce7f95ab89b3b621de1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f99c6d88f9ce7f95ab89b3b621de1ad">HPM_TRGM0_INPUT_SRC_TRGM0_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 Input 6 (from IO) */</td></tr>
<tr class="separator:a3f99c6d88f9ce7f95ab89b3b621de1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75066be679deae40683e4d9367f94488" id="r_a75066be679deae40683e4d9367f94488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75066be679deae40683e4d9367f94488">HPM_TRGM0_INPUT_SRC_TRGM0_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 Input 7 (from IO) */</td></tr>
<tr class="separator:a75066be679deae40683e4d9367f94488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ca8b9f755ac2ac73ab5b1db95036" id="r_a6d19ca8b9f755ac2ac73ab5b1db95036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d19ca8b9f755ac2ac73ab5b1db95036">HPM_TRGM0_INPUT_SRC_TRGM0_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 Input 8 (from IO) */</td></tr>
<tr class="separator:a6d19ca8b9f755ac2ac73ab5b1db95036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59ece4cd2bc031d2a2eb9f0cfb04783" id="r_ad59ece4cd2bc031d2a2eb9f0cfb04783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad59ece4cd2bc031d2a2eb9f0cfb04783">HPM_TRGM0_INPUT_SRC_TRGM0_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 Input 9 (from IO) */</td></tr>
<tr class="separator:ad59ece4cd2bc031d2a2eb9f0cfb04783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c201de7c6605015f236007439648c" id="r_a492c201de7c6605015f236007439648c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a492c201de7c6605015f236007439648c">HPM_TRGM0_INPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 Input 10 (from IO) */</td></tr>
<tr class="separator:a492c201de7c6605015f236007439648c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd83711f4fed1877b28a6e79b310ede" id="r_abfd83711f4fed1877b28a6e79b310ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfd83711f4fed1877b28a6e79b310ede">HPM_TRGM0_INPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 Input 11 (from IO) */</td></tr>
<tr class="separator:abfd83711f4fed1877b28a6e79b310ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0ce05a46f08ece067e41133f50ca77" id="r_aee0ce05a46f08ece067e41133f50ca77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee0ce05a46f08ece067e41133f50ca77">HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM1 Output X0 */</td></tr>
<tr class="separator:aee0ce05a46f08ece067e41133f50ca77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856f9ac07c00ba5a15d146420a76b211" id="r_a856f9ac07c00ba5a15d146420a76b211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a856f9ac07c00ba5a15d146420a76b211">HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM1 Output X1 */</td></tr>
<tr class="separator:a856f9ac07c00ba5a15d146420a76b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa467f44b9a74b328f2236d0f948aa251" id="r_aa467f44b9a74b328f2236d0f948aa251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa467f44b9a74b328f2236d0f948aa251">HPM_TRGM0_INPUT_SRC_PWM0_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 channel 8 reference output */</td></tr>
<tr class="separator:aa467f44b9a74b328f2236d0f948aa251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d5d2ee04ebae96bcce3219e997a781" id="r_a28d5d2ee04ebae96bcce3219e997a781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28d5d2ee04ebae96bcce3219e997a781">HPM_TRGM0_INPUT_SRC_PWM0_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 channel 9 reference output */</td></tr>
<tr class="separator:a28d5d2ee04ebae96bcce3219e997a781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c51c32a128fbec2d43870e7145fe9b" id="r_a53c51c32a128fbec2d43870e7145fe9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c51c32a128fbec2d43870e7145fe9b">HPM_TRGM0_INPUT_SRC_PWM0_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 channel 10 reference output */</td></tr>
<tr class="separator:a53c51c32a128fbec2d43870e7145fe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446e6f1ec62c9fd1eb3ad5d70fad6630" id="r_a446e6f1ec62c9fd1eb3ad5d70fad6630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a446e6f1ec62c9fd1eb3ad5d70fad6630">HPM_TRGM0_INPUT_SRC_PWM0_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 channel 11 reference output */</td></tr>
<tr class="separator:a446e6f1ec62c9fd1eb3ad5d70fad6630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0b3f699d26b17bdf4e34b5b140fc0c" id="r_aad0b3f699d26b17bdf4e34b5b140fc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0b3f699d26b17bdf4e34b5b140fc0c">HPM_TRGM0_INPUT_SRC_PWM0_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 channel 12 reference output */</td></tr>
<tr class="separator:aad0b3f699d26b17bdf4e34b5b140fc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc519aaca0643895b277955c050df63" id="r_a0bc519aaca0643895b277955c050df63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bc519aaca0643895b277955c050df63">HPM_TRGM0_INPUT_SRC_PWM0_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 channel 13 reference output */</td></tr>
<tr class="separator:a0bc519aaca0643895b277955c050df63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339058ee1cde170c3ac75437320c57c" id="r_a5339058ee1cde170c3ac75437320c57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5339058ee1cde170c3ac75437320c57c">HPM_TRGM0_INPUT_SRC_PWM0_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 channel 14 reference output */</td></tr>
<tr class="separator:a5339058ee1cde170c3ac75437320c57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab900476500243ddeec0a1c1510af958e" id="r_ab900476500243ddeec0a1c1510af958e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab900476500243ddeec0a1c1510af958e">HPM_TRGM0_INPUT_SRC_PWM0_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 channel 15 reference output */</td></tr>
<tr class="separator:ab900476500243ddeec0a1c1510af958e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fe47f86099f80bdd49617c75c2f90e" id="r_a94fe47f86099f80bdd49617c75c2f90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94fe47f86099f80bdd49617c75c2f90e">HPM_TRGM0_INPUT_SRC_PWM0_CH16REF</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 channel 16 reference output */</td></tr>
<tr class="separator:a94fe47f86099f80bdd49617c75c2f90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577195ebdc27bbce7ef9d8c15d189a3b" id="r_a577195ebdc27bbce7ef9d8c15d189a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a577195ebdc27bbce7ef9d8c15d189a3b">HPM_TRGM0_INPUT_SRC_PWM0_CH17REF</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 channel 17 reference output */</td></tr>
<tr class="separator:a577195ebdc27bbce7ef9d8c15d189a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af530db99fae574825efe5bb69d21040a" id="r_af530db99fae574825efe5bb69d21040a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af530db99fae574825efe5bb69d21040a">HPM_TRGM0_INPUT_SRC_PWM0_CH18REF</a>&#160;&#160;&#160;(0x1EUL)  /* PWM timer 0 channel 18 reference output */</td></tr>
<tr class="separator:af530db99fae574825efe5bb69d21040a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384b3626e3aaf87ee1aa462bf44d8f84" id="r_a384b3626e3aaf87ee1aa462bf44d8f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384b3626e3aaf87ee1aa462bf44d8f84">HPM_TRGM0_INPUT_SRC_PWM0_CH19REF</a>&#160;&#160;&#160;(0x1FUL)  /* PWM timer 0 channel 19 reference output */</td></tr>
<tr class="separator:a384b3626e3aaf87ee1aa462bf44d8f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4389ee742745576b3f2a8a22322bda0d" id="r_a4389ee742745576b3f2a8a22322bda0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4389ee742745576b3f2a8a22322bda0d">HPM_TRGM0_INPUT_SRC_PWM0_CH20REF</a>&#160;&#160;&#160;(0x20UL)  /* PWM timer 0 channel 20 reference output */</td></tr>
<tr class="separator:a4389ee742745576b3f2a8a22322bda0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12794c38af8775c646e3bfec38618da" id="r_ab12794c38af8775c646e3bfec38618da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab12794c38af8775c646e3bfec38618da">HPM_TRGM0_INPUT_SRC_PWM0_CH21REF</a>&#160;&#160;&#160;(0x21UL)  /* PWM timer 0 channel 21 reference output */</td></tr>
<tr class="separator:ab12794c38af8775c646e3bfec38618da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd6ededbdded7ca82eed85a15dd3c16" id="r_a6fd6ededbdded7ca82eed85a15dd3c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fd6ededbdded7ca82eed85a15dd3c16">HPM_TRGM0_INPUT_SRC_PWM0_CH22REF</a>&#160;&#160;&#160;(0x22UL)  /* PWM timer 0 channel 22 reference output */</td></tr>
<tr class="separator:a6fd6ededbdded7ca82eed85a15dd3c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a77d6a63018346bdda61d958f09ca31" id="r_a0a77d6a63018346bdda61d958f09ca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a77d6a63018346bdda61d958f09ca31">HPM_TRGM0_INPUT_SRC_PWM0_CH23REF</a>&#160;&#160;&#160;(0x23UL)  /* PWM timer 0 channel 23 reference output */</td></tr>
<tr class="separator:a0a77d6a63018346bdda61d958f09ca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726b71b53988510174801c0c8be8a48e" id="r_a726b71b53988510174801c0c8be8a48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a726b71b53988510174801c0c8be8a48e">HPM_TRGM0_INPUT_SRC_QEI0_TRGO</a>&#160;&#160;&#160;(0x24UL)  /* QEI0 triggers output */</td></tr>
<tr class="separator:a726b71b53988510174801c0c8be8a48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de793e2927d9c0689c6820c5ad63315" id="r_a2de793e2927d9c0689c6820c5ad63315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2de793e2927d9c0689c6820c5ad63315">HPM_TRGM0_INPUT_SRC_HALL0_TRGO</a>&#160;&#160;&#160;(0x25UL)  /* HALL0 triggers output */</td></tr>
<tr class="separator:a2de793e2927d9c0689c6820c5ad63315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a8924f358e209d15dd55f931feec5e" id="r_a19a8924f358e209d15dd55f931feec5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19a8924f358e209d15dd55f931feec5e">HPM_TRGM0_INPUT_SRC_NTMR0_CH1_OUT</a>&#160;&#160;&#160;(0x27UL)  /* NTMR channel 1 comparison output */</td></tr>
<tr class="separator:a19a8924f358e209d15dd55f931feec5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60aefd00c8188c35f90dff9b9bc69d4a" id="r_a60aefd00c8188c35f90dff9b9bc69d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60aefd00c8188c35f90dff9b9bc69d4a">HPM_TRGM0_INPUT_SRC_NTMR0_CH0_OUT</a>&#160;&#160;&#160;(0x29UL)  /* NTMR channel 0 comparison output */</td></tr>
<tr class="separator:a60aefd00c8188c35f90dff9b9bc69d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3378ecfff4fb16587328c8f7718a332" id="r_aa3378ecfff4fb16587328c8f7718a332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3378ecfff4fb16587328c8f7718a332">HPM_TRGM0_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x2AUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:aa3378ecfff4fb16587328c8f7718a332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b45327f34ed8cbc7f0f6a87d3cff1de" id="r_a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">HPM_TRGM0_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x2BUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053ffcb65a9269a5919da4def451e7d6" id="r_a053ffcb65a9269a5919da4def451e7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a053ffcb65a9269a5919da4def451e7d6">HPM_TRGM0_INPUT_SRC_SYNT0_CH0</a>&#160;&#160;&#160;(0x2CUL)  /* SYNT0 Channel 0 */</td></tr>
<tr class="separator:a053ffcb65a9269a5919da4def451e7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3727bfca05292983d336536993e0186c" id="r_a3727bfca05292983d336536993e0186c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3727bfca05292983d336536993e0186c">HPM_TRGM0_INPUT_SRC_SYNT0_CH1</a>&#160;&#160;&#160;(0x2DUL)  /* SYNT0 Channel 1 */</td></tr>
<tr class="separator:a3727bfca05292983d336536993e0186c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dae80ddf3f57ff3a9ea23fa823f4f8d" id="r_a1dae80ddf3f57ff3a9ea23fa823f4f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dae80ddf3f57ff3a9ea23fa823f4f8d">HPM_TRGM0_INPUT_SRC_SYNT0_CH2</a>&#160;&#160;&#160;(0x2EUL)  /* SYNT0 Channel 2 */</td></tr>
<tr class="separator:a1dae80ddf3f57ff3a9ea23fa823f4f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ed8d333b15d7017a7dbed3fd9edef6" id="r_a96ed8d333b15d7017a7dbed3fd9edef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96ed8d333b15d7017a7dbed3fd9edef6">HPM_TRGM0_INPUT_SRC_SYNT0_CH3</a>&#160;&#160;&#160;(0x2FUL)  /* SYNT0 Channel 3 */</td></tr>
<tr class="separator:a96ed8d333b15d7017a7dbed3fd9edef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dcae4c463298feea4905610c796684" id="r_ae4dcae4c463298feea4905610c796684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4dcae4c463298feea4905610c796684">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</a>&#160;&#160;&#160;(0x30UL)  /* GPTMR0 channel 2 */</td></tr>
<tr class="separator:ae4dcae4c463298feea4905610c796684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccfa45fe17a430fe287b346e337a21e" id="r_a1ccfa45fe17a430fe287b346e337a21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ccfa45fe17a430fe287b346e337a21e">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</a>&#160;&#160;&#160;(0x31UL)  /* GPTMR0 channel 3 */</td></tr>
<tr class="separator:a1ccfa45fe17a430fe287b346e337a21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1bf2061fdb40c4ad2eb05ecfe5fb1f" id="r_ada1bf2061fdb40c4ad2eb05ecfe5fb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada1bf2061fdb40c4ad2eb05ecfe5fb1f">HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2</a>&#160;&#160;&#160;(0x32UL)  /* GPTMR1 channel 2 */</td></tr>
<tr class="separator:ada1bf2061fdb40c4ad2eb05ecfe5fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8214fe4a315e2fc405a3cc2eee51609f" id="r_a8214fe4a315e2fc405a3cc2eee51609f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8214fe4a315e2fc405a3cc2eee51609f">HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3</a>&#160;&#160;&#160;(0x33UL)  /* GPTMR1 channel 3 */</td></tr>
<tr class="separator:a8214fe4a315e2fc405a3cc2eee51609f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad201327342fa791acfb5eeb5faad1581" id="r_ad201327342fa791acfb5eeb5faad1581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad201327342fa791acfb5eeb5faad1581">HPM_TRGM0_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:ad201327342fa791acfb5eeb5faad1581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ea61a55199b33b78589a8bdea5ee7b" id="r_ad9ea61a55199b33b78589a8bdea5ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9ea61a55199b33b78589a8bdea5ee7b">HPM_TRGM0_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:ad9ea61a55199b33b78589a8bdea5ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e1bd4bdb65535e5bb8b9efc46b1175" id="r_a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e1bd4bdb65535e5bb8b9efc46b1175">HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x38UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a0d6b739e144b7df57f60ca9dc4188" id="r_a80a0d6b739e144b7df57f60ca9dc4188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80a0d6b739e144b7df57f60ca9dc4188">HPM_TRGM1_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a80a0d6b739e144b7df57f60ca9dc4188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d130cdfbae5d69095ee813ba896eba6" id="r_a4d130cdfbae5d69095ee813ba896eba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d130cdfbae5d69095ee813ba896eba6">HPM_TRGM1_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a4d130cdfbae5d69095ee813ba896eba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bc805d1c22730beaebaec0712607bf" id="r_a28bc805d1c22730beaebaec0712607bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28bc805d1c22730beaebaec0712607bf">HPM_TRGM1_INPUT_SRC_TRGM1_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM1 Input 0 (from IO) */</td></tr>
<tr class="separator:a28bc805d1c22730beaebaec0712607bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9604ec24368b539da95692002af70076" id="r_a9604ec24368b539da95692002af70076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9604ec24368b539da95692002af70076">HPM_TRGM1_INPUT_SRC_TRGM1_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM1 Input 1 (from IO) */</td></tr>
<tr class="separator:a9604ec24368b539da95692002af70076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3567b73a499a02fe8015151d2a7cd2cc" id="r_a3567b73a499a02fe8015151d2a7cd2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3567b73a499a02fe8015151d2a7cd2cc">HPM_TRGM1_INPUT_SRC_TRGM1_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM1 Input 2 (from IO) */</td></tr>
<tr class="separator:a3567b73a499a02fe8015151d2a7cd2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a89a9d3cb2c36d4672dcadcfdc01a98" id="r_a3a89a9d3cb2c36d4672dcadcfdc01a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a89a9d3cb2c36d4672dcadcfdc01a98">HPM_TRGM1_INPUT_SRC_TRGM1_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM1 Input 3 (from IO) */</td></tr>
<tr class="separator:a3a89a9d3cb2c36d4672dcadcfdc01a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebf6fa8f6cd2f099b7b6c7c077d7041" id="r_a6ebf6fa8f6cd2f099b7b6c7c077d7041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ebf6fa8f6cd2f099b7b6c7c077d7041">HPM_TRGM1_INPUT_SRC_TRGM1_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM1 Input 4 (from IO) */</td></tr>
<tr class="separator:a6ebf6fa8f6cd2f099b7b6c7c077d7041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb598a94038933bef3916bf46af37f9a" id="r_abb598a94038933bef3916bf46af37f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb598a94038933bef3916bf46af37f9a">HPM_TRGM1_INPUT_SRC_TRGM1_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM1 Input 5 (from IO) */</td></tr>
<tr class="separator:abb598a94038933bef3916bf46af37f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa468720968473805636a7169b62d9902" id="r_aa468720968473805636a7169b62d9902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa468720968473805636a7169b62d9902">HPM_TRGM1_INPUT_SRC_TRGM1_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 Input 6 (from IO) */</td></tr>
<tr class="separator:aa468720968473805636a7169b62d9902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387ff2c8bc520d7bae59d672786f2f5a" id="r_a387ff2c8bc520d7bae59d672786f2f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a387ff2c8bc520d7bae59d672786f2f5a">HPM_TRGM1_INPUT_SRC_TRGM1_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 Input 7 (from IO) */</td></tr>
<tr class="separator:a387ff2c8bc520d7bae59d672786f2f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb509574e854f5f8783e82d28d055ab" id="r_a2eb509574e854f5f8783e82d28d055ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2eb509574e854f5f8783e82d28d055ab">HPM_TRGM1_INPUT_SRC_TRGM1_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 Input 8 (from IO) */</td></tr>
<tr class="separator:a2eb509574e854f5f8783e82d28d055ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958bd5ed3477cb6bc50475f066b4ff7a" id="r_a958bd5ed3477cb6bc50475f066b4ff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958bd5ed3477cb6bc50475f066b4ff7a">HPM_TRGM1_INPUT_SRC_TRGM1_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 Input 9 (from IO) */</td></tr>
<tr class="separator:a958bd5ed3477cb6bc50475f066b4ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edf802537850dec7e5599cbe223a094" id="r_a6edf802537850dec7e5599cbe223a094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6edf802537850dec7e5599cbe223a094">HPM_TRGM1_INPUT_SRC_TRGM1_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 Input 10 (from IO) */</td></tr>
<tr class="separator:a6edf802537850dec7e5599cbe223a094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a7711410476d56347a87f6aef5e3ee" id="r_a17a7711410476d56347a87f6aef5e3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17a7711410476d56347a87f6aef5e3ee">HPM_TRGM1_INPUT_SRC_TRGM1_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 Input 11 (from IO) */</td></tr>
<tr class="separator:a17a7711410476d56347a87f6aef5e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab534d958ba5837cfd7722899fbdef2ca" id="r_ab534d958ba5837cfd7722899fbdef2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab534d958ba5837cfd7722899fbdef2ca">HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td></tr>
<tr class="separator:ab534d958ba5837cfd7722899fbdef2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee451d3b4b964542f2225adb2c74676" id="r_a4ee451d3b4b964542f2225adb2c74676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ee451d3b4b964542f2225adb2c74676">HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td></tr>
<tr class="separator:a4ee451d3b4b964542f2225adb2c74676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9756e125a3903c685327d841aa4ec623" id="r_a9756e125a3903c685327d841aa4ec623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9756e125a3903c685327d841aa4ec623">HPM_TRGM1_INPUT_SRC_PWM1_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 channel 8 reference output */</td></tr>
<tr class="separator:a9756e125a3903c685327d841aa4ec623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa478e28462d688033489b1c8d688ea76" id="r_aa478e28462d688033489b1c8d688ea76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa478e28462d688033489b1c8d688ea76">HPM_TRGM1_INPUT_SRC_PWM1_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 channel 9 reference output */</td></tr>
<tr class="separator:aa478e28462d688033489b1c8d688ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e60a71d671efdd61673d87ca3042313" id="r_a0e60a71d671efdd61673d87ca3042313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e60a71d671efdd61673d87ca3042313">HPM_TRGM1_INPUT_SRC_PWM1_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 channel 10 reference output */</td></tr>
<tr class="separator:a0e60a71d671efdd61673d87ca3042313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86c958c7d2df7a2ad80b96613caf9fc" id="r_ac86c958c7d2df7a2ad80b96613caf9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac86c958c7d2df7a2ad80b96613caf9fc">HPM_TRGM1_INPUT_SRC_PWM1_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 channel 11 reference output */</td></tr>
<tr class="separator:ac86c958c7d2df7a2ad80b96613caf9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91e26cdd58aedbd63885efa9315b5d9" id="r_ac91e26cdd58aedbd63885efa9315b5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac91e26cdd58aedbd63885efa9315b5d9">HPM_TRGM1_INPUT_SRC_PWM1_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 channel 12 reference output */</td></tr>
<tr class="separator:ac91e26cdd58aedbd63885efa9315b5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c3fc72f7cd6bff46a24977234218d6" id="r_a47c3fc72f7cd6bff46a24977234218d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47c3fc72f7cd6bff46a24977234218d6">HPM_TRGM1_INPUT_SRC_PWM1_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 channel 13 reference output */</td></tr>
<tr class="separator:a47c3fc72f7cd6bff46a24977234218d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487418d192017795028b5d373bd17c07" id="r_a487418d192017795028b5d373bd17c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a487418d192017795028b5d373bd17c07">HPM_TRGM1_INPUT_SRC_PWM1_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 channel 14 reference output */</td></tr>
<tr class="separator:a487418d192017795028b5d373bd17c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888dbb1762eecf32c35aab8fd056c732" id="r_a888dbb1762eecf32c35aab8fd056c732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a888dbb1762eecf32c35aab8fd056c732">HPM_TRGM1_INPUT_SRC_PWM1_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 channel 15 reference output */</td></tr>
<tr class="separator:a888dbb1762eecf32c35aab8fd056c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14560bc3bfc13b420a53a7525214d0e9" id="r_a14560bc3bfc13b420a53a7525214d0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14560bc3bfc13b420a53a7525214d0e9">HPM_TRGM1_INPUT_SRC_PWM1_CH16REF</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 channel 16 reference output */</td></tr>
<tr class="separator:a14560bc3bfc13b420a53a7525214d0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb0618572a796999c97365ada22a356" id="r_a3eb0618572a796999c97365ada22a356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3eb0618572a796999c97365ada22a356">HPM_TRGM1_INPUT_SRC_PWM1_CH17REF</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 channel 17 reference output */</td></tr>
<tr class="separator:a3eb0618572a796999c97365ada22a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987efdcc8dfbdf034edcc52d133c3198" id="r_a987efdcc8dfbdf034edcc52d133c3198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a987efdcc8dfbdf034edcc52d133c3198">HPM_TRGM1_INPUT_SRC_PWM1_CH18REF</a>&#160;&#160;&#160;(0x1EUL)  /* PWM timer 1 channel 18 reference output */</td></tr>
<tr class="separator:a987efdcc8dfbdf034edcc52d133c3198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1137739e7154a98fb8787899b60c67d5" id="r_a1137739e7154a98fb8787899b60c67d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1137739e7154a98fb8787899b60c67d5">HPM_TRGM1_INPUT_SRC_PWM1_CH19REF</a>&#160;&#160;&#160;(0x1FUL)  /* PWM timer 1 channel 19 reference output */</td></tr>
<tr class="separator:a1137739e7154a98fb8787899b60c67d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40e4430228412c00bc5659907b7f081" id="r_af40e4430228412c00bc5659907b7f081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af40e4430228412c00bc5659907b7f081">HPM_TRGM1_INPUT_SRC_PWM1_CH20REF</a>&#160;&#160;&#160;(0x20UL)  /* PWM timer 1 channel 20 reference output */</td></tr>
<tr class="separator:af40e4430228412c00bc5659907b7f081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5534ba05f513dff2d5eea103acb2928f" id="r_a5534ba05f513dff2d5eea103acb2928f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5534ba05f513dff2d5eea103acb2928f">HPM_TRGM1_INPUT_SRC_PWM1_CH21REF</a>&#160;&#160;&#160;(0x21UL)  /* PWM timer 1 channel 21 reference output */</td></tr>
<tr class="separator:a5534ba05f513dff2d5eea103acb2928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31a9d0216138325e1d03caccb48e64c" id="r_af31a9d0216138325e1d03caccb48e64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af31a9d0216138325e1d03caccb48e64c">HPM_TRGM1_INPUT_SRC_PWM1_CH22REF</a>&#160;&#160;&#160;(0x22UL)  /* PWM timer 1 channel 22 reference output */</td></tr>
<tr class="separator:af31a9d0216138325e1d03caccb48e64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4999452e3a515fec33117791ee140844" id="r_a4999452e3a515fec33117791ee140844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4999452e3a515fec33117791ee140844">HPM_TRGM1_INPUT_SRC_PWM1_CH23REF</a>&#160;&#160;&#160;(0x23UL)  /* PWM timer 1 channel 23 reference output */</td></tr>
<tr class="separator:a4999452e3a515fec33117791ee140844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa352460c8ad52ca0247df57e2930ec1b" id="r_aa352460c8ad52ca0247df57e2930ec1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa352460c8ad52ca0247df57e2930ec1b">HPM_TRGM1_INPUT_SRC_QEI1_TRGO</a>&#160;&#160;&#160;(0x24UL)  /* QEI1 triggers output */</td></tr>
<tr class="separator:aa352460c8ad52ca0247df57e2930ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fbca11f698757227688ddceffb812b" id="r_a34fbca11f698757227688ddceffb812b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34fbca11f698757227688ddceffb812b">HPM_TRGM1_INPUT_SRC_HALL1_TRGO</a>&#160;&#160;&#160;(0x25UL)  /* HALL1 triggers output */</td></tr>
<tr class="separator:a34fbca11f698757227688ddceffb812b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2b08fcb496ddf68d49fbe2a58c0039" id="r_a7e2b08fcb496ddf68d49fbe2a58c0039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e2b08fcb496ddf68d49fbe2a58c0039">HPM_TRGM1_INPUT_SRC_NTMR0_CH1_OUT</a>&#160;&#160;&#160;(0x27UL)  /* NTMR channel 1 comparison output */</td></tr>
<tr class="separator:a7e2b08fcb496ddf68d49fbe2a58c0039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dc4363a034e70e21eb7ccfa2b9c122" id="r_aa3dc4363a034e70e21eb7ccfa2b9c122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3dc4363a034e70e21eb7ccfa2b9c122">HPM_TRGM1_INPUT_SRC_NTMR0_CH0_OUT</a>&#160;&#160;&#160;(0x29UL)  /* NTMR channel 0 comparison output */</td></tr>
<tr class="separator:aa3dc4363a034e70e21eb7ccfa2b9c122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23dd95a09d07a4190020d47aabdecdb" id="r_ab23dd95a09d07a4190020d47aabdecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab23dd95a09d07a4190020d47aabdecdb">HPM_TRGM1_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x2AUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:ab23dd95a09d07a4190020d47aabdecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1af677cd80412ebd609d841710c6068" id="r_ab1af677cd80412ebd609d841710c6068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1af677cd80412ebd609d841710c6068">HPM_TRGM1_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x2BUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:ab1af677cd80412ebd609d841710c6068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc385864c84a21b65cb71ee9fa781d6" id="r_a5bc385864c84a21b65cb71ee9fa781d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc385864c84a21b65cb71ee9fa781d6">HPM_TRGM1_INPUT_SRC_SYNT0_CH0</a>&#160;&#160;&#160;(0x2CUL)  /* SYNT0 Channel 0 */</td></tr>
<tr class="separator:a5bc385864c84a21b65cb71ee9fa781d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fefdecd0dbe8461eb76899f3e16565a" id="r_a9fefdecd0dbe8461eb76899f3e16565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fefdecd0dbe8461eb76899f3e16565a">HPM_TRGM1_INPUT_SRC_SYNT0_CH1</a>&#160;&#160;&#160;(0x2DUL)  /* SYNT0 Channel 1 */</td></tr>
<tr class="separator:a9fefdecd0dbe8461eb76899f3e16565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8738dfa977f92c7fb83329c4db568053" id="r_a8738dfa977f92c7fb83329c4db568053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8738dfa977f92c7fb83329c4db568053">HPM_TRGM1_INPUT_SRC_SYNT0_CH2</a>&#160;&#160;&#160;(0x2EUL)  /* SYNT0 Channel 2 */</td></tr>
<tr class="separator:a8738dfa977f92c7fb83329c4db568053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe8bccceee1fa92762380c5dda9d974" id="r_abfe8bccceee1fa92762380c5dda9d974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfe8bccceee1fa92762380c5dda9d974">HPM_TRGM1_INPUT_SRC_SYNT0_CH3</a>&#160;&#160;&#160;(0x2FUL)  /* SYNT0 Channel 3 */</td></tr>
<tr class="separator:abfe8bccceee1fa92762380c5dda9d974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d2f10fa6cf7e850ab5f03798260e89" id="r_ab3d2f10fa6cf7e850ab5f03798260e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3d2f10fa6cf7e850ab5f03798260e89">HPM_TRGM1_INPUT_SRC_GPTMR2_OUT2</a>&#160;&#160;&#160;(0x30UL)  /* GPTMR2 channel 2 */</td></tr>
<tr class="separator:ab3d2f10fa6cf7e850ab5f03798260e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8347efb1ca3c5977926adc9d80090227" id="r_a8347efb1ca3c5977926adc9d80090227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8347efb1ca3c5977926adc9d80090227">HPM_TRGM1_INPUT_SRC_GPTMR2_OUT3</a>&#160;&#160;&#160;(0x31UL)  /* GPTMR2 channel 3 */</td></tr>
<tr class="separator:a8347efb1ca3c5977926adc9d80090227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7d066d9ae9ef27c72be470a5987e1c" id="r_afd7d066d9ae9ef27c72be470a5987e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd7d066d9ae9ef27c72be470a5987e1c">HPM_TRGM1_INPUT_SRC_GPTMR3_OUT2</a>&#160;&#160;&#160;(0x32UL)  /* GPTMR3 channel 2 */</td></tr>
<tr class="separator:afd7d066d9ae9ef27c72be470a5987e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8845df90ea0d031beee99a4c6838568f" id="r_a8845df90ea0d031beee99a4c6838568f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8845df90ea0d031beee99a4c6838568f">HPM_TRGM1_INPUT_SRC_GPTMR3_OUT3</a>&#160;&#160;&#160;(0x33UL)  /* GPTMR3 channel 3 */</td></tr>
<tr class="separator:a8845df90ea0d031beee99a4c6838568f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36359bdc3ff0ffb9cdf2a848d3e328" id="r_a6e36359bdc3ff0ffb9cdf2a848d3e328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e36359bdc3ff0ffb9cdf2a848d3e328">HPM_TRGM1_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:a6e36359bdc3ff0ffb9cdf2a848d3e328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8680b3a3e4efa4343d7f966dd1067c2e" id="r_a8680b3a3e4efa4343d7f966dd1067c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8680b3a3e4efa4343d7f966dd1067c2e">HPM_TRGM1_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:a8680b3a3e4efa4343d7f966dd1067c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa288184940164a02ea6ece3d73d595" id="r_a0aa288184940164a02ea6ece3d73d595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aa288184940164a02ea6ece3d73d595">HPM_TRGM1_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x38UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:a0aa288184940164a02ea6ece3d73d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba77ef0d6e7abf97dc4798e09a3ecc9" id="r_adba77ef0d6e7abf97dc4798e09a3ecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adba77ef0d6e7abf97dc4798e09a3ecc9">HPM_TRGM0_OUTPUT_SRC_TRGM0_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM0 Output 0 (to IO) */</td></tr>
<tr class="separator:adba77ef0d6e7abf97dc4798e09a3ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37e4e7e9b8c17ff62a6d20d0119ecbc" id="r_ae37e4e7e9b8c17ff62a6d20d0119ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae37e4e7e9b8c17ff62a6d20d0119ecbc">HPM_TRGM0_OUTPUT_SRC_TRGM0_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM0 Output 1 (to IO) */</td></tr>
<tr class="separator:ae37e4e7e9b8c17ff62a6d20d0119ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e2c88ccd899e2c0b0d81e41357b225" id="r_a32e2c88ccd899e2c0b0d81e41357b225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32e2c88ccd899e2c0b0d81e41357b225">HPM_TRGM0_OUTPUT_SRC_TRGM0_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM0 Output 2 (to IO) */</td></tr>
<tr class="separator:a32e2c88ccd899e2c0b0d81e41357b225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22819d8137604fa11fe1a00dfe239fe4" id="r_a22819d8137604fa11fe1a00dfe239fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22819d8137604fa11fe1a00dfe239fe4">HPM_TRGM0_OUTPUT_SRC_TRGM0_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM0 Output 3 (to IO) */</td></tr>
<tr class="separator:a22819d8137604fa11fe1a00dfe239fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13feb16deb99a6464bb2fdc64d6f887d" id="r_a13feb16deb99a6464bb2fdc64d6f887d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13feb16deb99a6464bb2fdc64d6f887d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM0 Output 4 (to IO) */</td></tr>
<tr class="separator:a13feb16deb99a6464bb2fdc64d6f887d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85760c0b1f962ee9c5c0caa92774c599" id="r_a85760c0b1f962ee9c5c0caa92774c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85760c0b1f962ee9c5c0caa92774c599">HPM_TRGM0_OUTPUT_SRC_TRGM0_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM0 Output 5 (to IO) */</td></tr>
<tr class="separator:a85760c0b1f962ee9c5c0caa92774c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7243080cfdc754989e276e59566c0534" id="r_a7243080cfdc754989e276e59566c0534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7243080cfdc754989e276e59566c0534">HPM_TRGM0_OUTPUT_SRC_TRGM0_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM0 Output 6 (to IO) */</td></tr>
<tr class="separator:a7243080cfdc754989e276e59566c0534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e73ea2f4c50a2517940240ed87a0cf" id="r_a13e73ea2f4c50a2517940240ed87a0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13e73ea2f4c50a2517940240ed87a0cf">HPM_TRGM0_OUTPUT_SRC_TRGM0_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM0 Output 7 (to IO) */</td></tr>
<tr class="separator:a13e73ea2f4c50a2517940240ed87a0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67941d74bf1926c7c7d06fc6603359b7" id="r_a67941d74bf1926c7c7d06fc6603359b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67941d74bf1926c7c7d06fc6603359b7">HPM_TRGM0_OUTPUT_SRC_TRGM0_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 Output 8 (to IO) */</td></tr>
<tr class="separator:a67941d74bf1926c7c7d06fc6603359b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2fe7c381f5305ff7f9a3e71c060718" id="r_aeb2fe7c381f5305ff7f9a3e71c060718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb2fe7c381f5305ff7f9a3e71c060718">HPM_TRGM0_OUTPUT_SRC_TRGM0_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 Output 9 (to IO) */</td></tr>
<tr class="separator:aeb2fe7c381f5305ff7f9a3e71c060718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6960f951589ffe3a270fe243520bf6" id="r_a5d6960f951589ffe3a270fe243520bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d6960f951589ffe3a270fe243520bf6">HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 Output 10 (to IO) */</td></tr>
<tr class="separator:a5d6960f951589ffe3a270fe243520bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237af56e936dec37a50c2adf6458f0d2" id="r_a237af56e936dec37a50c2adf6458f0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a237af56e936dec37a50c2adf6458f0d2">HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 Output 11 (to IO) */</td></tr>
<tr class="separator:a237af56e936dec37a50c2adf6458f0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e134c2cbd6de06231964f6499daf848" id="r_a4e134c2cbd6de06231964f6499daf848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e134c2cbd6de06231964f6499daf848">HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:a4e134c2cbd6de06231964f6499daf848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51caf31294ba230142c514de2682ff6" id="r_ac51caf31294ba230142c514de2682ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac51caf31294ba230142c514de2682ff6">HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:ac51caf31294ba230142c514de2682ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b124bc73bb59f5c49e3949d38b01e9" id="r_a27b124bc73bb59f5c49e3949d38b01e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27b124bc73bb59f5c49e3949d38b01e9">HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 0 counter synchronously triggers input */</td></tr>
<tr class="separator:a27b124bc73bb59f5c49e3949d38b01e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0ca37c6a48c80b2d984e18b6197f3c" id="r_aee0ca37c6a48c80b2d984e18b6197f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee0ca37c6a48c80b2d984e18b6197f3c">HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 0 forces control */</td></tr>
<tr class="separator:aee0ca37c6a48c80b2d984e18b6197f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875c1433983979ab11d729ae3145f920" id="r_a875c1433983979ab11d729ae3145f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875c1433983979ab11d729ae3145f920">HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 0 forces control */</td></tr>
<tr class="separator:a875c1433983979ab11d729ae3145f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48463b96b57cfb9bc9af9ebbc097100b" id="r_a48463b96b57cfb9bc9af9ebbc097100b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48463b96b57cfb9bc9af9ebbc097100b">HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 0 Shadow register to activate trigger input */</td></tr>
<tr class="separator:a48463b96b57cfb9bc9af9ebbc097100b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0d0752a7c1978217954c4bca36a279" id="r_a4b0d0752a7c1978217954c4bca36a279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b0d0752a7c1978217954c4bca36a279">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 0 Fault protection input 0 */</td></tr>
<tr class="separator:a4b0d0752a7c1978217954c4bca36a279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07dcd405dd7dedbf67affb1734187d8b" id="r_a07dcd405dd7dedbf67affb1734187d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07dcd405dd7dedbf67affb1734187d8b">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 0 Fault protection input 1 */</td></tr>
<tr class="separator:a07dcd405dd7dedbf67affb1734187d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6475b12d6383c703103da6c85187047" id="r_ae6475b12d6383c703103da6c85187047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6475b12d6383c703103da6c85187047">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 Fault protection input 2 */</td></tr>
<tr class="separator:ae6475b12d6383c703103da6c85187047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea69a4d0bade9c3c812de6deccd5631" id="r_a0ea69a4d0bade9c3c812de6deccd5631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ea69a4d0bade9c3c812de6deccd5631">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 Fault protection input 3 */</td></tr>
<tr class="separator:a0ea69a4d0bade9c3c812de6deccd5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1da3fb0cc1212e70c7ae5b94efbf3f" id="r_a1b1da3fb0cc1212e70c7ae5b94efbf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b1da3fb0cc1212e70c7ae5b94efbf3f">HPM_TRGM0_OUTPUT_SRC_PWM0_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 capture input 8 */</td></tr>
<tr class="separator:a1b1da3fb0cc1212e70c7ae5b94efbf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e09792dedb0f66792702cfe32775a8c" id="r_a9e09792dedb0f66792702cfe32775a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e09792dedb0f66792702cfe32775a8c">HPM_TRGM0_OUTPUT_SRC_PWM0_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 capture input 9 */</td></tr>
<tr class="separator:a9e09792dedb0f66792702cfe32775a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d692c35670cb42a2d7fa77cd9f834dc" id="r_a8d692c35670cb42a2d7fa77cd9f834dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d692c35670cb42a2d7fa77cd9f834dc">HPM_TRGM0_OUTPUT_SRC_PWM0_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 capture input 10 */</td></tr>
<tr class="separator:a8d692c35670cb42a2d7fa77cd9f834dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d73c632c39a172957d69a24964c5189" id="r_a1d73c632c39a172957d69a24964c5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d73c632c39a172957d69a24964c5189">HPM_TRGM0_OUTPUT_SRC_PWM0_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 capture input 11 */</td></tr>
<tr class="separator:a1d73c632c39a172957d69a24964c5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef21f4e6026f127ef0195f6f14b8be0" id="r_a1ef21f4e6026f127ef0195f6f14b8be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ef21f4e6026f127ef0195f6f14b8be0">HPM_TRGM0_OUTPUT_SRC_PWM0_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 capture input 12 */</td></tr>
<tr class="separator:a1ef21f4e6026f127ef0195f6f14b8be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6884e851f887e85d47974d5dfd8deb40" id="r_a6884e851f887e85d47974d5dfd8deb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6884e851f887e85d47974d5dfd8deb40">HPM_TRGM0_OUTPUT_SRC_PWM0_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 capture input 13 */</td></tr>
<tr class="separator:a6884e851f887e85d47974d5dfd8deb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9093a6b3aba36e8f9dcda79018f65c" id="r_a7e9093a6b3aba36e8f9dcda79018f65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e9093a6b3aba36e8f9dcda79018f65c">HPM_TRGM0_OUTPUT_SRC_PWM0_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 capture input 14 */</td></tr>
<tr class="separator:a7e9093a6b3aba36e8f9dcda79018f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5573ce24c0a38db61f02b2b17216920" id="r_ab5573ce24c0a38db61f02b2b17216920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5573ce24c0a38db61f02b2b17216920">HPM_TRGM0_OUTPUT_SRC_PWM0_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 capture input 15 */</td></tr>
<tr class="separator:ab5573ce24c0a38db61f02b2b17216920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c3a9b7623854afb13a4246602e0cbd" id="r_ac6c3a9b7623854afb13a4246602e0cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6c3a9b7623854afb13a4246602e0cbd">HPM_TRGM0_OUTPUT_SRC_PWM0_IN16</a>&#160;&#160;&#160;(0x1EUL)  /* PWM timer 0 capture input 16 */</td></tr>
<tr class="separator:ac6c3a9b7623854afb13a4246602e0cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9dc38e15deee615b3e5cf66ba65f18" id="r_a4a9dc38e15deee615b3e5cf66ba65f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a9dc38e15deee615b3e5cf66ba65f18">HPM_TRGM0_OUTPUT_SRC_PWM0_IN17</a>&#160;&#160;&#160;(0x1FUL)  /* PWM timer 0 capture input 17 */</td></tr>
<tr class="separator:a4a9dc38e15deee615b3e5cf66ba65f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70917d94ac39499c2d40e1ac85092ed9" id="r_a70917d94ac39499c2d40e1ac85092ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70917d94ac39499c2d40e1ac85092ed9">HPM_TRGM0_OUTPUT_SRC_PWM0_IN18</a>&#160;&#160;&#160;(0x20UL)  /* PWM timer 0 capture input 18 */</td></tr>
<tr class="separator:a70917d94ac39499c2d40e1ac85092ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78948644ee144a29725faa95fded098" id="r_ad78948644ee144a29725faa95fded098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78948644ee144a29725faa95fded098">HPM_TRGM0_OUTPUT_SRC_PWM0_IN19</a>&#160;&#160;&#160;(0x21UL)  /* PWM timer 0 capture input 19 */</td></tr>
<tr class="separator:ad78948644ee144a29725faa95fded098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115b370293f26b810fa6f0f0cb8ac870" id="r_a115b370293f26b810fa6f0f0cb8ac870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a115b370293f26b810fa6f0f0cb8ac870">HPM_TRGM0_OUTPUT_SRC_PWM0_IN20</a>&#160;&#160;&#160;(0x22UL)  /* PWM timer 0 capture input 20 */</td></tr>
<tr class="separator:a115b370293f26b810fa6f0f0cb8ac870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad44572f15f9810fe5e555651fae230f" id="r_aad44572f15f9810fe5e555651fae230f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad44572f15f9810fe5e555651fae230f">HPM_TRGM0_OUTPUT_SRC_PWM0_IN21</a>&#160;&#160;&#160;(0x23UL)  /* PWM timer 0 capture input 21 */</td></tr>
<tr class="separator:aad44572f15f9810fe5e555651fae230f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc0af78b5e687a2ae4c6a8b80dbd56c" id="r_aedc0af78b5e687a2ae4c6a8b80dbd56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedc0af78b5e687a2ae4c6a8b80dbd56c">HPM_TRGM0_OUTPUT_SRC_PWM0_IN22</a>&#160;&#160;&#160;(0x24UL)  /* PWM timer 0 capture input 22 */</td></tr>
<tr class="separator:aedc0af78b5e687a2ae4c6a8b80dbd56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ce6f03f761584bdc4e851fd2e3809e" id="r_a90ce6f03f761584bdc4e851fd2e3809e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90ce6f03f761584bdc4e851fd2e3809e">HPM_TRGM0_OUTPUT_SRC_PWM0_IN23</a>&#160;&#160;&#160;(0x25UL)  /* PWM timer 0 capture input 23 */</td></tr>
<tr class="separator:a90ce6f03f761584bdc4e851fd2e3809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7fc8a3e058ba12d123b7b7a66cbf36" id="r_abf7fc8a3e058ba12d123b7b7a66cbf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf7fc8a3e058ba12d123b7b7a66cbf36">HPM_TRGM0_OUTPUT_SRC_QEI0_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI0 input of phase A */</td></tr>
<tr class="separator:abf7fc8a3e058ba12d123b7b7a66cbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef624d71b58bacd3536d930a10ea492" id="r_adef624d71b58bacd3536d930a10ea492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef624d71b58bacd3536d930a10ea492">HPM_TRGM0_OUTPUT_SRC_QEI0_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI0 input of phase B */</td></tr>
<tr class="separator:adef624d71b58bacd3536d930a10ea492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531d43f776bb4c70ba2c72405bbdba0e" id="r_a531d43f776bb4c70ba2c72405bbdba0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a531d43f776bb4c70ba2c72405bbdba0e">HPM_TRGM0_OUTPUT_SRC_QEI0_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI0 input of phase Z */</td></tr>
<tr class="separator:a531d43f776bb4c70ba2c72405bbdba0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1088896f7a7f776efb17549ed429bc4e" id="r_a1088896f7a7f776efb17549ed429bc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1088896f7a7f776efb17549ed429bc4e">HPM_TRGM0_OUTPUT_SRC_QEI0_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI0 input of phase H */</td></tr>
<tr class="separator:a1088896f7a7f776efb17549ed429bc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d3881547f2567c49baef2d1be21fdc" id="r_ab1d3881547f2567c49baef2d1be21fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1d3881547f2567c49baef2d1be21fdc">HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI0 Pause input */</td></tr>
<tr class="separator:ab1d3881547f2567c49baef2d1be21fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150e3bf6371f6dfc93180b431d6e575d" id="r_a150e3bf6371f6dfc93180b431d6e575d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a150e3bf6371f6dfc93180b431d6e575d">HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI0 Snap input */</td></tr>
<tr class="separator:a150e3bf6371f6dfc93180b431d6e575d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fd879ec9e9632afba4f080373e6580" id="r_a70fd879ec9e9632afba4f080373e6580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70fd879ec9e9632afba4f080373e6580">HPM_TRGM0_OUTPUT_SRC_HALL0_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL0 input of phase U */</td></tr>
<tr class="separator:a70fd879ec9e9632afba4f080373e6580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5213ee3f65c225eadacbd5fd0997b557" id="r_a5213ee3f65c225eadacbd5fd0997b557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5213ee3f65c225eadacbd5fd0997b557">HPM_TRGM0_OUTPUT_SRC_HALL0_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL0 input of phase V */</td></tr>
<tr class="separator:a5213ee3f65c225eadacbd5fd0997b557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e82e37a4e9e64811426ba34b282c77" id="r_a59e82e37a4e9e64811426ba34b282c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59e82e37a4e9e64811426ba34b282c77">HPM_TRGM0_OUTPUT_SRC_HALL0_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL0 input of phase W */</td></tr>
<tr class="separator:a59e82e37a4e9e64811426ba34b282c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b17b26093b3de357bf217ca8fcfcfe" id="r_a85b17b26093b3de357bf217ca8fcfcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85b17b26093b3de357bf217ca8fcfcfe">HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL0 Snap input */</td></tr>
<tr class="separator:a85b17b26093b3de357bf217ca8fcfcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1b58da2f2f297ef0387c1c8fe8996e" id="r_a0b1b58da2f2f297ef0387c1c8fe8996e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b1b58da2f2f297ef0387c1c8fe8996e">HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI2A</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2A */</td></tr>
<tr class="separator:a0b1b58da2f2f297ef0387c1c8fe8996e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a2edf02586497b0b4ffe1dc1d2bde7" id="r_a14a2edf02586497b0b4ffe1dc1d2bde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14a2edf02586497b0b4ffe1dc1d2bde7">HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI2B</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2B */</td></tr>
<tr class="separator:a14a2edf02586497b0b4ffe1dc1d2bde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d79d72232cb36c3797c1485ff81878" id="r_a42d79d72232cb36c3797c1485ff81878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42d79d72232cb36c3797c1485ff81878">HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI2C</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2C */</td></tr>
<tr class="separator:a42d79d72232cb36c3797c1485ff81878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92b8fa3dd8b72d096a412464684a333" id="r_ad92b8fa3dd8b72d096a412464684a333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad92b8fa3dd8b72d096a412464684a333">HPM_TRGM0_OUTPUT_SRC_DAC_BUFF_TRIGGER</a>&#160;&#160;&#160;(0x33UL)  /* DAC0 buffer mode starts to trigger */</td></tr>
<tr class="separator:ad92b8fa3dd8b72d096a412464684a333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c90cd7d8914cc5b80478776298b363" id="r_a82c90cd7d8914cc5b80478776298b363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82c90cd7d8914cc5b80478776298b363">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0A */</td></tr>
<tr class="separator:a82c90cd7d8914cc5b80478776298b363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1452e1f353e3c527312222e504c951" id="r_ace1452e1f353e3c527312222e504c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1452e1f353e3c527312222e504c951">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0B */</td></tr>
<tr class="separator:ace1452e1f353e3c527312222e504c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d21e9cafd48cc98680fcf752ea0485b" id="r_a8d21e9cafd48cc98680fcf752ea0485b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d21e9cafd48cc98680fcf752ea0485b">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0C */</td></tr>
<tr class="separator:a8d21e9cafd48cc98680fcf752ea0485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148059cf370cdeab93d3711052bbef65" id="r_a148059cf370cdeab93d3711052bbef65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a148059cf370cdeab93d3711052bbef65">HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR0 counter synchronous input */</td></tr>
<tr class="separator:a148059cf370cdeab93d3711052bbef65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcc525dcbc2a840dd754363683cecf7" id="r_a2bcc525dcbc2a840dd754363683cecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bcc525dcbc2a840dd754363683cecf7">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR0 channel 2 input */</td></tr>
<tr class="separator:a2bcc525dcbc2a840dd754363683cecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd7be5ab0ec2b28aa247f5f69945c76" id="r_a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd7be5ab0ec2b28aa247f5f69945c76">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR0 channel 3 input */</td></tr>
<tr class="separator:a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58afe6dd2dd55d34c7db564b2abe8346" id="r_a58afe6dd2dd55d34c7db564b2abe8346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58afe6dd2dd55d34c7db564b2abe8346">HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI</a>&#160;&#160;&#160;(0x3AUL)  /* GPTMR1 counter synchronous input */</td></tr>
<tr class="separator:a58afe6dd2dd55d34c7db564b2abe8346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5ac5d3b9635a89653566e226bd1817" id="r_a8e5ac5d3b9635a89653566e226bd1817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e5ac5d3b9635a89653566e226bd1817">HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2</a>&#160;&#160;&#160;(0x3BUL)  /* GPTMR1 channel 2 input */</td></tr>
<tr class="separator:a8e5ac5d3b9635a89653566e226bd1817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef5d359a6704d7255c598860b17360a" id="r_a0ef5d359a6704d7255c598860b17360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ef5d359a6704d7255c598860b17360a">HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3</a>&#160;&#160;&#160;(0x3CUL)  /* GPTMR1 channel 3 input */</td></tr>
<tr class="separator:a0ef5d359a6704d7255c598860b17360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61c5c0407b281cfa486dde4183aea3b" id="r_ab61c5c0407b281cfa486dde4183aea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab61c5c0407b281cfa486dde4183aea3b">HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 0 window mode input */</td></tr>
<tr class="separator:ab61c5c0407b281cfa486dde4183aea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d256d50d106c50dc40b50e0064a845" id="r_a48d256d50d106c50dc40b50e0064a845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48d256d50d106c50dc40b50e0064a845">HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:a48d256d50d106c50dc40b50e0064a845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2cfff8ff3bdf05123e229207e3bb3cb" id="r_ab2cfff8ff3bdf05123e229207e3bb3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2cfff8ff3bdf05123e229207e3bb3cb">HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:ab2cfff8ff3bdf05123e229207e3bb3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6c3f90a25b03b941ba0d62cddcb28c" id="r_adb6c3f90a25b03b941ba0d62cddcb28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb6c3f90a25b03b941ba0d62cddcb28c">HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0</a>&#160;&#160;&#160;(0x40UL)  /* DAC STEP mode triggers input 0 */</td></tr>
<tr class="separator:adb6c3f90a25b03b941ba0d62cddcb28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e40b9c23770fe3c7329474f1446cd4" id="r_a01e40b9c23770fe3c7329474f1446cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01e40b9c23770fe3c7329474f1446cd4">HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1</a>&#160;&#160;&#160;(0x41UL)  /* DAC STEP mode triggers input 1 */</td></tr>
<tr class="separator:a01e40b9c23770fe3c7329474f1446cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a79c279af145c8318ae33bbbdb62e45" id="r_a8a79c279af145c8318ae33bbbdb62e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a79c279af145c8318ae33bbbdb62e45">HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2</a>&#160;&#160;&#160;(0x42UL)  /* DAC STEP mode triggers input 2 */</td></tr>
<tr class="separator:a8a79c279af145c8318ae33bbbdb62e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d7dedb68216024fcef26d272be85ad" id="r_a37d7dedb68216024fcef26d272be85ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37d7dedb68216024fcef26d272be85ad">HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3</a>&#160;&#160;&#160;(0x43UL)  /* DAC STEP mode triggers input 3 */</td></tr>
<tr class="separator:a37d7dedb68216024fcef26d272be85ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f41f404a8ea8761b28cf98a56b067a0" id="r_a3f41f404a8ea8761b28cf98a56b067a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f41f404a8ea8761b28cf98a56b067a0">HPM_TRGM1_OUTPUT_SRC_TRGM1_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM1 Output 0 (to IO) */</td></tr>
<tr class="separator:a3f41f404a8ea8761b28cf98a56b067a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3942e025b95bbfa010354fdcdf60cea" id="r_aa3942e025b95bbfa010354fdcdf60cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3942e025b95bbfa010354fdcdf60cea">HPM_TRGM1_OUTPUT_SRC_TRGM1_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM1 Output 1 (to IO) */</td></tr>
<tr class="separator:aa3942e025b95bbfa010354fdcdf60cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fb407767535db98173f7232ac198c1" id="r_a54fb407767535db98173f7232ac198c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54fb407767535db98173f7232ac198c1">HPM_TRGM1_OUTPUT_SRC_TRGM1_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM1 Output 2 (to IO) */</td></tr>
<tr class="separator:a54fb407767535db98173f7232ac198c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38305ba8ec12b49a0af5610c4b7b9717" id="r_a38305ba8ec12b49a0af5610c4b7b9717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38305ba8ec12b49a0af5610c4b7b9717">HPM_TRGM1_OUTPUT_SRC_TRGM1_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM1 Output 3 (to IO) */</td></tr>
<tr class="separator:a38305ba8ec12b49a0af5610c4b7b9717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d42055ccd29296acedd61436849b9cb" id="r_a4d42055ccd29296acedd61436849b9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d42055ccd29296acedd61436849b9cb">HPM_TRGM1_OUTPUT_SRC_TRGM1_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM1 Output 4 (to IO) */</td></tr>
<tr class="separator:a4d42055ccd29296acedd61436849b9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a81866da377c15e59ad1898d647c34" id="r_aa3a81866da377c15e59ad1898d647c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3a81866da377c15e59ad1898d647c34">HPM_TRGM1_OUTPUT_SRC_TRGM1_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM1 Output 5 (to IO) */</td></tr>
<tr class="separator:aa3a81866da377c15e59ad1898d647c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deef31fa8ba1cd25c20fac54b08ba5e" id="r_a7deef31fa8ba1cd25c20fac54b08ba5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7deef31fa8ba1cd25c20fac54b08ba5e">HPM_TRGM1_OUTPUT_SRC_TRGM1_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM1 Output 6 (to IO) */</td></tr>
<tr class="separator:a7deef31fa8ba1cd25c20fac54b08ba5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8222288d3f9d1609c2d247264ae88977" id="r_a8222288d3f9d1609c2d247264ae88977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8222288d3f9d1609c2d247264ae88977">HPM_TRGM1_OUTPUT_SRC_TRGM1_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM1 Output 7 (to IO) */</td></tr>
<tr class="separator:a8222288d3f9d1609c2d247264ae88977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870c36682e592a613f5dc6bc3ed4fa94" id="r_a870c36682e592a613f5dc6bc3ed4fa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a870c36682e592a613f5dc6bc3ed4fa94">HPM_TRGM1_OUTPUT_SRC_TRGM1_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 Output 8 (to IO) */</td></tr>
<tr class="separator:a870c36682e592a613f5dc6bc3ed4fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa798168cc44d69d8c1012e12487d69" id="r_a2aa798168cc44d69d8c1012e12487d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aa798168cc44d69d8c1012e12487d69">HPM_TRGM1_OUTPUT_SRC_TRGM1_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 Output 9 (to IO) */</td></tr>
<tr class="separator:a2aa798168cc44d69d8c1012e12487d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2000221f2710add04f882223070b80c5" id="r_a2000221f2710add04f882223070b80c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2000221f2710add04f882223070b80c5">HPM_TRGM1_OUTPUT_SRC_TRGM1_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 Output 10 (to IO) */</td></tr>
<tr class="separator:a2000221f2710add04f882223070b80c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a151062146c9862cc7fc1afa4b1e72d" id="r_a3a151062146c9862cc7fc1afa4b1e72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a151062146c9862cc7fc1afa4b1e72d">HPM_TRGM1_OUTPUT_SRC_TRGM1_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 Output 11 (to IO) */</td></tr>
<tr class="separator:a3a151062146c9862cc7fc1afa4b1e72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4d126c2fbb0e58192d111a42e66fd3" id="r_aba4d126c2fbb0e58192d111a42e66fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba4d126c2fbb0e58192d111a42e66fd3">HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:aba4d126c2fbb0e58192d111a42e66fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fc1a23994f9456ae065b8a8dd06c89" id="r_ac6fc1a23994f9456ae065b8a8dd06c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6fc1a23994f9456ae065b8a8dd06c89">HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:ac6fc1a23994f9456ae065b8a8dd06c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320b0ee5fb2473b0cc651076c58be720" id="r_a320b0ee5fb2473b0cc651076c58be720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a320b0ee5fb2473b0cc651076c58be720">HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 counter synchronously triggers input */</td></tr>
<tr class="separator:a320b0ee5fb2473b0cc651076c58be720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a256126cd068504d24460a5d5c881a" id="r_a79a256126cd068504d24460a5d5c881a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79a256126cd068504d24460a5d5c881a">HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 1 forces control */</td></tr>
<tr class="separator:a79a256126cd068504d24460a5d5c881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2212e6c1759ce63c6d9b6a37d5b79e" id="r_acb2212e6c1759ce63c6d9b6a37d5b79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb2212e6c1759ce63c6d9b6a37d5b79e">HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 1 forces control */</td></tr>
<tr class="separator:acb2212e6c1759ce63c6d9b6a37d5b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9088064ec41b4f3cbe4408d4a092f730" id="r_a9088064ec41b4f3cbe4408d4a092f730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9088064ec41b4f3cbe4408d4a092f730">HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 1 Shadow register to activate trigger input */</td></tr>
<tr class="separator:a9088064ec41b4f3cbe4408d4a092f730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17df59348faec3f79bd6e2a07c84b43" id="r_ab17df59348faec3f79bd6e2a07c84b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab17df59348faec3f79bd6e2a07c84b43">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 1 Fault protection input 0 */</td></tr>
<tr class="separator:ab17df59348faec3f79bd6e2a07c84b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efb116bdd39e8b5247641c8bad9f1b2" id="r_a5efb116bdd39e8b5247641c8bad9f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5efb116bdd39e8b5247641c8bad9f1b2">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 1 Fault protection input 1 */</td></tr>
<tr class="separator:a5efb116bdd39e8b5247641c8bad9f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503a12f26657d014b1c6b6997c337945" id="r_a503a12f26657d014b1c6b6997c337945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a503a12f26657d014b1c6b6997c337945">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 Fault protection input 2 */</td></tr>
<tr class="separator:a503a12f26657d014b1c6b6997c337945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dd3cf3fba703ac0434406974d903cd" id="r_a90dd3cf3fba703ac0434406974d903cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90dd3cf3fba703ac0434406974d903cd">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 Fault protection input 3 */</td></tr>
<tr class="separator:a90dd3cf3fba703ac0434406974d903cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c57aeffe6bad69eee6835ec1fc26dd" id="r_a26c57aeffe6bad69eee6835ec1fc26dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26c57aeffe6bad69eee6835ec1fc26dd">HPM_TRGM1_OUTPUT_SRC_PWM1_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 capture input 8 */</td></tr>
<tr class="separator:a26c57aeffe6bad69eee6835ec1fc26dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5a978110ea67ddd77bdeeaf76170eb" id="r_a6c5a978110ea67ddd77bdeeaf76170eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c5a978110ea67ddd77bdeeaf76170eb">HPM_TRGM1_OUTPUT_SRC_PWM1_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 capture input 9 */</td></tr>
<tr class="separator:a6c5a978110ea67ddd77bdeeaf76170eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a27166bb408491746694565c4575b0" id="r_a50a27166bb408491746694565c4575b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50a27166bb408491746694565c4575b0">HPM_TRGM1_OUTPUT_SRC_PWM1_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 capture input 10 */</td></tr>
<tr class="separator:a50a27166bb408491746694565c4575b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e536958b57da7977d789c64bf8fe96f" id="r_a9e536958b57da7977d789c64bf8fe96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e536958b57da7977d789c64bf8fe96f">HPM_TRGM1_OUTPUT_SRC_PWM1_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 capture input 11 */</td></tr>
<tr class="separator:a9e536958b57da7977d789c64bf8fe96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ed11211280f977faed144bdce14e9" id="r_a6d1ed11211280f977faed144bdce14e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d1ed11211280f977faed144bdce14e9">HPM_TRGM1_OUTPUT_SRC_PWM1_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 capture input 12 */</td></tr>
<tr class="separator:a6d1ed11211280f977faed144bdce14e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6bf6b63d7b75e8ddf0232eabdbe258" id="r_a3b6bf6b63d7b75e8ddf0232eabdbe258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b6bf6b63d7b75e8ddf0232eabdbe258">HPM_TRGM1_OUTPUT_SRC_PWM1_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 capture input 13 */</td></tr>
<tr class="separator:a3b6bf6b63d7b75e8ddf0232eabdbe258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2adcf107e5703b5b9707a4a1fef7abe" id="r_ab2adcf107e5703b5b9707a4a1fef7abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2adcf107e5703b5b9707a4a1fef7abe">HPM_TRGM1_OUTPUT_SRC_PWM1_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 capture input 14 */</td></tr>
<tr class="separator:ab2adcf107e5703b5b9707a4a1fef7abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f3d7e3ebf3b9535e3d5df8521c8f3d" id="r_a08f3d7e3ebf3b9535e3d5df8521c8f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08f3d7e3ebf3b9535e3d5df8521c8f3d">HPM_TRGM1_OUTPUT_SRC_PWM1_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 capture input 15 */</td></tr>
<tr class="separator:a08f3d7e3ebf3b9535e3d5df8521c8f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25047a537d1a0093ad2c6607f37be50b" id="r_a25047a537d1a0093ad2c6607f37be50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25047a537d1a0093ad2c6607f37be50b">HPM_TRGM1_OUTPUT_SRC_PWM1_IN16</a>&#160;&#160;&#160;(0x1EUL)  /* PWM timer 1 capture input 16 */</td></tr>
<tr class="separator:a25047a537d1a0093ad2c6607f37be50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d4fca5d98cd53161a1b2a6ed5e7964" id="r_aa0d4fca5d98cd53161a1b2a6ed5e7964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0d4fca5d98cd53161a1b2a6ed5e7964">HPM_TRGM1_OUTPUT_SRC_PWM1_IN17</a>&#160;&#160;&#160;(0x1FUL)  /* PWM timer 1 capture input 17 */</td></tr>
<tr class="separator:aa0d4fca5d98cd53161a1b2a6ed5e7964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045bc254767174cb5857cb28f9afe1cf" id="r_a045bc254767174cb5857cb28f9afe1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a045bc254767174cb5857cb28f9afe1cf">HPM_TRGM1_OUTPUT_SRC_PWM1_IN18</a>&#160;&#160;&#160;(0x20UL)  /* PWM timer 1 capture input 18 */</td></tr>
<tr class="separator:a045bc254767174cb5857cb28f9afe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ed71500434cc736aa130a83a9ef12a" id="r_ad2ed71500434cc736aa130a83a9ef12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2ed71500434cc736aa130a83a9ef12a">HPM_TRGM1_OUTPUT_SRC_PWM1_IN19</a>&#160;&#160;&#160;(0x21UL)  /* PWM timer 1 capture input 19 */</td></tr>
<tr class="separator:ad2ed71500434cc736aa130a83a9ef12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce1106b20028a480ec610ef1f0ed02d" id="r_a0ce1106b20028a480ec610ef1f0ed02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ce1106b20028a480ec610ef1f0ed02d">HPM_TRGM1_OUTPUT_SRC_PWM1_IN20</a>&#160;&#160;&#160;(0x22UL)  /* PWM timer 1 capture input 20 */</td></tr>
<tr class="separator:a0ce1106b20028a480ec610ef1f0ed02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d237756e1471fefd7d5d6100f99968" id="r_a95d237756e1471fefd7d5d6100f99968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95d237756e1471fefd7d5d6100f99968">HPM_TRGM1_OUTPUT_SRC_PWM1_IN21</a>&#160;&#160;&#160;(0x23UL)  /* PWM timer 1 capture input 21 */</td></tr>
<tr class="separator:a95d237756e1471fefd7d5d6100f99968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da6d06b50e765accc5351f1e137412e" id="r_a8da6d06b50e765accc5351f1e137412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8da6d06b50e765accc5351f1e137412e">HPM_TRGM1_OUTPUT_SRC_PWM1_IN22</a>&#160;&#160;&#160;(0x24UL)  /* PWM timer 1 capture input 22 */</td></tr>
<tr class="separator:a8da6d06b50e765accc5351f1e137412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b3ad0d2fcb8187497d1c6e8d3c6f30" id="r_a83b3ad0d2fcb8187497d1c6e8d3c6f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83b3ad0d2fcb8187497d1c6e8d3c6f30">HPM_TRGM1_OUTPUT_SRC_PWM1_IN23</a>&#160;&#160;&#160;(0x25UL)  /* PWM timer 1 capture input 23 */</td></tr>
<tr class="separator:a83b3ad0d2fcb8187497d1c6e8d3c6f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a80b591cda2e6b59fc042aab0a80253" id="r_a9a80b591cda2e6b59fc042aab0a80253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a80b591cda2e6b59fc042aab0a80253">HPM_TRGM1_OUTPUT_SRC_QEI1_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI1 input of phase A */</td></tr>
<tr class="separator:a9a80b591cda2e6b59fc042aab0a80253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaebc34e4fa91365a86c8c12d3e4af6a" id="r_adaebc34e4fa91365a86c8c12d3e4af6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adaebc34e4fa91365a86c8c12d3e4af6a">HPM_TRGM1_OUTPUT_SRC_QEI1_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI1 input of phase B */</td></tr>
<tr class="separator:adaebc34e4fa91365a86c8c12d3e4af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91933cf77185e4186715a345d155e11b" id="r_a91933cf77185e4186715a345d155e11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91933cf77185e4186715a345d155e11b">HPM_TRGM1_OUTPUT_SRC_QEI1_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI1 input of phase Z */</td></tr>
<tr class="separator:a91933cf77185e4186715a345d155e11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a9c5aa9fa473cd0b6653f340ee8cdb" id="r_ab9a9c5aa9fa473cd0b6653f340ee8cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9a9c5aa9fa473cd0b6653f340ee8cdb">HPM_TRGM1_OUTPUT_SRC_QEI1_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI1 input of phase H */</td></tr>
<tr class="separator:ab9a9c5aa9fa473cd0b6653f340ee8cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650375e3d42525460aa873ab3ef51355" id="r_a650375e3d42525460aa873ab3ef51355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a650375e3d42525460aa873ab3ef51355">HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI1 Pause input */</td></tr>
<tr class="separator:a650375e3d42525460aa873ab3ef51355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692c4b24d0df38ba99d5af02d8ae2545" id="r_a692c4b24d0df38ba99d5af02d8ae2545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a692c4b24d0df38ba99d5af02d8ae2545">HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI1 Snap input */</td></tr>
<tr class="separator:a692c4b24d0df38ba99d5af02d8ae2545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0d4485d4e604d4dec83cebe74ed61e" id="r_a4d0d4485d4e604d4dec83cebe74ed61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d0d4485d4e604d4dec83cebe74ed61e">HPM_TRGM1_OUTPUT_SRC_HALL1_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL1 input of phase U */</td></tr>
<tr class="separator:a4d0d4485d4e604d4dec83cebe74ed61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f64513c3a6698e4f1b7987c8e01ac25" id="r_a4f64513c3a6698e4f1b7987c8e01ac25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f64513c3a6698e4f1b7987c8e01ac25">HPM_TRGM1_OUTPUT_SRC_HALL1_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL1 input of phase V */</td></tr>
<tr class="separator:a4f64513c3a6698e4f1b7987c8e01ac25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe81bbbaf2c77e07560620c8fe2f6aa" id="r_adfe81bbbaf2c77e07560620c8fe2f6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfe81bbbaf2c77e07560620c8fe2f6aa">HPM_TRGM1_OUTPUT_SRC_HALL1_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL1 input of phase W */</td></tr>
<tr class="separator:adfe81bbbaf2c77e07560620c8fe2f6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ccfec27657b8d77b72ce5084a493fc" id="r_a47ccfec27657b8d77b72ce5084a493fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47ccfec27657b8d77b72ce5084a493fc">HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL1 Snap input */</td></tr>
<tr class="separator:a47ccfec27657b8d77b72ce5084a493fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3849581738f642b5108fdde46898cb20" id="r_a3849581738f642b5108fdde46898cb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3849581738f642b5108fdde46898cb20">HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI3A</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3A */</td></tr>
<tr class="separator:a3849581738f642b5108fdde46898cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d99d5c0ab8ea91e5f3d200287b3c49" id="r_ae3d99d5c0ab8ea91e5f3d200287b3c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3d99d5c0ab8ea91e5f3d200287b3c49">HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI3B</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3B */</td></tr>
<tr class="separator:ae3d99d5c0ab8ea91e5f3d200287b3c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8462f476abfc851f086889d16d2ba9fc" id="r_a8462f476abfc851f086889d16d2ba9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8462f476abfc851f086889d16d2ba9fc">HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI3C</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3C */</td></tr>
<tr class="separator:a8462f476abfc851f086889d16d2ba9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1947efc5bed84464e6e8ce5167a29ea1" id="r_a1947efc5bed84464e6e8ce5167a29ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1947efc5bed84464e6e8ce5167a29ea1">HPM_TRGM1_OUTPUT_SRC_DAC_BUFF_TRIGGER</a>&#160;&#160;&#160;(0x33UL)  /* DAC buffer mode starts to trigger */</td></tr>
<tr class="separator:a1947efc5bed84464e6e8ce5167a29ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a550d1c0aae3e637a1c67ecb14ef2a8" id="r_a3a550d1c0aae3e637a1c67ecb14ef2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a550d1c0aae3e637a1c67ecb14ef2a8">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1A */</td></tr>
<tr class="separator:a3a550d1c0aae3e637a1c67ecb14ef2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017e30513f6c7c2c0c1a6e161c7c3721" id="r_a017e30513f6c7c2c0c1a6e161c7c3721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a017e30513f6c7c2c0c1a6e161c7c3721">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1B */</td></tr>
<tr class="separator:a017e30513f6c7c2c0c1a6e161c7c3721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cab7a29d1c55b24785f1b1ca9fe6c1b" id="r_a6cab7a29d1c55b24785f1b1ca9fe6c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cab7a29d1c55b24785f1b1ca9fe6c1b">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1C */</td></tr>
<tr class="separator:a6cab7a29d1c55b24785f1b1ca9fe6c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758a87197f3f35a3e2f78aa3e79e650a" id="r_a758a87197f3f35a3e2f78aa3e79e650a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a758a87197f3f35a3e2f78aa3e79e650a">HPM_TRGM1_OUTPUT_SRC_GPTMR2_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR2 counter synchronous input */</td></tr>
<tr class="separator:a758a87197f3f35a3e2f78aa3e79e650a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3dcacfe36eeb1e4e57c7e22d7186bb" id="r_a6e3dcacfe36eeb1e4e57c7e22d7186bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e3dcacfe36eeb1e4e57c7e22d7186bb">HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR2 channel 2 input */</td></tr>
<tr class="separator:a6e3dcacfe36eeb1e4e57c7e22d7186bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619690be97ea9c8ecca8375e1dad31bc" id="r_a619690be97ea9c8ecca8375e1dad31bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a619690be97ea9c8ecca8375e1dad31bc">HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR2 channel 3 input */</td></tr>
<tr class="separator:a619690be97ea9c8ecca8375e1dad31bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33957719319b58978c1f5e4000e28b07" id="r_a33957719319b58978c1f5e4000e28b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33957719319b58978c1f5e4000e28b07">HPM_TRGM1_OUTPUT_SRC_GPTMR3_SYNCI</a>&#160;&#160;&#160;(0x3AUL)  /* GPTMR3 counter synchronous input */</td></tr>
<tr class="separator:a33957719319b58978c1f5e4000e28b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba426c8f14580d8c9a0ecef8c3afaae8" id="r_aba426c8f14580d8c9a0ecef8c3afaae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba426c8f14580d8c9a0ecef8c3afaae8">HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN2</a>&#160;&#160;&#160;(0x3BUL)  /* GPTMR3 channel 2 input */</td></tr>
<tr class="separator:aba426c8f14580d8c9a0ecef8c3afaae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a2debb2526e20120ca7bc91c4c4e71" id="r_aa6a2debb2526e20120ca7bc91c4c4e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6a2debb2526e20120ca7bc91c4c4e71">HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN3</a>&#160;&#160;&#160;(0x3CUL)  /* GPTMR3 channel 3 input */</td></tr>
<tr class="separator:aa6a2debb2526e20120ca7bc91c4c4e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f96715e17cf72d0ba418843dd90635" id="r_a72f96715e17cf72d0ba418843dd90635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72f96715e17cf72d0ba418843dd90635">HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 1 window mode input */</td></tr>
<tr class="separator:a72f96715e17cf72d0ba418843dd90635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53884c4e318a5ae58a6c04219a06a74" id="r_af53884c4e318a5ae58a6c04219a06a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af53884c4e318a5ae58a6c04219a06a74">HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:af53884c4e318a5ae58a6c04219a06a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145799569d32085f1cd4f659430e3587" id="r_a145799569d32085f1cd4f659430e3587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a145799569d32085f1cd4f659430e3587">HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:a145799569d32085f1cd4f659430e3587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d6562a74d324d5db9200382b9c1c39" id="r_a75d6562a74d324d5db9200382b9c1c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75d6562a74d324d5db9200382b9c1c39">HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0</a>&#160;&#160;&#160;(0x40UL)  /* DAC STEP mode triggers input 0 */</td></tr>
<tr class="separator:a75d6562a74d324d5db9200382b9c1c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958341b6e53e87a08a90ffb11d7d035f" id="r_a958341b6e53e87a08a90ffb11d7d035f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958341b6e53e87a08a90ffb11d7d035f">HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1</a>&#160;&#160;&#160;(0x41UL)  /* DAC STEP mode triggers input 1 */</td></tr>
<tr class="separator:a958341b6e53e87a08a90ffb11d7d035f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15e4dee9b31db39e4c714edb2f800de" id="r_ad15e4dee9b31db39e4c714edb2f800de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad15e4dee9b31db39e4c714edb2f800de">HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2</a>&#160;&#160;&#160;(0x42UL)  /* DAC STEP mode triggers input 2 */</td></tr>
<tr class="separator:ad15e4dee9b31db39e4c714edb2f800de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4d973ef66f59f96628162eb3cc8aaf" id="r_a8e4d973ef66f59f96628162eb3cc8aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e4d973ef66f59f96628162eb3cc8aaf">HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3</a>&#160;&#160;&#160;(0x43UL)  /* DAC STEP mode triggers input 3 */</td></tr>
<tr class="separator:a8e4d973ef66f59f96628162eb3cc8aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7370e364bb640985fa16d684b808381f" id="r_a7370e364bb640985fa16d684b808381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7370e364bb640985fa16d684b808381f">HPM_TRGM0_FILTER_SRC_PWM0_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td></tr>
<tr class="separator:a7370e364bb640985fa16d684b808381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247e41b67fbc4514bbb077fa2f82f014" id="r_a247e41b67fbc4514bbb077fa2f82f014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a247e41b67fbc4514bbb077fa2f82f014">HPM_TRGM0_FILTER_SRC_PWM0_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td></tr>
<tr class="separator:a247e41b67fbc4514bbb077fa2f82f014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7280d12924fe34ede8c9f2cc24364a41" id="r_a7280d12924fe34ede8c9f2cc24364a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7280d12924fe34ede8c9f2cc24364a41">HPM_TRGM0_FILTER_SRC_PWM0_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td></tr>
<tr class="separator:a7280d12924fe34ede8c9f2cc24364a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af606d494e9e320e0c71f57ceaf53ae68" id="r_af606d494e9e320e0c71f57ceaf53ae68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af606d494e9e320e0c71f57ceaf53ae68">HPM_TRGM0_FILTER_SRC_PWM0_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td></tr>
<tr class="separator:af606d494e9e320e0c71f57ceaf53ae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e6d39867de06007d937900958f2a3a" id="r_af5e6d39867de06007d937900958f2a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e6d39867de06007d937900958f2a3a">HPM_TRGM0_FILTER_SRC_PWM0_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td></tr>
<tr class="separator:af5e6d39867de06007d937900958f2a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfaa0fb0a3bd6cc4b482703b291f567d" id="r_acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfaa0fb0a3bd6cc4b482703b291f567d">HPM_TRGM0_FILTER_SRC_PWM0_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td></tr>
<tr class="separator:acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c808164568f8bbac2294a8934b4a51" id="r_a48c808164568f8bbac2294a8934b4a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48c808164568f8bbac2294a8934b4a51">HPM_TRGM0_FILTER_SRC_PWM0_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td></tr>
<tr class="separator:a48c808164568f8bbac2294a8934b4a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4f4fe24bf89cfac644ac45ce4f1dee" id="r_a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">HPM_TRGM0_FILTER_SRC_PWM0_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td></tr>
<tr class="separator:a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd139fd1f93b03e05f8d50bf5fd51db" id="r_a4bd139fd1f93b03e05f8d50bf5fd51db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bd139fd1f93b03e05f8d50bf5fd51db">HPM_TRGM0_FILTER_SRC_TRGM0_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 iutput 0 */</td></tr>
<tr class="separator:a4bd139fd1f93b03e05f8d50bf5fd51db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5264c9c00321ede9944faee9c1a6214f" id="r_a5264c9c00321ede9944faee9c1a6214f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5264c9c00321ede9944faee9c1a6214f">HPM_TRGM0_FILTER_SRC_TRGM0_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 iutput 1 */</td></tr>
<tr class="separator:a5264c9c00321ede9944faee9c1a6214f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827c45ffc3d237d70d12248ad16149c0" id="r_a827c45ffc3d237d70d12248ad16149c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a827c45ffc3d237d70d12248ad16149c0">HPM_TRGM0_FILTER_SRC_TRGM0_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 iutput 2 */</td></tr>
<tr class="separator:a827c45ffc3d237d70d12248ad16149c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97efdb485416af15b3efcc125776be87" id="r_a97efdb485416af15b3efcc125776be87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97efdb485416af15b3efcc125776be87">HPM_TRGM0_FILTER_SRC_TRGM0_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 iutput 3 */</td></tr>
<tr class="separator:a97efdb485416af15b3efcc125776be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e1672503c6898ff145304edb4e30e7" id="r_af7e1672503c6898ff145304edb4e30e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7e1672503c6898ff145304edb4e30e7">HPM_TRGM0_FILTER_SRC_TRGM0_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 iutput 4 */</td></tr>
<tr class="separator:af7e1672503c6898ff145304edb4e30e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b69e17334b6b3c45aea49a57342c102" id="r_a7b69e17334b6b3c45aea49a57342c102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b69e17334b6b3c45aea49a57342c102">HPM_TRGM0_FILTER_SRC_TRGM0_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 iutput 5 */</td></tr>
<tr class="separator:a7b69e17334b6b3c45aea49a57342c102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c2cc0055e0a58741f3f94b754c6ffb" id="r_a53c2cc0055e0a58741f3f94b754c6ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c2cc0055e0a58741f3f94b754c6ffb">HPM_TRGM0_FILTER_SRC_TRGM0_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM0 iutput 6 */</td></tr>
<tr class="separator:a53c2cc0055e0a58741f3f94b754c6ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726f7ea879706b8beed2c98f4ba7caf8" id="r_a726f7ea879706b8beed2c98f4ba7caf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a726f7ea879706b8beed2c98f4ba7caf8">HPM_TRGM0_FILTER_SRC_TRGM0_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM0 iutput 7 */</td></tr>
<tr class="separator:a726f7ea879706b8beed2c98f4ba7caf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e106fb46436af833290b6456fe32d4" id="r_a73e106fb46436af833290b6456fe32d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73e106fb46436af833290b6456fe32d4">HPM_TRGM0_FILTER_SRC_TRGM0_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM0 iutput 8 */</td></tr>
<tr class="separator:a73e106fb46436af833290b6456fe32d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a029a3ae32f32ac3e7e7b43303ab9bf" id="r_a3a029a3ae32f32ac3e7e7b43303ab9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a029a3ae32f32ac3e7e7b43303ab9bf">HPM_TRGM0_FILTER_SRC_TRGM0_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM0 iutput 9 */</td></tr>
<tr class="separator:a3a029a3ae32f32ac3e7e7b43303ab9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0742ce742bfe79bbaa7a39ea72c6d75f" id="r_a0742ce742bfe79bbaa7a39ea72c6d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0742ce742bfe79bbaa7a39ea72c6d75f">HPM_TRGM0_FILTER_SRC_TRGM0_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 iutput 10 */</td></tr>
<tr class="separator:a0742ce742bfe79bbaa7a39ea72c6d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aabb5b77275c140ae875882e199fcc" id="r_a80aabb5b77275c140ae875882e199fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80aabb5b77275c140ae875882e199fcc">HPM_TRGM0_FILTER_SRC_TRGM0_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 iutput 11 */</td></tr>
<tr class="separator:a80aabb5b77275c140ae875882e199fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233702ebd9ef18bcced16b4a0523a400" id="r_a233702ebd9ef18bcced16b4a0523a400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a233702ebd9ef18bcced16b4a0523a400">HPM_TRGM1_FILTER_SRC_PWM1_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 1 capture input 0 */</td></tr>
<tr class="separator:a233702ebd9ef18bcced16b4a0523a400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4dcbf6376076a75572083261a61729" id="r_a8f4dcbf6376076a75572083261a61729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f4dcbf6376076a75572083261a61729">HPM_TRGM1_FILTER_SRC_PWM1_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 1 capture input 1 */</td></tr>
<tr class="separator:a8f4dcbf6376076a75572083261a61729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bca5347501db8210fceaae50574a67" id="r_a85bca5347501db8210fceaae50574a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85bca5347501db8210fceaae50574a67">HPM_TRGM1_FILTER_SRC_PWM1_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 1 capture input 2 */</td></tr>
<tr class="separator:a85bca5347501db8210fceaae50574a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b4240a02037f3b9773690a7099a21d" id="r_ab8b4240a02037f3b9773690a7099a21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8b4240a02037f3b9773690a7099a21d">HPM_TRGM1_FILTER_SRC_PWM1_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 1 capture input 3 */</td></tr>
<tr class="separator:ab8b4240a02037f3b9773690a7099a21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8a324c1a99570488287651c7b23a72" id="r_aab8a324c1a99570488287651c7b23a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab8a324c1a99570488287651c7b23a72">HPM_TRGM1_FILTER_SRC_PWM1_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 1 capture input 4 */</td></tr>
<tr class="separator:aab8a324c1a99570488287651c7b23a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e41c015174eb1ee5c70d955652702b6" id="r_a5e41c015174eb1ee5c70d955652702b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e41c015174eb1ee5c70d955652702b6">HPM_TRGM1_FILTER_SRC_PWM1_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 1 capture input 5 */</td></tr>
<tr class="separator:a5e41c015174eb1ee5c70d955652702b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211609e8d4b830997ccc08be15e8ae29" id="r_a211609e8d4b830997ccc08be15e8ae29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a211609e8d4b830997ccc08be15e8ae29">HPM_TRGM1_FILTER_SRC_PWM1_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 1 capture input 6 */</td></tr>
<tr class="separator:a211609e8d4b830997ccc08be15e8ae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c59bf2ddda3d18fee2c9ec3cbcc59b" id="r_a73c59bf2ddda3d18fee2c9ec3cbcc59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73c59bf2ddda3d18fee2c9ec3cbcc59b">HPM_TRGM1_FILTER_SRC_PWM1_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 1 capture input 7 */</td></tr>
<tr class="separator:a73c59bf2ddda3d18fee2c9ec3cbcc59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511a11eb4e3e4933a490fb11cb6e4a05" id="r_a511a11eb4e3e4933a490fb11cb6e4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a511a11eb4e3e4933a490fb11cb6e4a05">HPM_TRGM1_FILTER_SRC_TRGM1_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 iutput 0 */</td></tr>
<tr class="separator:a511a11eb4e3e4933a490fb11cb6e4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05528adda002c50b083b27daf23825db" id="r_a05528adda002c50b083b27daf23825db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05528adda002c50b083b27daf23825db">HPM_TRGM1_FILTER_SRC_TRGM1_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 iutput 1 */</td></tr>
<tr class="separator:a05528adda002c50b083b27daf23825db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ec417dd35bcb46b4a8514111468" id="r_ad9113ec417dd35bcb46b4a8514111468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9113ec417dd35bcb46b4a8514111468">HPM_TRGM1_FILTER_SRC_TRGM1_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 iutput 2 */</td></tr>
<tr class="separator:ad9113ec417dd35bcb46b4a8514111468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9ce9de7ad1a50a47e131734703bd6b" id="r_a8a9ce9de7ad1a50a47e131734703bd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a9ce9de7ad1a50a47e131734703bd6b">HPM_TRGM1_FILTER_SRC_TRGM1_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 iutput 3 */</td></tr>
<tr class="separator:a8a9ce9de7ad1a50a47e131734703bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f0325290f7a1daaef0e1f222ae2530" id="r_ac0f0325290f7a1daaef0e1f222ae2530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0f0325290f7a1daaef0e1f222ae2530">HPM_TRGM1_FILTER_SRC_TRGM1_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 iutput 4 */</td></tr>
<tr class="separator:ac0f0325290f7a1daaef0e1f222ae2530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e073ca4dda54650229990fbecb50a7" id="r_a98e073ca4dda54650229990fbecb50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98e073ca4dda54650229990fbecb50a7">HPM_TRGM1_FILTER_SRC_TRGM1_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 iutput 5 */</td></tr>
<tr class="separator:a98e073ca4dda54650229990fbecb50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54199180bab15aaccc4f4becdcbdb407" id="r_a54199180bab15aaccc4f4becdcbdb407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54199180bab15aaccc4f4becdcbdb407">HPM_TRGM1_FILTER_SRC_TRGM1_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM1 iutput 6 */</td></tr>
<tr class="separator:a54199180bab15aaccc4f4becdcbdb407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e21dc56bea4278af099db27dd74c79" id="r_a90e21dc56bea4278af099db27dd74c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90e21dc56bea4278af099db27dd74c79">HPM_TRGM1_FILTER_SRC_TRGM1_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM1 iutput 7 */</td></tr>
<tr class="separator:a90e21dc56bea4278af099db27dd74c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449f493cb83ebe81f6f63557c9a79912" id="r_a449f493cb83ebe81f6f63557c9a79912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a449f493cb83ebe81f6f63557c9a79912">HPM_TRGM1_FILTER_SRC_TRGM1_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM1 iutput 8 */</td></tr>
<tr class="separator:a449f493cb83ebe81f6f63557c9a79912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf8ca6b2ea57756315a6a2b04bc95e8" id="r_a2bf8ca6b2ea57756315a6a2b04bc95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bf8ca6b2ea57756315a6a2b04bc95e8">HPM_TRGM1_FILTER_SRC_TRGM1_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM1 iutput 9 */</td></tr>
<tr class="separator:a2bf8ca6b2ea57756315a6a2b04bc95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca0f17f0a9e102e247ce4a5cbfeafdd" id="r_a1ca0f17f0a9e102e247ce4a5cbfeafdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ca0f17f0a9e102e247ce4a5cbfeafdd">HPM_TRGM1_FILTER_SRC_TRGM1_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM1 iutput 10 */</td></tr>
<tr class="separator:a1ca0f17f0a9e102e247ce4a5cbfeafdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3180e803f9c532d35563ee8cbb3eb5" id="r_a3f3180e803f9c532d35563ee8cbb3eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f3180e803f9c532d35563ee8cbb3eb5">HPM_TRGM1_FILTER_SRC_TRGM1_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM1 iutput 11 */</td></tr>
<tr class="separator:a3f3180e803f9c532d35563ee8cbb3eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3801ff14beeb3e79c4fa11f379371464" id="r_a3801ff14beeb3e79c4fa11f379371464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3801ff14beeb3e79c4fa11f379371464">HPM_TRGM0_DMA_SRC_PWM0_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 0 comparator 0 */</td></tr>
<tr class="separator:a3801ff14beeb3e79c4fa11f379371464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f99a75f7a800bcfabe9c1d4395b2ed" id="r_a97f99a75f7a800bcfabe9c1d4395b2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97f99a75f7a800bcfabe9c1d4395b2ed">HPM_TRGM0_DMA_SRC_PWM0_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 0 comparator 1 */</td></tr>
<tr class="separator:a97f99a75f7a800bcfabe9c1d4395b2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071452b2daf5ca90585e0cce20feb242" id="r_a071452b2daf5ca90585e0cce20feb242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a071452b2daf5ca90585e0cce20feb242">HPM_TRGM0_DMA_SRC_PWM0_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 0 comparator 2 */</td></tr>
<tr class="separator:a071452b2daf5ca90585e0cce20feb242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf1dbc4680f9291bf97242762c65df5" id="r_adaf1dbc4680f9291bf97242762c65df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adaf1dbc4680f9291bf97242762c65df5">HPM_TRGM0_DMA_SRC_PWM0_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 0 comparator 3 */</td></tr>
<tr class="separator:adaf1dbc4680f9291bf97242762c65df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf9500f25e55b18bf9761ab662e1a7e" id="r_abcf9500f25e55b18bf9761ab662e1a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcf9500f25e55b18bf9761ab662e1a7e">HPM_TRGM0_DMA_SRC_PWM0_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 0 comparator 4 */</td></tr>
<tr class="separator:abcf9500f25e55b18bf9761ab662e1a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8049a8dec22379dd4827146584486e3a" id="r_a8049a8dec22379dd4827146584486e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8049a8dec22379dd4827146584486e3a">HPM_TRGM0_DMA_SRC_PWM0_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 0 comparator 5 */</td></tr>
<tr class="separator:a8049a8dec22379dd4827146584486e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ef1cc5d445fd8fa11400b9e459ff29" id="r_a21ef1cc5d445fd8fa11400b9e459ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21ef1cc5d445fd8fa11400b9e459ff29">HPM_TRGM0_DMA_SRC_PWM0_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 0 comparator 6 */</td></tr>
<tr class="separator:a21ef1cc5d445fd8fa11400b9e459ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b828b2ac2ed06d08aff5cfc21d5557e" id="r_a4b828b2ac2ed06d08aff5cfc21d5557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b828b2ac2ed06d08aff5cfc21d5557e">HPM_TRGM0_DMA_SRC_PWM0_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 0 comparator 7 */</td></tr>
<tr class="separator:a4b828b2ac2ed06d08aff5cfc21d5557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd68759729243941c53cccfd89dd46a" id="r_a4cd68759729243941c53cccfd89dd46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cd68759729243941c53cccfd89dd46a">HPM_TRGM0_DMA_SRC_PWM0_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 0 comparator 8 */</td></tr>
<tr class="separator:a4cd68759729243941c53cccfd89dd46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b5e131a8264f0bca5779641f60c8a5" id="r_a45b5e131a8264f0bca5779641f60c8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45b5e131a8264f0bca5779641f60c8a5">HPM_TRGM0_DMA_SRC_PWM0_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 0 comparator 9 */</td></tr>
<tr class="separator:a45b5e131a8264f0bca5779641f60c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62cf442357f9b95aa4007904ab68f5a" id="r_ab62cf442357f9b95aa4007904ab68f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab62cf442357f9b95aa4007904ab68f5a">HPM_TRGM0_DMA_SRC_PWM0_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 0 comparator 10 */</td></tr>
<tr class="separator:ab62cf442357f9b95aa4007904ab68f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528f8d6be466a825bde389b95b734a89" id="r_a528f8d6be466a825bde389b95b734a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a528f8d6be466a825bde389b95b734a89">HPM_TRGM0_DMA_SRC_PWM0_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 0 comparator 11 */</td></tr>
<tr class="separator:a528f8d6be466a825bde389b95b734a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fbadac5165a700298b01403d99ab4b" id="r_a83fbadac5165a700298b01403d99ab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83fbadac5165a700298b01403d99ab4b">HPM_TRGM0_DMA_SRC_PWM0_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 0 comparator 12 */</td></tr>
<tr class="separator:a83fbadac5165a700298b01403d99ab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb300ad3103d3be5a9fad7227a0b42ca" id="r_abb300ad3103d3be5a9fad7227a0b42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb300ad3103d3be5a9fad7227a0b42ca">HPM_TRGM0_DMA_SRC_PWM0_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 0 comparator 13 */</td></tr>
<tr class="separator:abb300ad3103d3be5a9fad7227a0b42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5b7be4c2f3ed4578d5007ba627d75d" id="r_a9c5b7be4c2f3ed4578d5007ba627d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c5b7be4c2f3ed4578d5007ba627d75d">HPM_TRGM0_DMA_SRC_PWM0_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 0 comparator 14 */</td></tr>
<tr class="separator:a9c5b7be4c2f3ed4578d5007ba627d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab176c3d7c440876e81dda1894257aac5" id="r_ab176c3d7c440876e81dda1894257aac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab176c3d7c440876e81dda1894257aac5">HPM_TRGM0_DMA_SRC_PWM0_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 0 comparator 15 */</td></tr>
<tr class="separator:ab176c3d7c440876e81dda1894257aac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4edbbb4f8e43b0fe040bab16f365ba" id="r_a4f4edbbb4f8e43b0fe040bab16f365ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f4edbbb4f8e43b0fe040bab16f365ba">HPM_TRGM0_DMA_SRC_PWM0_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 0 comparator 16 */</td></tr>
<tr class="separator:a4f4edbbb4f8e43b0fe040bab16f365ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a58db3a59dfe4b3c1ba22ad6556746" id="r_a18a58db3a59dfe4b3c1ba22ad6556746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18a58db3a59dfe4b3c1ba22ad6556746">HPM_TRGM0_DMA_SRC_PWM0_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 0 comparator 17 */</td></tr>
<tr class="separator:a18a58db3a59dfe4b3c1ba22ad6556746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7948a0719a8253a0cc14e06315cfb120" id="r_a7948a0719a8253a0cc14e06315cfb120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7948a0719a8253a0cc14e06315cfb120">HPM_TRGM0_DMA_SRC_PWM0_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 0 comparator 18 */</td></tr>
<tr class="separator:a7948a0719a8253a0cc14e06315cfb120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af520d65912ad75de61059eb6af91de35" id="r_af520d65912ad75de61059eb6af91de35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af520d65912ad75de61059eb6af91de35">HPM_TRGM0_DMA_SRC_PWM0_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 0 comparator 19 */</td></tr>
<tr class="separator:af520d65912ad75de61059eb6af91de35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4584d71a5f74ee26b1fe71df044cfc3d" id="r_a4584d71a5f74ee26b1fe71df044cfc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4584d71a5f74ee26b1fe71df044cfc3d">HPM_TRGM0_DMA_SRC_PWM0_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 0 comparator 20 */</td></tr>
<tr class="separator:a4584d71a5f74ee26b1fe71df044cfc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4673cf99f7060b910403588b772fb2" id="r_aed4673cf99f7060b910403588b772fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed4673cf99f7060b910403588b772fb2">HPM_TRGM0_DMA_SRC_PWM0_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 0 comparator 21 */</td></tr>
<tr class="separator:aed4673cf99f7060b910403588b772fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61a30b4ac531a6db74d186027f978a1" id="r_aa61a30b4ac531a6db74d186027f978a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61a30b4ac531a6db74d186027f978a1">HPM_TRGM0_DMA_SRC_PWM0_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 0 comparator 22 */</td></tr>
<tr class="separator:aa61a30b4ac531a6db74d186027f978a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565b0bafd0813db9d4a23423624e6f85" id="r_a565b0bafd0813db9d4a23423624e6f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a565b0bafd0813db9d4a23423624e6f85">HPM_TRGM0_DMA_SRC_PWM0_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 0 comparator 23 */</td></tr>
<tr class="separator:a565b0bafd0813db9d4a23423624e6f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310b94e33dcbf64562b6461b1022b264" id="r_a310b94e33dcbf64562b6461b1022b264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a310b94e33dcbf64562b6461b1022b264">HPM_TRGM0_DMA_SRC_PWM0_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 counter reload */</td></tr>
<tr class="separator:a310b94e33dcbf64562b6461b1022b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efe94aa8a0f365f7dc5bb1e0bdab547" id="r_a6efe94aa8a0f365f7dc5bb1e0bdab547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6efe94aa8a0f365f7dc5bb1e0bdab547">HPM_TRGM0_DMA_SRC_PWM0_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 half cycle reload */</td></tr>
<tr class="separator:a6efe94aa8a0f365f7dc5bb1e0bdab547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12eca9afb085607ed009b425b75d6abf" id="r_a12eca9afb085607ed009b425b75d6abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12eca9afb085607ed009b425b75d6abf">HPM_TRGM0_DMA_SRC_PWM0_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 extended counter reload */</td></tr>
<tr class="separator:a12eca9afb085607ed009b425b75d6abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33494614625bdb5ac5f9455edc073dea" id="r_a33494614625bdb5ac5f9455edc073dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33494614625bdb5ac5f9455edc073dea">HPM_TRGM0_DMA_SRC_QEI0</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI0 */</td></tr>
<tr class="separator:a33494614625bdb5ac5f9455edc073dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369923a494bae6f5ecfc06d31dc4e134" id="r_a369923a494bae6f5ecfc06d31dc4e134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a369923a494bae6f5ecfc06d31dc4e134">HPM_TRGM0_DMA_SRC_HALL0</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL0 */</td></tr>
<tr class="separator:a369923a494bae6f5ecfc06d31dc4e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d345195be7362dbdaec3285a0dab43" id="r_a83d345195be7362dbdaec3285a0dab43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83d345195be7362dbdaec3285a0dab43">HPM_TRGM1_DMA_SRC_PWM1_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 1 comparator 0 */</td></tr>
<tr class="separator:a83d345195be7362dbdaec3285a0dab43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98161d5054e4eaed5762c0edf4f17329" id="r_a98161d5054e4eaed5762c0edf4f17329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98161d5054e4eaed5762c0edf4f17329">HPM_TRGM1_DMA_SRC_PWM1_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 1 comparator 1 */</td></tr>
<tr class="separator:a98161d5054e4eaed5762c0edf4f17329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adade2e64ddcf2c91b9124733eda3d489" id="r_adade2e64ddcf2c91b9124733eda3d489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adade2e64ddcf2c91b9124733eda3d489">HPM_TRGM1_DMA_SRC_PWM1_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 1 comparator 2 */</td></tr>
<tr class="separator:adade2e64ddcf2c91b9124733eda3d489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7a4d100ac10030824defae9f67047e" id="r_aba7a4d100ac10030824defae9f67047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7a4d100ac10030824defae9f67047e">HPM_TRGM1_DMA_SRC_PWM1_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 1 comparator 3 */</td></tr>
<tr class="separator:aba7a4d100ac10030824defae9f67047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c4f4f4f60f3b2aa01b1858e9d4bc19" id="r_a89c4f4f4f60f3b2aa01b1858e9d4bc19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89c4f4f4f60f3b2aa01b1858e9d4bc19">HPM_TRGM1_DMA_SRC_PWM1_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 1 comparator 4 */</td></tr>
<tr class="separator:a89c4f4f4f60f3b2aa01b1858e9d4bc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee2bc41f2ee878e774842fe79b0370f" id="r_adee2bc41f2ee878e774842fe79b0370f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adee2bc41f2ee878e774842fe79b0370f">HPM_TRGM1_DMA_SRC_PWM1_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 1 comparator 5 */</td></tr>
<tr class="separator:adee2bc41f2ee878e774842fe79b0370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9aa63333c5cb37704861a40e0738ea" id="r_afd9aa63333c5cb37704861a40e0738ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd9aa63333c5cb37704861a40e0738ea">HPM_TRGM1_DMA_SRC_PWM1_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 1 comparator 6 */</td></tr>
<tr class="separator:afd9aa63333c5cb37704861a40e0738ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65f08a7e9c3712b947ca6d604bdc3c2" id="r_ac65f08a7e9c3712b947ca6d604bdc3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac65f08a7e9c3712b947ca6d604bdc3c2">HPM_TRGM1_DMA_SRC_PWM1_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 1 comparator 7 */</td></tr>
<tr class="separator:ac65f08a7e9c3712b947ca6d604bdc3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c883f407b2057c1ac708e469cb3793" id="r_ae0c883f407b2057c1ac708e469cb3793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0c883f407b2057c1ac708e469cb3793">HPM_TRGM1_DMA_SRC_PWM1_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 1 comparator 8 */</td></tr>
<tr class="separator:ae0c883f407b2057c1ac708e469cb3793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8201d5e3f76c2d03201bdbf359a4310d" id="r_a8201d5e3f76c2d03201bdbf359a4310d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8201d5e3f76c2d03201bdbf359a4310d">HPM_TRGM1_DMA_SRC_PWM1_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 1 comparator 9 */</td></tr>
<tr class="separator:a8201d5e3f76c2d03201bdbf359a4310d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6dcb396e946e0e86398ee80893159f" id="r_a8a6dcb396e946e0e86398ee80893159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a6dcb396e946e0e86398ee80893159f">HPM_TRGM1_DMA_SRC_PWM1_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 1 comparator 10 */</td></tr>
<tr class="separator:a8a6dcb396e946e0e86398ee80893159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb614125d73c42af24ffc540c0f8067d" id="r_acb614125d73c42af24ffc540c0f8067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb614125d73c42af24ffc540c0f8067d">HPM_TRGM1_DMA_SRC_PWM1_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 1 comparator 11 */</td></tr>
<tr class="separator:acb614125d73c42af24ffc540c0f8067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba5c23e2b33f6aeeb38d1b3c3fb7f15" id="r_a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ba5c23e2b33f6aeeb38d1b3c3fb7f15">HPM_TRGM1_DMA_SRC_PWM1_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 1 comparator 12 */</td></tr>
<tr class="separator:a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24456ba684afdc3dfa9cc14399b40b1" id="r_af24456ba684afdc3dfa9cc14399b40b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24456ba684afdc3dfa9cc14399b40b1">HPM_TRGM1_DMA_SRC_PWM1_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 1 comparator 13 */</td></tr>
<tr class="separator:af24456ba684afdc3dfa9cc14399b40b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d95997f956d780036cd978fd8847d8" id="r_ab5d95997f956d780036cd978fd8847d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5d95997f956d780036cd978fd8847d8">HPM_TRGM1_DMA_SRC_PWM1_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 1 comparator 14 */</td></tr>
<tr class="separator:ab5d95997f956d780036cd978fd8847d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03dff7022973ab83c4b9f53da4b43d8" id="r_af03dff7022973ab83c4b9f53da4b43d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af03dff7022973ab83c4b9f53da4b43d8">HPM_TRGM1_DMA_SRC_PWM1_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 1 comparator 15 */</td></tr>
<tr class="separator:af03dff7022973ab83c4b9f53da4b43d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ecbbc0112edeb54c33e27ab6eaccbe" id="r_ae2ecbbc0112edeb54c33e27ab6eaccbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2ecbbc0112edeb54c33e27ab6eaccbe">HPM_TRGM1_DMA_SRC_PWM1_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 1 comparator 16 */</td></tr>
<tr class="separator:ae2ecbbc0112edeb54c33e27ab6eaccbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ba99405672c5cd9a2b355e9b63ccb" id="r_a3a5ba99405672c5cd9a2b355e9b63ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a5ba99405672c5cd9a2b355e9b63ccb">HPM_TRGM1_DMA_SRC_PWM1_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 1 comparator 17 */</td></tr>
<tr class="separator:a3a5ba99405672c5cd9a2b355e9b63ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e41787259a5357f3bebe03d84ffe07b" id="r_a3e41787259a5357f3bebe03d84ffe07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e41787259a5357f3bebe03d84ffe07b">HPM_TRGM1_DMA_SRC_PWM1_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 1 comparator 18 */</td></tr>
<tr class="separator:a3e41787259a5357f3bebe03d84ffe07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e645511c8e948ffdca2b120dce9129" id="r_a63e645511c8e948ffdca2b120dce9129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63e645511c8e948ffdca2b120dce9129">HPM_TRGM1_DMA_SRC_PWM1_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 1 comparator 19 */</td></tr>
<tr class="separator:a63e645511c8e948ffdca2b120dce9129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80d1488738eb467f4fdfd4c7574186" id="r_acc80d1488738eb467f4fdfd4c7574186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc80d1488738eb467f4fdfd4c7574186">HPM_TRGM1_DMA_SRC_PWM1_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 1 comparator 20 */</td></tr>
<tr class="separator:acc80d1488738eb467f4fdfd4c7574186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3120235ee82b68f18937c11eb94ed28a" id="r_a3120235ee82b68f18937c11eb94ed28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3120235ee82b68f18937c11eb94ed28a">HPM_TRGM1_DMA_SRC_PWM1_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 1 comparator 21 */</td></tr>
<tr class="separator:a3120235ee82b68f18937c11eb94ed28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe02f3c4b7a7209bd9d21aed5772da1" id="r_a1fe02f3c4b7a7209bd9d21aed5772da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fe02f3c4b7a7209bd9d21aed5772da1">HPM_TRGM1_DMA_SRC_PWM1_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 1 comparator 22 */</td></tr>
<tr class="separator:a1fe02f3c4b7a7209bd9d21aed5772da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadfe44646053dfe96d94fd064224d15" id="r_acadfe44646053dfe96d94fd064224d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acadfe44646053dfe96d94fd064224d15">HPM_TRGM1_DMA_SRC_PWM1_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 1 comparator 23 */</td></tr>
<tr class="separator:acadfe44646053dfe96d94fd064224d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca430492229c599bcfc71b7ed99d4945" id="r_aca430492229c599bcfc71b7ed99d4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca430492229c599bcfc71b7ed99d4945">HPM_TRGM1_DMA_SRC_PWM1_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 counter reload */</td></tr>
<tr class="separator:aca430492229c599bcfc71b7ed99d4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b575ef543401f4451758a1acf85c14" id="r_ab6b575ef543401f4451758a1acf85c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6b575ef543401f4451758a1acf85c14">HPM_TRGM1_DMA_SRC_PWM1_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 half cycle reload */</td></tr>
<tr class="separator:ab6b575ef543401f4451758a1acf85c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04565f16690b0f3d6a276d38534de34c" id="r_a04565f16690b0f3d6a276d38534de34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04565f16690b0f3d6a276d38534de34c">HPM_TRGM1_DMA_SRC_PWM1_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 extended counter reload */</td></tr>
<tr class="separator:a04565f16690b0f3d6a276d38534de34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5c90eb41b7d8b8a96e8230532d8efc" id="r_a0f5c90eb41b7d8b8a96e8230532d8efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f5c90eb41b7d8b8a96e8230532d8efc">HPM_TRGM1_DMA_SRC_QEI1</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI1 */</td></tr>
<tr class="separator:a0f5c90eb41b7d8b8a96e8230532d8efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa30006ed31343b12eb151490ad56d1f" id="r_afa30006ed31343b12eb151490ad56d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa30006ed31343b12eb151490ad56d1f">HPM_TRGM1_DMA_SRC_HALL1</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL1 */</td></tr>
<tr class="separator:afa30006ed31343b12eb151490ad56d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a369923a494bae6f5ecfc06d31dc4e134" name="a369923a494bae6f5ecfc06d31dc4e134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369923a494bae6f5ecfc06d31dc4e134">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_HALL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_HALL0&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3801ff14beeb3e79c4fa11f379371464" name="a3801ff14beeb3e79c4fa11f379371464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3801ff14beeb3e79c4fa11f379371464">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 0 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97f99a75f7a800bcfabe9c1d4395b2ed" name="a97f99a75f7a800bcfabe9c1d4395b2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f99a75f7a800bcfabe9c1d4395b2ed">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 0 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62cf442357f9b95aa4007904ab68f5a" name="ab62cf442357f9b95aa4007904ab68f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62cf442357f9b95aa4007904ab68f5a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 0 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528f8d6be466a825bde389b95b734a89" name="a528f8d6be466a825bde389b95b734a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528f8d6be466a825bde389b95b734a89">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 0 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83fbadac5165a700298b01403d99ab4b" name="a83fbadac5165a700298b01403d99ab4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83fbadac5165a700298b01403d99ab4b">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 0 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb300ad3103d3be5a9fad7227a0b42ca" name="abb300ad3103d3be5a9fad7227a0b42ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb300ad3103d3be5a9fad7227a0b42ca">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 0 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5b7be4c2f3ed4578d5007ba627d75d" name="a9c5b7be4c2f3ed4578d5007ba627d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5b7be4c2f3ed4578d5007ba627d75d">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 0 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab176c3d7c440876e81dda1894257aac5" name="ab176c3d7c440876e81dda1894257aac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab176c3d7c440876e81dda1894257aac5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 0 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f4edbbb4f8e43b0fe040bab16f365ba" name="a4f4edbbb4f8e43b0fe040bab16f365ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4edbbb4f8e43b0fe040bab16f365ba">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 0 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18a58db3a59dfe4b3c1ba22ad6556746" name="a18a58db3a59dfe4b3c1ba22ad6556746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a58db3a59dfe4b3c1ba22ad6556746">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 0 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7948a0719a8253a0cc14e06315cfb120" name="a7948a0719a8253a0cc14e06315cfb120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7948a0719a8253a0cc14e06315cfb120">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 0 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af520d65912ad75de61059eb6af91de35" name="af520d65912ad75de61059eb6af91de35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af520d65912ad75de61059eb6af91de35">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 0 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071452b2daf5ca90585e0cce20feb242" name="a071452b2daf5ca90585e0cce20feb242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071452b2daf5ca90585e0cce20feb242">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 0 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4584d71a5f74ee26b1fe71df044cfc3d" name="a4584d71a5f74ee26b1fe71df044cfc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4584d71a5f74ee26b1fe71df044cfc3d">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 0 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4673cf99f7060b910403588b772fb2" name="aed4673cf99f7060b910403588b772fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4673cf99f7060b910403588b772fb2">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 0 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61a30b4ac531a6db74d186027f978a1" name="aa61a30b4ac531a6db74d186027f978a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61a30b4ac531a6db74d186027f978a1">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 0 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565b0bafd0813db9d4a23423624e6f85" name="a565b0bafd0813db9d4a23423624e6f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565b0bafd0813db9d4a23423624e6f85">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 0 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaf1dbc4680f9291bf97242762c65df5" name="adaf1dbc4680f9291bf97242762c65df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf1dbc4680f9291bf97242762c65df5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 0 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcf9500f25e55b18bf9761ab662e1a7e" name="abcf9500f25e55b18bf9761ab662e1a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf9500f25e55b18bf9761ab662e1a7e">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 0 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8049a8dec22379dd4827146584486e3a" name="a8049a8dec22379dd4827146584486e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8049a8dec22379dd4827146584486e3a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 0 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ef1cc5d445fd8fa11400b9e459ff29" name="a21ef1cc5d445fd8fa11400b9e459ff29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ef1cc5d445fd8fa11400b9e459ff29">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 0 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b828b2ac2ed06d08aff5cfc21d5557e" name="a4b828b2ac2ed06d08aff5cfc21d5557e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b828b2ac2ed06d08aff5cfc21d5557e">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 0 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd68759729243941c53cccfd89dd46a" name="a4cd68759729243941c53cccfd89dd46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd68759729243941c53cccfd89dd46a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 0 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b5e131a8264f0bca5779641f60c8a5" name="a45b5e131a8264f0bca5779641f60c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b5e131a8264f0bca5779641f60c8a5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 0 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6efe94aa8a0f365f7dc5bb1e0bdab547" name="a6efe94aa8a0f365f7dc5bb1e0bdab547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efe94aa8a0f365f7dc5bb1e0bdab547">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a310b94e33dcbf64562b6461b1022b264" name="a310b94e33dcbf64562b6461b1022b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310b94e33dcbf64562b6461b1022b264">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12eca9afb085607ed009b425b75d6abf" name="a12eca9afb085607ed009b425b75d6abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12eca9afb085607ed009b425b75d6abf">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33494614625bdb5ac5f9455edc073dea" name="a33494614625bdb5ac5f9455edc073dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33494614625bdb5ac5f9455edc073dea">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_QEI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_QEI0&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7370e364bb640985fa16d684b808381f" name="a7370e364bb640985fa16d684b808381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7370e364bb640985fa16d684b808381f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247e41b67fbc4514bbb077fa2f82f014" name="a247e41b67fbc4514bbb077fa2f82f014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247e41b67fbc4514bbb077fa2f82f014">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7280d12924fe34ede8c9f2cc24364a41" name="a7280d12924fe34ede8c9f2cc24364a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7280d12924fe34ede8c9f2cc24364a41">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af606d494e9e320e0c71f57ceaf53ae68" name="af606d494e9e320e0c71f57ceaf53ae68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af606d494e9e320e0c71f57ceaf53ae68">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e6d39867de06007d937900958f2a3a" name="af5e6d39867de06007d937900958f2a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e6d39867de06007d937900958f2a3a">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfaa0fb0a3bd6cc4b482703b291f567d" name="acfaa0fb0a3bd6cc4b482703b291f567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfaa0fb0a3bd6cc4b482703b291f567d">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c808164568f8bbac2294a8934b4a51" name="a48c808164568f8bbac2294a8934b4a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c808164568f8bbac2294a8934b4a51">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4f4fe24bf89cfac644ac45ce4f1dee" name="a1f4f4fe24bf89cfac644ac45ce4f1dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd139fd1f93b03e05f8d50bf5fd51db" name="a4bd139fd1f93b03e05f8d50bf5fd51db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd139fd1f93b03e05f8d50bf5fd51db">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM0 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5264c9c00321ede9944faee9c1a6214f" name="a5264c9c00321ede9944faee9c1a6214f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5264c9c00321ede9944faee9c1a6214f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM0 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0742ce742bfe79bbaa7a39ea72c6d75f" name="a0742ce742bfe79bbaa7a39ea72c6d75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0742ce742bfe79bbaa7a39ea72c6d75f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM0 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80aabb5b77275c140ae875882e199fcc" name="a80aabb5b77275c140ae875882e199fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80aabb5b77275c140ae875882e199fcc">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM0 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a827c45ffc3d237d70d12248ad16149c0" name="a827c45ffc3d237d70d12248ad16149c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827c45ffc3d237d70d12248ad16149c0">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM0 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97efdb485416af15b3efcc125776be87" name="a97efdb485416af15b3efcc125776be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97efdb485416af15b3efcc125776be87">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM0 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7e1672503c6898ff145304edb4e30e7" name="af7e1672503c6898ff145304edb4e30e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e1672503c6898ff145304edb4e30e7">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM0 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b69e17334b6b3c45aea49a57342c102" name="a7b69e17334b6b3c45aea49a57342c102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b69e17334b6b3c45aea49a57342c102">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM0 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c2cc0055e0a58741f3f94b754c6ffb" name="a53c2cc0055e0a58741f3f94b754c6ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c2cc0055e0a58741f3f94b754c6ffb">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM0 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726f7ea879706b8beed2c98f4ba7caf8" name="a726f7ea879706b8beed2c98f4ba7caf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726f7ea879706b8beed2c98f4ba7caf8">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM0 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e106fb46436af833290b6456fe32d4" name="a73e106fb46436af833290b6456fe32d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e106fb46436af833290b6456fe32d4">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM0 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a029a3ae32f32ac3e7e7b43303ab9bf" name="a3a029a3ae32f32ac3e7e7b43303ab9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a029a3ae32f32ac3e7e7b43303ab9bf">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM0 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad201327342fa791acfb5eeb5faad1581" name="ad201327342fa791acfb5eeb5faad1581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad201327342fa791acfb5eeb5faad1581">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9ea61a55199b33b78589a8bdea5ee7b" name="ad9ea61a55199b33b78589a8bdea5ee7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ea61a55199b33b78589a8bdea5ee7b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e1bd4bdb65535e5bb8b9efc46b1175" name="a18e1bd4bdb65535e5bb8b9efc46b1175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e1bd4bdb65535e5bb8b9efc46b1175">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x38UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4dcae4c463298feea4905610c796684" name="ae4dcae4c463298feea4905610c796684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dcae4c463298feea4905610c796684">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2&#160;&#160;&#160;(0x30UL)  /* GPTMR0 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ccfa45fe17a430fe287b346e337a21e" name="a1ccfa45fe17a430fe287b346e337a21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccfa45fe17a430fe287b346e337a21e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3&#160;&#160;&#160;(0x31UL)  /* GPTMR0 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada1bf2061fdb40c4ad2eb05ecfe5fb1f" name="ada1bf2061fdb40c4ad2eb05ecfe5fb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1bf2061fdb40c4ad2eb05ecfe5fb1f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2&#160;&#160;&#160;(0x32UL)  /* GPTMR1 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8214fe4a315e2fc405a3cc2eee51609f" name="a8214fe4a315e2fc405a3cc2eee51609f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8214fe4a315e2fc405a3cc2eee51609f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3&#160;&#160;&#160;(0x33UL)  /* GPTMR1 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2de793e2927d9c0689c6820c5ad63315" name="a2de793e2927d9c0689c6820c5ad63315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de793e2927d9c0689c6820c5ad63315">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_HALL0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_HALL0_TRGO&#160;&#160;&#160;(0x25UL)  /* HALL0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60aefd00c8188c35f90dff9b9bc69d4a" name="a60aefd00c8188c35f90dff9b9bc69d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60aefd00c8188c35f90dff9b9bc69d4a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_NTMR0_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_NTMR0_CH0_OUT&#160;&#160;&#160;(0x29UL)  /* NTMR channel 0 comparison output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a8924f358e209d15dd55f931feec5e" name="a19a8924f358e209d15dd55f931feec5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a8924f358e209d15dd55f931feec5e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_NTMR0_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_NTMR0_CH1_OUT&#160;&#160;&#160;(0x27UL)  /* NTMR channel 1 comparison output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3378ecfff4fb16587328c8f7718a332" name="aa3378ecfff4fb16587328c8f7718a332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3378ecfff4fb16587328c8f7718a332">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x2AUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b45327f34ed8cbc7f0f6a87d3cff1de" name="a5b45327f34ed8cbc7f0f6a87d3cff1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x2BUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c51c32a128fbec2d43870e7145fe9b" name="a53c51c32a128fbec2d43870e7145fe9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c51c32a128fbec2d43870e7145fe9b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a446e6f1ec62c9fd1eb3ad5d70fad6630" name="a446e6f1ec62c9fd1eb3ad5d70fad6630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446e6f1ec62c9fd1eb3ad5d70fad6630">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad0b3f699d26b17bdf4e34b5b140fc0c" name="aad0b3f699d26b17bdf4e34b5b140fc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0b3f699d26b17bdf4e34b5b140fc0c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc519aaca0643895b277955c050df63" name="a0bc519aaca0643895b277955c050df63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc519aaca0643895b277955c050df63">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5339058ee1cde170c3ac75437320c57c" name="a5339058ee1cde170c3ac75437320c57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339058ee1cde170c3ac75437320c57c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab900476500243ddeec0a1c1510af958e" name="ab900476500243ddeec0a1c1510af958e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab900476500243ddeec0a1c1510af958e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94fe47f86099f80bdd49617c75c2f90e" name="a94fe47f86099f80bdd49617c75c2f90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fe47f86099f80bdd49617c75c2f90e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH16REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH16REF&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 channel 16 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577195ebdc27bbce7ef9d8c15d189a3b" name="a577195ebdc27bbce7ef9d8c15d189a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577195ebdc27bbce7ef9d8c15d189a3b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH17REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH17REF&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 channel 17 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af530db99fae574825efe5bb69d21040a" name="af530db99fae574825efe5bb69d21040a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af530db99fae574825efe5bb69d21040a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH18REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH18REF&#160;&#160;&#160;(0x1EUL)  /* PWM timer 0 channel 18 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384b3626e3aaf87ee1aa462bf44d8f84" name="a384b3626e3aaf87ee1aa462bf44d8f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384b3626e3aaf87ee1aa462bf44d8f84">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH19REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH19REF&#160;&#160;&#160;(0x1FUL)  /* PWM timer 0 channel 19 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4389ee742745576b3f2a8a22322bda0d" name="a4389ee742745576b3f2a8a22322bda0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4389ee742745576b3f2a8a22322bda0d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH20REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH20REF&#160;&#160;&#160;(0x20UL)  /* PWM timer 0 channel 20 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12794c38af8775c646e3bfec38618da" name="ab12794c38af8775c646e3bfec38618da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12794c38af8775c646e3bfec38618da">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH21REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH21REF&#160;&#160;&#160;(0x21UL)  /* PWM timer 0 channel 21 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fd6ededbdded7ca82eed85a15dd3c16" name="a6fd6ededbdded7ca82eed85a15dd3c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd6ededbdded7ca82eed85a15dd3c16">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH22REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH22REF&#160;&#160;&#160;(0x22UL)  /* PWM timer 0 channel 22 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a77d6a63018346bdda61d958f09ca31" name="a0a77d6a63018346bdda61d958f09ca31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a77d6a63018346bdda61d958f09ca31">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH23REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH23REF&#160;&#160;&#160;(0x23UL)  /* PWM timer 0 channel 23 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa467f44b9a74b328f2236d0f948aa251" name="aa467f44b9a74b328f2236d0f948aa251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa467f44b9a74b328f2236d0f948aa251">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28d5d2ee04ebae96bcce3219e997a781" name="a28d5d2ee04ebae96bcce3219e997a781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d5d2ee04ebae96bcce3219e997a781">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726b71b53988510174801c0c8be8a48e" name="a726b71b53988510174801c0c8be8a48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726b71b53988510174801c0c8be8a48e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_QEI0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_QEI0_TRGO&#160;&#160;&#160;(0x24UL)  /* QEI0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a053ffcb65a9269a5919da4def451e7d6" name="a053ffcb65a9269a5919da4def451e7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053ffcb65a9269a5919da4def451e7d6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT0_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT0_CH0&#160;&#160;&#160;(0x2CUL)  /* SYNT0 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3727bfca05292983d336536993e0186c" name="a3727bfca05292983d336536993e0186c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3727bfca05292983d336536993e0186c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT0_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT0_CH1&#160;&#160;&#160;(0x2DUL)  /* SYNT0 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dae80ddf3f57ff3a9ea23fa823f4f8d" name="a1dae80ddf3f57ff3a9ea23fa823f4f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dae80ddf3f57ff3a9ea23fa823f4f8d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT0_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT0_CH2&#160;&#160;&#160;(0x2EUL)  /* SYNT0 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ed8d333b15d7017a7dbed3fd9edef6" name="a96ed8d333b15d7017a7dbed3fd9edef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ed8d333b15d7017a7dbed3fd9edef6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT0_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT0_CH3&#160;&#160;&#160;(0x2FUL)  /* SYNT0 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b210110306b0681fcdf3ff04327c7b6" name="a3b210110306b0681fcdf3ff04327c7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b210110306b0681fcdf3ff04327c7b6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P0&#160;&#160;&#160;(0x2UL)   /* TRGM0 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f25e30b99a044912762f764cd358858" name="a4f25e30b99a044912762f764cd358858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f25e30b99a044912762f764cd358858">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P1&#160;&#160;&#160;(0x3UL)   /* TRGM0 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a492c201de7c6605015f236007439648c" name="a492c201de7c6605015f236007439648c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c201de7c6605015f236007439648c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0xCUL)   /* TRGM0 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfd83711f4fed1877b28a6e79b310ede" name="abfd83711f4fed1877b28a6e79b310ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd83711f4fed1877b28a6e79b310ede">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0xDUL)   /* TRGM0 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1397a3aa36258836f59918cd689d1093" name="a1397a3aa36258836f59918cd689d1093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1397a3aa36258836f59918cd689d1093">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P2&#160;&#160;&#160;(0x4UL)   /* TRGM0 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f265b26908da056acd015a94ebc7775" name="a8f265b26908da056acd015a94ebc7775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f265b26908da056acd015a94ebc7775">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P3&#160;&#160;&#160;(0x5UL)   /* TRGM0 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5679c784a024b024ba805bdaea5508d" name="ab5679c784a024b024ba805bdaea5508d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5679c784a024b024ba805bdaea5508d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P4&#160;&#160;&#160;(0x6UL)   /* TRGM0 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab781af381dc5a449bb65a8ad11f2d281" name="ab781af381dc5a449bb65a8ad11f2d281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab781af381dc5a449bb65a8ad11f2d281">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P5&#160;&#160;&#160;(0x7UL)   /* TRGM0 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f99c6d88f9ce7f95ab89b3b621de1ad" name="a3f99c6d88f9ce7f95ab89b3b621de1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f99c6d88f9ce7f95ab89b3b621de1ad">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P6&#160;&#160;&#160;(0x8UL)   /* TRGM0 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75066be679deae40683e4d9367f94488" name="a75066be679deae40683e4d9367f94488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75066be679deae40683e4d9367f94488">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P7&#160;&#160;&#160;(0x9UL)   /* TRGM0 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d19ca8b9f755ac2ac73ab5b1db95036" name="a6d19ca8b9f755ac2ac73ab5b1db95036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ca8b9f755ac2ac73ab5b1db95036">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P8&#160;&#160;&#160;(0xAUL)   /* TRGM0 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59ece4cd2bc031d2a2eb9f0cfb04783" name="ad59ece4cd2bc031d2a2eb9f0cfb04783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59ece4cd2bc031d2a2eb9f0cfb04783">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P9&#160;&#160;&#160;(0xBUL)   /* TRGM0 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0ce05a46f08ece067e41133f50ca77" name="aee0ce05a46f08ece067e41133f50ca77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0ce05a46f08ece067e41133f50ca77">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM1 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a856f9ac07c00ba5a15d146420a76b211" name="a856f9ac07c00ba5a15d146420a76b211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856f9ac07c00ba5a15d146420a76b211">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM1 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4978995a07f478331bf72e6946a190" name="a8e4978995a07f478331bf72e6946a190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4978995a07f478331bf72e6946a190">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6287177b325145ae646dc1974d6ca1c8" name="a6287177b325145ae646dc1974d6ca1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6287177b325145ae646dc1974d6ca1c8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab61c5c0407b281cfa486dde4183aea3b" name="ab61c5c0407b281cfa486dde4183aea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61c5c0407b281cfa486dde4183aea3b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 0 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1b58da2f2f297ef0387c1c8fe8996e" name="a0b1b58da2f2f297ef0387c1c8fe8996e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1b58da2f2f297ef0387c1c8fe8996e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI2A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI2A&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14a2edf02586497b0b4ffe1dc1d2bde7" name="a14a2edf02586497b0b4ffe1dc1d2bde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a2edf02586497b0b4ffe1dc1d2bde7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI2B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI2B&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d79d72232cb36c3797c1485ff81878" name="a42d79d72232cb36c3797c1485ff81878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d79d72232cb36c3797c1485ff81878">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI2C&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 2C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c90cd7d8914cc5b80478776298b363" name="a82c90cd7d8914cc5b80478776298b363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c90cd7d8914cc5b80478776298b363">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1452e1f353e3c527312222e504c951" name="ace1452e1f353e3c527312222e504c951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1452e1f353e3c527312222e504c951">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d21e9cafd48cc98680fcf752ea0485b" name="a8d21e9cafd48cc98680fcf752ea0485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d21e9cafd48cc98680fcf752ea0485b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad92b8fa3dd8b72d096a412464684a333" name="ad92b8fa3dd8b72d096a412464684a333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92b8fa3dd8b72d096a412464684a333">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC_BUFF_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC_BUFF_TRIGGER&#160;&#160;&#160;(0x33UL)  /* DAC0 buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb6c3f90a25b03b941ba0d62cddcb28c" name="adb6c3f90a25b03b941ba0d62cddcb28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6c3f90a25b03b941ba0d62cddcb28c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0&#160;&#160;&#160;(0x40UL)  /* DAC STEP mode triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e40b9c23770fe3c7329474f1446cd4" name="a01e40b9c23770fe3c7329474f1446cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e40b9c23770fe3c7329474f1446cd4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1&#160;&#160;&#160;(0x41UL)  /* DAC STEP mode triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a79c279af145c8318ae33bbbdb62e45" name="a8a79c279af145c8318ae33bbbdb62e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a79c279af145c8318ae33bbbdb62e45">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2&#160;&#160;&#160;(0x42UL)  /* DAC STEP mode triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d7dedb68216024fcef26d272be85ad" name="a37d7dedb68216024fcef26d272be85ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d7dedb68216024fcef26d272be85ad">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3&#160;&#160;&#160;(0x43UL)  /* DAC STEP mode triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bcc525dcbc2a840dd754363683cecf7" name="a2bcc525dcbc2a840dd754363683cecf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcc525dcbc2a840dd754363683cecf7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR0 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd7be5ab0ec2b28aa247f5f69945c76" name="a1bd7be5ab0ec2b28aa247f5f69945c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd7be5ab0ec2b28aa247f5f69945c76">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR0 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148059cf370cdeab93d3711052bbef65" name="a148059cf370cdeab93d3711052bbef65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148059cf370cdeab93d3711052bbef65">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR0 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5ac5d3b9635a89653566e226bd1817" name="a8e5ac5d3b9635a89653566e226bd1817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5ac5d3b9635a89653566e226bd1817">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2&#160;&#160;&#160;(0x3BUL)  /* GPTMR1 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef5d359a6704d7255c598860b17360a" name="a0ef5d359a6704d7255c598860b17360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef5d359a6704d7255c598860b17360a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3&#160;&#160;&#160;(0x3CUL)  /* GPTMR1 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58afe6dd2dd55d34c7db564b2abe8346" name="a58afe6dd2dd55d34c7db564b2abe8346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58afe6dd2dd55d34c7db564b2abe8346">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI&#160;&#160;&#160;(0x3AUL)  /* GPTMR1 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b17b26093b3de357bf217ca8fcfcfe" name="a85b17b26093b3de357bf217ca8fcfcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b17b26093b3de357bf217ca8fcfcfe">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL0 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fd879ec9e9632afba4f080373e6580" name="a70fd879ec9e9632afba4f080373e6580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fd879ec9e9632afba4f080373e6580">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_U&#160;&#160;&#160;(0x2CUL)  /* HALL0 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5213ee3f65c225eadacbd5fd0997b557" name="a5213ee3f65c225eadacbd5fd0997b557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5213ee3f65c225eadacbd5fd0997b557">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_V&#160;&#160;&#160;(0x2DUL)  /* HALL0 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e82e37a4e9e64811426ba34b282c77" name="a59e82e37a4e9e64811426ba34b282c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e82e37a4e9e64811426ba34b282c77">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_W&#160;&#160;&#160;(0x2EUL)  /* HALL0 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d256d50d106c50dc40b50e0064a845" name="a48d256d50d106c50dc40b50e0064a845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d256d50d106c50dc40b50e0064a845">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2cfff8ff3bdf05123e229207e3bb3cb" name="ab2cfff8ff3bdf05123e229207e3bb3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2cfff8ff3bdf05123e229207e3bb3cb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b0d0752a7c1978217954c4bca36a279" name="a4b0d0752a7c1978217954c4bca36a279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0d0752a7c1978217954c4bca36a279">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 0 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07dcd405dd7dedbf67affb1734187d8b" name="a07dcd405dd7dedbf67affb1734187d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07dcd405dd7dedbf67affb1734187d8b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 0 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6475b12d6383c703103da6c85187047" name="ae6475b12d6383c703103da6c85187047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6475b12d6383c703103da6c85187047">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea69a4d0bade9c3c812de6deccd5631" name="a0ea69a4d0bade9c3c812de6deccd5631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea69a4d0bade9c3c812de6deccd5631">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0ca37c6a48c80b2d984e18b6197f3c" name="aee0ca37c6a48c80b2d984e18b6197f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0ca37c6a48c80b2d984e18b6197f3c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 0 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a875c1433983979ab11d729ae3145f920" name="a875c1433983979ab11d729ae3145f920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875c1433983979ab11d729ae3145f920">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 0 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d692c35670cb42a2d7fa77cd9f834dc" name="a8d692c35670cb42a2d7fa77cd9f834dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d692c35670cb42a2d7fa77cd9f834dc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d73c632c39a172957d69a24964c5189" name="a1d73c632c39a172957d69a24964c5189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d73c632c39a172957d69a24964c5189">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ef21f4e6026f127ef0195f6f14b8be0" name="a1ef21f4e6026f127ef0195f6f14b8be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef21f4e6026f127ef0195f6f14b8be0">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6884e851f887e85d47974d5dfd8deb40" name="a6884e851f887e85d47974d5dfd8deb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6884e851f887e85d47974d5dfd8deb40">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e9093a6b3aba36e8f9dcda79018f65c" name="a7e9093a6b3aba36e8f9dcda79018f65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9093a6b3aba36e8f9dcda79018f65c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5573ce24c0a38db61f02b2b17216920" name="ab5573ce24c0a38db61f02b2b17216920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5573ce24c0a38db61f02b2b17216920">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6c3a9b7623854afb13a4246602e0cbd" name="ac6c3a9b7623854afb13a4246602e0cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c3a9b7623854afb13a4246602e0cbd">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN16&#160;&#160;&#160;(0x1EUL)  /* PWM timer 0 capture input 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a9dc38e15deee615b3e5cf66ba65f18" name="a4a9dc38e15deee615b3e5cf66ba65f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9dc38e15deee615b3e5cf66ba65f18">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN17&#160;&#160;&#160;(0x1FUL)  /* PWM timer 0 capture input 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70917d94ac39499c2d40e1ac85092ed9" name="a70917d94ac39499c2d40e1ac85092ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70917d94ac39499c2d40e1ac85092ed9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN18&#160;&#160;&#160;(0x20UL)  /* PWM timer 0 capture input 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78948644ee144a29725faa95fded098" name="ad78948644ee144a29725faa95fded098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78948644ee144a29725faa95fded098">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN19&#160;&#160;&#160;(0x21UL)  /* PWM timer 0 capture input 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a115b370293f26b810fa6f0f0cb8ac870" name="a115b370293f26b810fa6f0f0cb8ac870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115b370293f26b810fa6f0f0cb8ac870">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN20&#160;&#160;&#160;(0x22UL)  /* PWM timer 0 capture input 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad44572f15f9810fe5e555651fae230f" name="aad44572f15f9810fe5e555651fae230f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad44572f15f9810fe5e555651fae230f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN21&#160;&#160;&#160;(0x23UL)  /* PWM timer 0 capture input 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedc0af78b5e687a2ae4c6a8b80dbd56c" name="aedc0af78b5e687a2ae4c6a8b80dbd56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc0af78b5e687a2ae4c6a8b80dbd56c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN22&#160;&#160;&#160;(0x24UL)  /* PWM timer 0 capture input 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ce6f03f761584bdc4e851fd2e3809e" name="a90ce6f03f761584bdc4e851fd2e3809e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ce6f03f761584bdc4e851fd2e3809e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN23&#160;&#160;&#160;(0x25UL)  /* PWM timer 0 capture input 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1da3fb0cc1212e70c7ae5b94efbf3f" name="a1b1da3fb0cc1212e70c7ae5b94efbf3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1da3fb0cc1212e70c7ae5b94efbf3f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e09792dedb0f66792702cfe32775a8c" name="a9e09792dedb0f66792702cfe32775a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e09792dedb0f66792702cfe32775a8c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48463b96b57cfb9bc9af9ebbc097100b" name="a48463b96b57cfb9bc9af9ebbc097100b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48463b96b57cfb9bc9af9ebbc097100b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 0 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27b124bc73bb59f5c49e3949d38b01e9" name="a27b124bc73bb59f5c49e3949d38b01e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b124bc73bb59f5c49e3949d38b01e9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 0 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7fc8a3e058ba12d123b7b7a66cbf36" name="abf7fc8a3e058ba12d123b7b7a66cbf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7fc8a3e058ba12d123b7b7a66cbf36">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_A&#160;&#160;&#160;(0x26UL)  /* QEI0 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef624d71b58bacd3536d930a10ea492" name="adef624d71b58bacd3536d930a10ea492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef624d71b58bacd3536d930a10ea492">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_B&#160;&#160;&#160;(0x27UL)  /* QEI0 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1088896f7a7f776efb17549ed429bc4e" name="a1088896f7a7f776efb17549ed429bc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1088896f7a7f776efb17549ed429bc4e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_H&#160;&#160;&#160;(0x29UL)  /* QEI0 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1d3881547f2567c49baef2d1be21fdc" name="ab1d3881547f2567c49baef2d1be21fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d3881547f2567c49baef2d1be21fdc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI0 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a150e3bf6371f6dfc93180b431d6e575d" name="a150e3bf6371f6dfc93180b431d6e575d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150e3bf6371f6dfc93180b431d6e575d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI0 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a531d43f776bb4c70ba2c72405bbdba0e" name="a531d43f776bb4c70ba2c72405bbdba0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531d43f776bb4c70ba2c72405bbdba0e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_Z&#160;&#160;&#160;(0x28UL)  /* QEI0 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e134c2cbd6de06231964f6499daf848" name="a4e134c2cbd6de06231964f6499daf848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e134c2cbd6de06231964f6499daf848">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM0 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51caf31294ba230142c514de2682ff6" name="ac51caf31294ba230142c514de2682ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51caf31294ba230142c514de2682ff6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM0 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adba77ef0d6e7abf97dc4798e09a3ecc9" name="adba77ef0d6e7abf97dc4798e09a3ecc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba77ef0d6e7abf97dc4798e09a3ecc9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P0&#160;&#160;&#160;(0x0UL)   /* TRGM0 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae37e4e7e9b8c17ff62a6d20d0119ecbc" name="ae37e4e7e9b8c17ff62a6d20d0119ecbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37e4e7e9b8c17ff62a6d20d0119ecbc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P1&#160;&#160;&#160;(0x1UL)   /* TRGM0 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d6960f951589ffe3a270fe243520bf6" name="a5d6960f951589ffe3a270fe243520bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6960f951589ffe3a270fe243520bf6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0xAUL)   /* TRGM0 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a237af56e936dec37a50c2adf6458f0d2" name="a237af56e936dec37a50c2adf6458f0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237af56e936dec37a50c2adf6458f0d2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0xBUL)   /* TRGM0 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e2c88ccd899e2c0b0d81e41357b225" name="a32e2c88ccd899e2c0b0d81e41357b225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e2c88ccd899e2c0b0d81e41357b225">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P2&#160;&#160;&#160;(0x2UL)   /* TRGM0 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22819d8137604fa11fe1a00dfe239fe4" name="a22819d8137604fa11fe1a00dfe239fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22819d8137604fa11fe1a00dfe239fe4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P3&#160;&#160;&#160;(0x3UL)   /* TRGM0 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13feb16deb99a6464bb2fdc64d6f887d" name="a13feb16deb99a6464bb2fdc64d6f887d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13feb16deb99a6464bb2fdc64d6f887d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P4&#160;&#160;&#160;(0x4UL)   /* TRGM0 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85760c0b1f962ee9c5c0caa92774c599" name="a85760c0b1f962ee9c5c0caa92774c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85760c0b1f962ee9c5c0caa92774c599">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P5&#160;&#160;&#160;(0x5UL)   /* TRGM0 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7243080cfdc754989e276e59566c0534" name="a7243080cfdc754989e276e59566c0534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7243080cfdc754989e276e59566c0534">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P6&#160;&#160;&#160;(0x6UL)   /* TRGM0 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e73ea2f4c50a2517940240ed87a0cf" name="a13e73ea2f4c50a2517940240ed87a0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e73ea2f4c50a2517940240ed87a0cf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P7&#160;&#160;&#160;(0x7UL)   /* TRGM0 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67941d74bf1926c7c7d06fc6603359b7" name="a67941d74bf1926c7c7d06fc6603359b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67941d74bf1926c7c7d06fc6603359b7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P8&#160;&#160;&#160;(0x8UL)   /* TRGM0 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb2fe7c381f5305ff7f9a3e71c060718" name="aeb2fe7c381f5305ff7f9a3e71c060718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2fe7c381f5305ff7f9a3e71c060718">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P9&#160;&#160;&#160;(0x9UL)   /* TRGM0 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa30006ed31343b12eb151490ad56d1f" name="afa30006ed31343b12eb151490ad56d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa30006ed31343b12eb151490ad56d1f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_HALL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_HALL1&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83d345195be7362dbdaec3285a0dab43" name="a83d345195be7362dbdaec3285a0dab43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d345195be7362dbdaec3285a0dab43">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 1 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98161d5054e4eaed5762c0edf4f17329" name="a98161d5054e4eaed5762c0edf4f17329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98161d5054e4eaed5762c0edf4f17329">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 1 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a6dcb396e946e0e86398ee80893159f" name="a8a6dcb396e946e0e86398ee80893159f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6dcb396e946e0e86398ee80893159f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 1 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb614125d73c42af24ffc540c0f8067d" name="acb614125d73c42af24ffc540c0f8067d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb614125d73c42af24ffc540c0f8067d">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 1 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ba5c23e2b33f6aeeb38d1b3c3fb7f15" name="a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba5c23e2b33f6aeeb38d1b3c3fb7f15">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 1 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24456ba684afdc3dfa9cc14399b40b1" name="af24456ba684afdc3dfa9cc14399b40b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24456ba684afdc3dfa9cc14399b40b1">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 1 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5d95997f956d780036cd978fd8847d8" name="ab5d95997f956d780036cd978fd8847d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d95997f956d780036cd978fd8847d8">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 1 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af03dff7022973ab83c4b9f53da4b43d8" name="af03dff7022973ab83c4b9f53da4b43d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03dff7022973ab83c4b9f53da4b43d8">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 1 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ecbbc0112edeb54c33e27ab6eaccbe" name="ae2ecbbc0112edeb54c33e27ab6eaccbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ecbbc0112edeb54c33e27ab6eaccbe">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 1 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a5ba99405672c5cd9a2b355e9b63ccb" name="a3a5ba99405672c5cd9a2b355e9b63ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5ba99405672c5cd9a2b355e9b63ccb">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 1 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e41787259a5357f3bebe03d84ffe07b" name="a3e41787259a5357f3bebe03d84ffe07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e41787259a5357f3bebe03d84ffe07b">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 1 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e645511c8e948ffdca2b120dce9129" name="a63e645511c8e948ffdca2b120dce9129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e645511c8e948ffdca2b120dce9129">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 1 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adade2e64ddcf2c91b9124733eda3d489" name="adade2e64ddcf2c91b9124733eda3d489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adade2e64ddcf2c91b9124733eda3d489">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 1 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc80d1488738eb467f4fdfd4c7574186" name="acc80d1488738eb467f4fdfd4c7574186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc80d1488738eb467f4fdfd4c7574186">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 1 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3120235ee82b68f18937c11eb94ed28a" name="a3120235ee82b68f18937c11eb94ed28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3120235ee82b68f18937c11eb94ed28a">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 1 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe02f3c4b7a7209bd9d21aed5772da1" name="a1fe02f3c4b7a7209bd9d21aed5772da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe02f3c4b7a7209bd9d21aed5772da1">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 1 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acadfe44646053dfe96d94fd064224d15" name="acadfe44646053dfe96d94fd064224d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadfe44646053dfe96d94fd064224d15">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 1 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7a4d100ac10030824defae9f67047e" name="aba7a4d100ac10030824defae9f67047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7a4d100ac10030824defae9f67047e">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 1 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89c4f4f4f60f3b2aa01b1858e9d4bc19" name="a89c4f4f4f60f3b2aa01b1858e9d4bc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c4f4f4f60f3b2aa01b1858e9d4bc19">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 1 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee2bc41f2ee878e774842fe79b0370f" name="adee2bc41f2ee878e774842fe79b0370f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee2bc41f2ee878e774842fe79b0370f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 1 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9aa63333c5cb37704861a40e0738ea" name="afd9aa63333c5cb37704861a40e0738ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9aa63333c5cb37704861a40e0738ea">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 1 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac65f08a7e9c3712b947ca6d604bdc3c2" name="ac65f08a7e9c3712b947ca6d604bdc3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65f08a7e9c3712b947ca6d604bdc3c2">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 1 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c883f407b2057c1ac708e469cb3793" name="ae0c883f407b2057c1ac708e469cb3793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c883f407b2057c1ac708e469cb3793">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 1 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8201d5e3f76c2d03201bdbf359a4310d" name="a8201d5e3f76c2d03201bdbf359a4310d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8201d5e3f76c2d03201bdbf359a4310d">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 1 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6b575ef543401f4451758a1acf85c14" name="ab6b575ef543401f4451758a1acf85c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b575ef543401f4451758a1acf85c14">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca430492229c599bcfc71b7ed99d4945" name="aca430492229c599bcfc71b7ed99d4945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca430492229c599bcfc71b7ed99d4945">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04565f16690b0f3d6a276d38534de34c" name="a04565f16690b0f3d6a276d38534de34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04565f16690b0f3d6a276d38534de34c">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f5c90eb41b7d8b8a96e8230532d8efc" name="a0f5c90eb41b7d8b8a96e8230532d8efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5c90eb41b7d8b8a96e8230532d8efc">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_QEI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_QEI1&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233702ebd9ef18bcced16b4a0523a400" name="a233702ebd9ef18bcced16b4a0523a400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233702ebd9ef18bcced16b4a0523a400">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 1 capture input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4dcbf6376076a75572083261a61729" name="a8f4dcbf6376076a75572083261a61729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4dcbf6376076a75572083261a61729">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 1 capture input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85bca5347501db8210fceaae50574a67" name="a85bca5347501db8210fceaae50574a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bca5347501db8210fceaae50574a67">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 1 capture input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b4240a02037f3b9773690a7099a21d" name="ab8b4240a02037f3b9773690a7099a21d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b4240a02037f3b9773690a7099a21d">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 1 capture input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab8a324c1a99570488287651c7b23a72" name="aab8a324c1a99570488287651c7b23a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8a324c1a99570488287651c7b23a72">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 1 capture input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e41c015174eb1ee5c70d955652702b6" name="a5e41c015174eb1ee5c70d955652702b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e41c015174eb1ee5c70d955652702b6">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 1 capture input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211609e8d4b830997ccc08be15e8ae29" name="a211609e8d4b830997ccc08be15e8ae29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211609e8d4b830997ccc08be15e8ae29">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 1 capture input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c59bf2ddda3d18fee2c9ec3cbcc59b" name="a73c59bf2ddda3d18fee2c9ec3cbcc59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c59bf2ddda3d18fee2c9ec3cbcc59b">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 1 capture input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a511a11eb4e3e4933a490fb11cb6e4a05" name="a511a11eb4e3e4933a490fb11cb6e4a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511a11eb4e3e4933a490fb11cb6e4a05">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM1 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05528adda002c50b083b27daf23825db" name="a05528adda002c50b083b27daf23825db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05528adda002c50b083b27daf23825db">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM1 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ca0f17f0a9e102e247ce4a5cbfeafdd" name="a1ca0f17f0a9e102e247ce4a5cbfeafdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca0f17f0a9e102e247ce4a5cbfeafdd">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM1 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f3180e803f9c532d35563ee8cbb3eb5" name="a3f3180e803f9c532d35563ee8cbb3eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3180e803f9c532d35563ee8cbb3eb5">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM1 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9113ec417dd35bcb46b4a8514111468" name="ad9113ec417dd35bcb46b4a8514111468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ec417dd35bcb46b4a8514111468">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM1 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9ce9de7ad1a50a47e131734703bd6b" name="a8a9ce9de7ad1a50a47e131734703bd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9ce9de7ad1a50a47e131734703bd6b">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM1 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f0325290f7a1daaef0e1f222ae2530" name="ac0f0325290f7a1daaef0e1f222ae2530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f0325290f7a1daaef0e1f222ae2530">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM1 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e073ca4dda54650229990fbecb50a7" name="a98e073ca4dda54650229990fbecb50a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e073ca4dda54650229990fbecb50a7">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM1 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54199180bab15aaccc4f4becdcbdb407" name="a54199180bab15aaccc4f4becdcbdb407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54199180bab15aaccc4f4becdcbdb407">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM1 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e21dc56bea4278af099db27dd74c79" name="a90e21dc56bea4278af099db27dd74c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e21dc56bea4278af099db27dd74c79">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM1 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449f493cb83ebe81f6f63557c9a79912" name="a449f493cb83ebe81f6f63557c9a79912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449f493cb83ebe81f6f63557c9a79912">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM1 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bf8ca6b2ea57756315a6a2b04bc95e8" name="a2bf8ca6b2ea57756315a6a2b04bc95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf8ca6b2ea57756315a6a2b04bc95e8">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM1 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e36359bdc3ff0ffb9cdf2a848d3e328" name="a6e36359bdc3ff0ffb9cdf2a848d3e328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e36359bdc3ff0ffb9cdf2a848d3e328">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8680b3a3e4efa4343d7f966dd1067c2e" name="a8680b3a3e4efa4343d7f966dd1067c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8680b3a3e4efa4343d7f966dd1067c2e">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa288184940164a02ea6ece3d73d595" name="a0aa288184940164a02ea6ece3d73d595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa288184940164a02ea6ece3d73d595">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x38UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d2f10fa6cf7e850ab5f03798260e89" name="ab3d2f10fa6cf7e850ab5f03798260e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d2f10fa6cf7e850ab5f03798260e89">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR2_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR2_OUT2&#160;&#160;&#160;(0x30UL)  /* GPTMR2 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8347efb1ca3c5977926adc9d80090227" name="a8347efb1ca3c5977926adc9d80090227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8347efb1ca3c5977926adc9d80090227">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR2_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR2_OUT3&#160;&#160;&#160;(0x31UL)  /* GPTMR2 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7d066d9ae9ef27c72be470a5987e1c" name="afd7d066d9ae9ef27c72be470a5987e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7d066d9ae9ef27c72be470a5987e1c">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR3_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR3_OUT2&#160;&#160;&#160;(0x32UL)  /* GPTMR3 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8845df90ea0d031beee99a4c6838568f" name="a8845df90ea0d031beee99a4c6838568f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8845df90ea0d031beee99a4c6838568f">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR3_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR3_OUT3&#160;&#160;&#160;(0x33UL)  /* GPTMR3 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fbca11f698757227688ddceffb812b" name="a34fbca11f698757227688ddceffb812b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fbca11f698757227688ddceffb812b">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_HALL1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_HALL1_TRGO&#160;&#160;&#160;(0x25UL)  /* HALL1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3dc4363a034e70e21eb7ccfa2b9c122" name="aa3dc4363a034e70e21eb7ccfa2b9c122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dc4363a034e70e21eb7ccfa2b9c122">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_NTMR0_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_NTMR0_CH0_OUT&#160;&#160;&#160;(0x29UL)  /* NTMR channel 0 comparison output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e2b08fcb496ddf68d49fbe2a58c0039" name="a7e2b08fcb496ddf68d49fbe2a58c0039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2b08fcb496ddf68d49fbe2a58c0039">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_NTMR0_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_NTMR0_CH1_OUT&#160;&#160;&#160;(0x27UL)  /* NTMR channel 1 comparison output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab23dd95a09d07a4190020d47aabdecdb" name="ab23dd95a09d07a4190020d47aabdecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23dd95a09d07a4190020d47aabdecdb">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x2AUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1af677cd80412ebd609d841710c6068" name="ab1af677cd80412ebd609d841710c6068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1af677cd80412ebd609d841710c6068">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x2BUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e60a71d671efdd61673d87ca3042313" name="a0e60a71d671efdd61673d87ca3042313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e60a71d671efdd61673d87ca3042313">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac86c958c7d2df7a2ad80b96613caf9fc" name="ac86c958c7d2df7a2ad80b96613caf9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86c958c7d2df7a2ad80b96613caf9fc">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac91e26cdd58aedbd63885efa9315b5d9" name="ac91e26cdd58aedbd63885efa9315b5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91e26cdd58aedbd63885efa9315b5d9">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c3fc72f7cd6bff46a24977234218d6" name="a47c3fc72f7cd6bff46a24977234218d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c3fc72f7cd6bff46a24977234218d6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a487418d192017795028b5d373bd17c07" name="a487418d192017795028b5d373bd17c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487418d192017795028b5d373bd17c07">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888dbb1762eecf32c35aab8fd056c732" name="a888dbb1762eecf32c35aab8fd056c732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888dbb1762eecf32c35aab8fd056c732">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14560bc3bfc13b420a53a7525214d0e9" name="a14560bc3bfc13b420a53a7525214d0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14560bc3bfc13b420a53a7525214d0e9">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH16REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH16REF&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 channel 16 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb0618572a796999c97365ada22a356" name="a3eb0618572a796999c97365ada22a356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb0618572a796999c97365ada22a356">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH17REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH17REF&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 channel 17 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a987efdcc8dfbdf034edcc52d133c3198" name="a987efdcc8dfbdf034edcc52d133c3198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987efdcc8dfbdf034edcc52d133c3198">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH18REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH18REF&#160;&#160;&#160;(0x1EUL)  /* PWM timer 1 channel 18 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1137739e7154a98fb8787899b60c67d5" name="a1137739e7154a98fb8787899b60c67d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1137739e7154a98fb8787899b60c67d5">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH19REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH19REF&#160;&#160;&#160;(0x1FUL)  /* PWM timer 1 channel 19 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40e4430228412c00bc5659907b7f081" name="af40e4430228412c00bc5659907b7f081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40e4430228412c00bc5659907b7f081">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH20REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH20REF&#160;&#160;&#160;(0x20UL)  /* PWM timer 1 channel 20 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5534ba05f513dff2d5eea103acb2928f" name="a5534ba05f513dff2d5eea103acb2928f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5534ba05f513dff2d5eea103acb2928f">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH21REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH21REF&#160;&#160;&#160;(0x21UL)  /* PWM timer 1 channel 21 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af31a9d0216138325e1d03caccb48e64c" name="af31a9d0216138325e1d03caccb48e64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31a9d0216138325e1d03caccb48e64c">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH22REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH22REF&#160;&#160;&#160;(0x22UL)  /* PWM timer 1 channel 22 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4999452e3a515fec33117791ee140844" name="a4999452e3a515fec33117791ee140844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4999452e3a515fec33117791ee140844">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH23REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH23REF&#160;&#160;&#160;(0x23UL)  /* PWM timer 1 channel 23 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9756e125a3903c685327d841aa4ec623" name="a9756e125a3903c685327d841aa4ec623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9756e125a3903c685327d841aa4ec623">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa478e28462d688033489b1c8d688ea76" name="aa478e28462d688033489b1c8d688ea76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa478e28462d688033489b1c8d688ea76">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa352460c8ad52ca0247df57e2930ec1b" name="aa352460c8ad52ca0247df57e2930ec1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa352460c8ad52ca0247df57e2930ec1b">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_QEI1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_QEI1_TRGO&#160;&#160;&#160;(0x24UL)  /* QEI1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc385864c84a21b65cb71ee9fa781d6" name="a5bc385864c84a21b65cb71ee9fa781d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc385864c84a21b65cb71ee9fa781d6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT0_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT0_CH0&#160;&#160;&#160;(0x2CUL)  /* SYNT0 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fefdecd0dbe8461eb76899f3e16565a" name="a9fefdecd0dbe8461eb76899f3e16565a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fefdecd0dbe8461eb76899f3e16565a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT0_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT0_CH1&#160;&#160;&#160;(0x2DUL)  /* SYNT0 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8738dfa977f92c7fb83329c4db568053" name="a8738dfa977f92c7fb83329c4db568053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8738dfa977f92c7fb83329c4db568053">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT0_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT0_CH2&#160;&#160;&#160;(0x2EUL)  /* SYNT0 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfe8bccceee1fa92762380c5dda9d974" name="abfe8bccceee1fa92762380c5dda9d974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe8bccceee1fa92762380c5dda9d974">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT0_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT0_CH3&#160;&#160;&#160;(0x2FUL)  /* SYNT0 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab534d958ba5837cfd7722899fbdef2ca" name="ab534d958ba5837cfd7722899fbdef2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab534d958ba5837cfd7722899fbdef2ca">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ee451d3b4b964542f2225adb2c74676" name="a4ee451d3b4b964542f2225adb2c74676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee451d3b4b964542f2225adb2c74676">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28bc805d1c22730beaebaec0712607bf" name="a28bc805d1c22730beaebaec0712607bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bc805d1c22730beaebaec0712607bf">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P0&#160;&#160;&#160;(0x2UL)   /* TRGM1 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9604ec24368b539da95692002af70076" name="a9604ec24368b539da95692002af70076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9604ec24368b539da95692002af70076">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P1&#160;&#160;&#160;(0x3UL)   /* TRGM1 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6edf802537850dec7e5599cbe223a094" name="a6edf802537850dec7e5599cbe223a094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edf802537850dec7e5599cbe223a094">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P10&#160;&#160;&#160;(0xCUL)   /* TRGM1 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17a7711410476d56347a87f6aef5e3ee" name="a17a7711410476d56347a87f6aef5e3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a7711410476d56347a87f6aef5e3ee">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P11&#160;&#160;&#160;(0xDUL)   /* TRGM1 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3567b73a499a02fe8015151d2a7cd2cc" name="a3567b73a499a02fe8015151d2a7cd2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3567b73a499a02fe8015151d2a7cd2cc">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P2&#160;&#160;&#160;(0x4UL)   /* TRGM1 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a89a9d3cb2c36d4672dcadcfdc01a98" name="a3a89a9d3cb2c36d4672dcadcfdc01a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a89a9d3cb2c36d4672dcadcfdc01a98">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P3&#160;&#160;&#160;(0x5UL)   /* TRGM1 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ebf6fa8f6cd2f099b7b6c7c077d7041" name="a6ebf6fa8f6cd2f099b7b6c7c077d7041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebf6fa8f6cd2f099b7b6c7c077d7041">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P4&#160;&#160;&#160;(0x6UL)   /* TRGM1 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb598a94038933bef3916bf46af37f9a" name="abb598a94038933bef3916bf46af37f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb598a94038933bef3916bf46af37f9a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P5&#160;&#160;&#160;(0x7UL)   /* TRGM1 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa468720968473805636a7169b62d9902" name="aa468720968473805636a7169b62d9902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa468720968473805636a7169b62d9902">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P6&#160;&#160;&#160;(0x8UL)   /* TRGM1 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387ff2c8bc520d7bae59d672786f2f5a" name="a387ff2c8bc520d7bae59d672786f2f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387ff2c8bc520d7bae59d672786f2f5a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P7&#160;&#160;&#160;(0x9UL)   /* TRGM1 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb509574e854f5f8783e82d28d055ab" name="a2eb509574e854f5f8783e82d28d055ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb509574e854f5f8783e82d28d055ab">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P8&#160;&#160;&#160;(0xAUL)   /* TRGM1 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958bd5ed3477cb6bc50475f066b4ff7a" name="a958bd5ed3477cb6bc50475f066b4ff7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958bd5ed3477cb6bc50475f066b4ff7a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P9&#160;&#160;&#160;(0xBUL)   /* TRGM1 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d130cdfbae5d69095ee813ba896eba6" name="a4d130cdfbae5d69095ee813ba896eba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d130cdfbae5d69095ee813ba896eba6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80a0d6b739e144b7df57f60ca9dc4188" name="a80a0d6b739e144b7df57f60ca9dc4188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a0d6b739e144b7df57f60ca9dc4188">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f96715e17cf72d0ba418843dd90635" name="a72f96715e17cf72d0ba418843dd90635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f96715e17cf72d0ba418843dd90635">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 1 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3849581738f642b5108fdde46898cb20" name="a3849581738f642b5108fdde46898cb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3849581738f642b5108fdde46898cb20">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI3A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI_ADCX_PTRGI3A&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3d99d5c0ab8ea91e5f3d200287b3c49" name="ae3d99d5c0ab8ea91e5f3d200287b3c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d99d5c0ab8ea91e5f3d200287b3c49">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI3B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI_ADCX_PTRGI3B&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8462f476abfc851f086889d16d2ba9fc" name="a8462f476abfc851f086889d16d2ba9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8462f476abfc851f086889d16d2ba9fc">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI3C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI_ADCX_PTRGI3C&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input;This bit is also activated as the preemption conversion of ADC0, 1 , 2 triggers input 3C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a550d1c0aae3e637a1c67ecb14ef2a8" name="a3a550d1c0aae3e637a1c67ecb14ef2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a550d1c0aae3e637a1c67ecb14ef2a8">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017e30513f6c7c2c0c1a6e161c7c3721" name="a017e30513f6c7c2c0c1a6e161c7c3721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017e30513f6c7c2c0c1a6e161c7c3721">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cab7a29d1c55b24785f1b1ca9fe6c1b" name="a6cab7a29d1c55b24785f1b1ca9fe6c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cab7a29d1c55b24785f1b1ca9fe6c1b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1947efc5bed84464e6e8ce5167a29ea1" name="a1947efc5bed84464e6e8ce5167a29ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1947efc5bed84464e6e8ce5167a29ea1">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC_BUFF_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC_BUFF_TRIGGER&#160;&#160;&#160;(0x33UL)  /* DAC buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d6562a74d324d5db9200382b9c1c39" name="a75d6562a74d324d5db9200382b9c1c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d6562a74d324d5db9200382b9c1c39">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN0&#160;&#160;&#160;(0x40UL)  /* DAC STEP mode triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958341b6e53e87a08a90ffb11d7d035f" name="a958341b6e53e87a08a90ffb11d7d035f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958341b6e53e87a08a90ffb11d7d035f">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN1&#160;&#160;&#160;(0x41UL)  /* DAC STEP mode triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad15e4dee9b31db39e4c714edb2f800de" name="ad15e4dee9b31db39e4c714edb2f800de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15e4dee9b31db39e4c714edb2f800de">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN2&#160;&#160;&#160;(0x42UL)  /* DAC STEP mode triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4d973ef66f59f96628162eb3cc8aaf" name="a8e4d973ef66f59f96628162eb3cc8aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4d973ef66f59f96628162eb3cc8aaf">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC_STEP_TRIGGER_IN3&#160;&#160;&#160;(0x43UL)  /* DAC STEP mode triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e3dcacfe36eeb1e4e57c7e22d7186bb" name="a6e3dcacfe36eeb1e4e57c7e22d7186bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3dcacfe36eeb1e4e57c7e22d7186bb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR2 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619690be97ea9c8ecca8375e1dad31bc" name="a619690be97ea9c8ecca8375e1dad31bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619690be97ea9c8ecca8375e1dad31bc">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR2_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR2 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a758a87197f3f35a3e2f78aa3e79e650a" name="a758a87197f3f35a3e2f78aa3e79e650a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758a87197f3f35a3e2f78aa3e79e650a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR2_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR2_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR2 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba426c8f14580d8c9a0ecef8c3afaae8" name="aba426c8f14580d8c9a0ecef8c3afaae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba426c8f14580d8c9a0ecef8c3afaae8">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN2&#160;&#160;&#160;(0x3BUL)  /* GPTMR3 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a2debb2526e20120ca7bc91c4c4e71" name="aa6a2debb2526e20120ca7bc91c4c4e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a2debb2526e20120ca7bc91c4c4e71">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR3_IN3&#160;&#160;&#160;(0x3CUL)  /* GPTMR3 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33957719319b58978c1f5e4000e28b07" name="a33957719319b58978c1f5e4000e28b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33957719319b58978c1f5e4000e28b07">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR3_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR3_SYNCI&#160;&#160;&#160;(0x3AUL)  /* GPTMR3 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ccfec27657b8d77b72ce5084a493fc" name="a47ccfec27657b8d77b72ce5084a493fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ccfec27657b8d77b72ce5084a493fc">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL1 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d0d4485d4e604d4dec83cebe74ed61e" name="a4d0d4485d4e604d4dec83cebe74ed61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0d4485d4e604d4dec83cebe74ed61e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_U&#160;&#160;&#160;(0x2CUL)  /* HALL1 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f64513c3a6698e4f1b7987c8e01ac25" name="a4f64513c3a6698e4f1b7987c8e01ac25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f64513c3a6698e4f1b7987c8e01ac25">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_V&#160;&#160;&#160;(0x2DUL)  /* HALL1 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfe81bbbaf2c77e07560620c8fe2f6aa" name="adfe81bbbaf2c77e07560620c8fe2f6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe81bbbaf2c77e07560620c8fe2f6aa">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_W&#160;&#160;&#160;(0x2EUL)  /* HALL1 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53884c4e318a5ae58a6c04219a06a74" name="af53884c4e318a5ae58a6c04219a06a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53884c4e318a5ae58a6c04219a06a74">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145799569d32085f1cd4f659430e3587" name="a145799569d32085f1cd4f659430e3587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145799569d32085f1cd4f659430e3587">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab17df59348faec3f79bd6e2a07c84b43" name="ab17df59348faec3f79bd6e2a07c84b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17df59348faec3f79bd6e2a07c84b43">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 1 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5efb116bdd39e8b5247641c8bad9f1b2" name="a5efb116bdd39e8b5247641c8bad9f1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efb116bdd39e8b5247641c8bad9f1b2">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 1 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a503a12f26657d014b1c6b6997c337945" name="a503a12f26657d014b1c6b6997c337945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503a12f26657d014b1c6b6997c337945">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90dd3cf3fba703ac0434406974d903cd" name="a90dd3cf3fba703ac0434406974d903cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dd3cf3fba703ac0434406974d903cd">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79a256126cd068504d24460a5d5c881a" name="a79a256126cd068504d24460a5d5c881a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a256126cd068504d24460a5d5c881a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 1 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb2212e6c1759ce63c6d9b6a37d5b79e" name="acb2212e6c1759ce63c6d9b6a37d5b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2212e6c1759ce63c6d9b6a37d5b79e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 1 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a27166bb408491746694565c4575b0" name="a50a27166bb408491746694565c4575b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a27166bb408491746694565c4575b0">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e536958b57da7977d789c64bf8fe96f" name="a9e536958b57da7977d789c64bf8fe96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e536958b57da7977d789c64bf8fe96f">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1ed11211280f977faed144bdce14e9" name="a6d1ed11211280f977faed144bdce14e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1ed11211280f977faed144bdce14e9">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6bf6b63d7b75e8ddf0232eabdbe258" name="a3b6bf6b63d7b75e8ddf0232eabdbe258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6bf6b63d7b75e8ddf0232eabdbe258">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2adcf107e5703b5b9707a4a1fef7abe" name="ab2adcf107e5703b5b9707a4a1fef7abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2adcf107e5703b5b9707a4a1fef7abe">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f3d7e3ebf3b9535e3d5df8521c8f3d" name="a08f3d7e3ebf3b9535e3d5df8521c8f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f3d7e3ebf3b9535e3d5df8521c8f3d">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25047a537d1a0093ad2c6607f37be50b" name="a25047a537d1a0093ad2c6607f37be50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25047a537d1a0093ad2c6607f37be50b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN16&#160;&#160;&#160;(0x1EUL)  /* PWM timer 1 capture input 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0d4fca5d98cd53161a1b2a6ed5e7964" name="aa0d4fca5d98cd53161a1b2a6ed5e7964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d4fca5d98cd53161a1b2a6ed5e7964">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN17&#160;&#160;&#160;(0x1FUL)  /* PWM timer 1 capture input 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045bc254767174cb5857cb28f9afe1cf" name="a045bc254767174cb5857cb28f9afe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045bc254767174cb5857cb28f9afe1cf">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN18&#160;&#160;&#160;(0x20UL)  /* PWM timer 1 capture input 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2ed71500434cc736aa130a83a9ef12a" name="ad2ed71500434cc736aa130a83a9ef12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ed71500434cc736aa130a83a9ef12a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN19&#160;&#160;&#160;(0x21UL)  /* PWM timer 1 capture input 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce1106b20028a480ec610ef1f0ed02d" name="a0ce1106b20028a480ec610ef1f0ed02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce1106b20028a480ec610ef1f0ed02d">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN20&#160;&#160;&#160;(0x22UL)  /* PWM timer 1 capture input 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95d237756e1471fefd7d5d6100f99968" name="a95d237756e1471fefd7d5d6100f99968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d237756e1471fefd7d5d6100f99968">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN21&#160;&#160;&#160;(0x23UL)  /* PWM timer 1 capture input 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8da6d06b50e765accc5351f1e137412e" name="a8da6d06b50e765accc5351f1e137412e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da6d06b50e765accc5351f1e137412e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN22&#160;&#160;&#160;(0x24UL)  /* PWM timer 1 capture input 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b3ad0d2fcb8187497d1c6e8d3c6f30" name="a83b3ad0d2fcb8187497d1c6e8d3c6f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b3ad0d2fcb8187497d1c6e8d3c6f30">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN23&#160;&#160;&#160;(0x25UL)  /* PWM timer 1 capture input 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c57aeffe6bad69eee6835ec1fc26dd" name="a26c57aeffe6bad69eee6835ec1fc26dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c57aeffe6bad69eee6835ec1fc26dd">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c5a978110ea67ddd77bdeeaf76170eb" name="a6c5a978110ea67ddd77bdeeaf76170eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5a978110ea67ddd77bdeeaf76170eb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9088064ec41b4f3cbe4408d4a092f730" name="a9088064ec41b4f3cbe4408d4a092f730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9088064ec41b4f3cbe4408d4a092f730">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 1 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a320b0ee5fb2473b0cc651076c58be720" name="a320b0ee5fb2473b0cc651076c58be720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320b0ee5fb2473b0cc651076c58be720">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a80b591cda2e6b59fc042aab0a80253" name="a9a80b591cda2e6b59fc042aab0a80253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a80b591cda2e6b59fc042aab0a80253">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_A&#160;&#160;&#160;(0x26UL)  /* QEI1 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaebc34e4fa91365a86c8c12d3e4af6a" name="adaebc34e4fa91365a86c8c12d3e4af6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaebc34e4fa91365a86c8c12d3e4af6a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_B&#160;&#160;&#160;(0x27UL)  /* QEI1 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a9c5aa9fa473cd0b6653f340ee8cdb" name="ab9a9c5aa9fa473cd0b6653f340ee8cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a9c5aa9fa473cd0b6653f340ee8cdb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_H&#160;&#160;&#160;(0x29UL)  /* QEI1 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650375e3d42525460aa873ab3ef51355" name="a650375e3d42525460aa873ab3ef51355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650375e3d42525460aa873ab3ef51355">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI1 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a692c4b24d0df38ba99d5af02d8ae2545" name="a692c4b24d0df38ba99d5af02d8ae2545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692c4b24d0df38ba99d5af02d8ae2545">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI1 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91933cf77185e4186715a345d155e11b" name="a91933cf77185e4186715a345d155e11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91933cf77185e4186715a345d155e11b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_Z&#160;&#160;&#160;(0x28UL)  /* QEI1 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4d126c2fbb0e58192d111a42e66fd3" name="aba4d126c2fbb0e58192d111a42e66fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4d126c2fbb0e58192d111a42e66fd3">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM1 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6fc1a23994f9456ae065b8a8dd06c89" name="ac6fc1a23994f9456ae065b8a8dd06c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fc1a23994f9456ae065b8a8dd06c89">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM1 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f41f404a8ea8761b28cf98a56b067a0" name="a3f41f404a8ea8761b28cf98a56b067a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f41f404a8ea8761b28cf98a56b067a0">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P0&#160;&#160;&#160;(0x0UL)   /* TRGM1 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3942e025b95bbfa010354fdcdf60cea" name="aa3942e025b95bbfa010354fdcdf60cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3942e025b95bbfa010354fdcdf60cea">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P1&#160;&#160;&#160;(0x1UL)   /* TRGM1 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2000221f2710add04f882223070b80c5" name="a2000221f2710add04f882223070b80c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2000221f2710add04f882223070b80c5">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P10&#160;&#160;&#160;(0xAUL)   /* TRGM1 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a151062146c9862cc7fc1afa4b1e72d" name="a3a151062146c9862cc7fc1afa4b1e72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a151062146c9862cc7fc1afa4b1e72d">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P11&#160;&#160;&#160;(0xBUL)   /* TRGM1 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54fb407767535db98173f7232ac198c1" name="a54fb407767535db98173f7232ac198c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fb407767535db98173f7232ac198c1">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P2&#160;&#160;&#160;(0x2UL)   /* TRGM1 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38305ba8ec12b49a0af5610c4b7b9717" name="a38305ba8ec12b49a0af5610c4b7b9717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38305ba8ec12b49a0af5610c4b7b9717">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P3&#160;&#160;&#160;(0x3UL)   /* TRGM1 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d42055ccd29296acedd61436849b9cb" name="a4d42055ccd29296acedd61436849b9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d42055ccd29296acedd61436849b9cb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P4&#160;&#160;&#160;(0x4UL)   /* TRGM1 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a81866da377c15e59ad1898d647c34" name="aa3a81866da377c15e59ad1898d647c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a81866da377c15e59ad1898d647c34">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P5&#160;&#160;&#160;(0x5UL)   /* TRGM1 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7deef31fa8ba1cd25c20fac54b08ba5e" name="a7deef31fa8ba1cd25c20fac54b08ba5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deef31fa8ba1cd25c20fac54b08ba5e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P6&#160;&#160;&#160;(0x6UL)   /* TRGM1 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8222288d3f9d1609c2d247264ae88977" name="a8222288d3f9d1609c2d247264ae88977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8222288d3f9d1609c2d247264ae88977">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P7&#160;&#160;&#160;(0x7UL)   /* TRGM1 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a870c36682e592a613f5dc6bc3ed4fa94" name="a870c36682e592a613f5dc6bc3ed4fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870c36682e592a613f5dc6bc3ed4fa94">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P8&#160;&#160;&#160;(0x8UL)   /* TRGM1 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa798168cc44d69d8c1012e12487d69" name="a2aa798168cc44d69d8c1012e12487d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa798168cc44d69d8c1012e12487d69">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P9&#160;&#160;&#160;(0x9UL)   /* TRGM1 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_73f0bdec64e2070d9c861a3d68c4290f.html">HPM6300</a></li><li class="navelem"><a class="el" href="dir_7e8801515cd52d62ea8a7f7484a107c9.html">HPM6340</a></li><li class="navelem"><a class="el" href="HPM6300_2HPM6340_2hpm__trgmmux__src_8h.html">hpm_trgmmux_src.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:46 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
