Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  8 17:43:38 2023
| Host         : LAPTOP-VMLVOQLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation
| Design       : device
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-38  Warning           Bus skew constraint applied on multiple clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (26614)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (26614)
----------------------------------
 There are 26614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.050        0.000                      0                53776        0.012        0.000                      0                53760        3.000        0.000                       0                 27103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}      10.000          100.000         
  CLKLOGIC_clk_wiz_0                                                                        {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0                                                                        {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  CLKLOGIC_clk_wiz_0_1                                                                      {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  CLKLOGIC_clk_wiz_0                                                                              1.050        0.000                      0                52627        0.164        0.000                      0                52627       15.417        0.000                       0                 26616  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         47.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.640        0.000                      0                  928        0.121        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  CLKLOGIC_clk_wiz_0_1                                                                            1.057        0.000                      0                52627        0.164        0.000                      0                52627       15.417        0.000                       0                 26616  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLKLOGIC_clk_wiz_0                                                                               31.692        0.000                      0                    8                                                                        
CLKLOGIC_clk_wiz_0_1                                                                        CLKLOGIC_clk_wiz_0                                                                                1.050        0.000                      0                52627        0.012        0.000                      0                52627  
CLKLOGIC_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.896        0.000                      0                    8                                                                        
CLKLOGIC_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.896        0.000                      0                    8                                                                        
CLKLOGIC_clk_wiz_0                                                                          CLKLOGIC_clk_wiz_0_1                                                                              1.050        0.000                      0                52627        0.012        0.000                      0                52627  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLKLOGIC_clk_wiz_0_1                                                                             31.692        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLKLOGIC_clk_wiz_0                                                                          CLKLOGIC_clk_wiz_0                                                                               30.138        0.000                      0                  105        0.334        0.000                      0                  105  
**async_default**                                                                           CLKLOGIC_clk_wiz_0_1                                                                        CLKLOGIC_clk_wiz_0                                                                               30.138        0.000                      0                  105        0.181        0.000                      0                  105  
**async_default**                                                                           CLKLOGIC_clk_wiz_0                                                                          CLKLOGIC_clk_wiz_0_1                                                                             30.138        0.000                      0                  105        0.181        0.000                      0                  105  
**async_default**                                                                           CLKLOGIC_clk_wiz_0_1                                                                        CLKLOGIC_clk_wiz_0_1                                                                             30.144        0.000                      0                  105        0.334        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.919        0.000                      0                  100        0.421        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      CLKLOGIC_clk_wiz_0                                                                          CLKLOGIC_clk_wiz_0                                                                          
(none)                                                                                      CLKLOGIC_clk_wiz_0_1                                                                        CLKLOGIC_clk_wiz_0                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLKLOGIC_clk_wiz_0                                                                          
(none)                                                                                      CLKLOGIC_clk_wiz_0                                                                          CLKLOGIC_clk_wiz_0_1                                                                        
(none)                                                                                      CLKLOGIC_clk_wiz_0_1                                                                        CLKLOGIC_clk_wiz_0_1                                                                        
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLKLOGIC_clk_wiz_0_1                                                                        
(none)                                                                                      CLKLOGIC_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      CLKLOGIC_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      CLKLOGIC_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      CLKLOGIC_clk_wiz_0_1                                                                                                                                                                    
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clkfbout_clk_wiz_0_1                                                                                                                                                                    
(none)                                                                                                                                                                                  CLKLOGIC_clk_wiz_0                                                                          
(none)                                                                                                                                                                                  CLKLOGIC_clk_wiz_0_1                                                                        
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.072ns  (logic 11.326ns (35.314%)  route 20.746ns (64.686%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.729    29.571    vectMan[2][1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.329    29.900 f  mem_out_i_26263/O
                         net (fo=1, routed)           0.631    30.530    mem_out_i_26263_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    30.654 f  mem_out_i_24556/O
                         net (fo=1, routed)           0.363    31.017    mem_out_i_24556_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.141 r  mem_out_i_8175/O
                         net (fo=1, routed)           0.000    31.141    mem_out/data_in[2][1]
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.847ns  (logic 11.262ns (35.363%)  route 20.585ns (64.637%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.038 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.147    27.185    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_6
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.303    27.488 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.488    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.068 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[2]
                         net (fo=2, routed)           1.250    29.319    vectMan[1][6]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.331    29.650 f  mem_out_i_26266/O
                         net (fo=1, routed)           0.553    30.202    mem_out_i_26266_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.327    30.529 r  mem_out_i_24561/O
                         net (fo=1, routed)           0.263    30.792    mem_out_i_24561_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.916 r  mem_out_i_8178/O
                         net (fo=1, routed)           0.000    30.916    mem_out/data_in[1][6]
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.496ns  (logic 11.086ns (35.199%)  route 20.410ns (64.801%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.631 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/O[0]
                         net (fo=2, routed)           0.972    29.603    vectMan[2][0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.902 f  mem_out_i_26264/O
                         net (fo=1, routed)           0.263    30.165    mem_out_i_26264_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.124    30.289 r  mem_out_i_24557/O
                         net (fo=1, routed)           0.151    30.441    mem_out_i_24557_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.565 r  mem_out_i_8176/O
                         net (fo=1, routed)           0.000    30.565    mem_out/data_in[2][0]
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][0]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -30.565    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.300ns  (logic 10.603ns (33.876%)  route 20.697ns (66.124%))
  Logic Levels:           31  (CARRY4=15 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.297 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.373    27.670    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_4
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.306    27.976 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    27.976    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.224 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[3]
                         net (fo=2, routed)           0.705    28.930    vectMan[1][7]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.306    29.236 f  mem_out_i_26265/O
                         net (fo=1, routed)           0.586    29.822    mem_out_i_26265_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.946 r  mem_out_i_24559/O
                         net (fo=1, routed)           0.299    30.245    mem_out_i_24559_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    30.369 r  mem_out_i_8177/O
                         net (fo=1, routed)           0.000    30.369    mem_out/data_in[1][7]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.029    32.183    mem_out/data_out_reg[1][7]
  -------------------------------------------------------------------
                         required time                         32.183    
                         arrival time                         -30.369    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.002ns  (logic 10.578ns (34.121%)  route 20.424ns (65.879%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.748 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[0]
                         net (fo=2, routed)           0.964    28.711    vectMan[1][4]
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.010 f  mem_out_i_26268/O
                         net (fo=1, routed)           0.316    29.326    mem_out_i_26268_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    29.450 f  mem_out_i_24566/O
                         net (fo=1, routed)           0.496    29.946    mem_out_i_24566_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.070 r  mem_out_i_8180/O
                         net (fo=1, routed)           0.000    30.070    mem_out/data_in[1][4]
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077    32.234    mem_out/data_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         32.234    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.875ns  (logic 10.759ns (34.847%)  route 20.116ns (65.153%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.925 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[1]
                         net (fo=2, routed)           1.019    28.943    vectMan[1][5]
    SLICE_X43Y98         LUT4 (Prop_lut4_I3_O)        0.303    29.246 f  mem_out_i_26267/O
                         net (fo=1, routed)           0.291    29.538    mem_out_i_26267_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    29.662 r  mem_out_i_24563/O
                         net (fo=1, routed)           0.159    29.820    mem_out_i_24563_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I2_O)        0.124    29.944 r  mem_out_i_8179/O
                         net (fo=1, routed)           0.000    29.944    mem_out/data_in[1][5]
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.658ns  (logic 9.927ns (32.380%)  route 20.731ns (67.620%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.835 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.296    26.131    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_4
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.306    26.437 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    26.437    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.838 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.838    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.172 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[1]
                         net (fo=2, routed)           1.003    28.175    vectMan[1][1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.303    28.478 f  mem_out_i_26271/O
                         net (fo=1, routed)           0.426    28.905    mem_out_i_26271_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.029 r  mem_out_i_24571/O
                         net (fo=1, routed)           0.574    29.603    mem_out_i_24571_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    29.727 r  mem_out_i_8183/O
                         net (fo=1, routed)           0.000    29.727    mem_out/data_in[1][1]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.031    32.185    mem_out/data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         32.185    
                         arrival time                         -29.727    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.436ns  (logic 10.255ns (33.694%)  route 20.181ns (66.306%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.216 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[2]
                         net (fo=2, routed)           1.071    28.287    vectMan[1][2]
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.302    28.589 f  mem_out_i_26270/O
                         net (fo=1, routed)           0.405    28.994    mem_out_i_26270_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.118 f  mem_out_i_24570/O
                         net (fo=1, routed)           0.263    29.381    mem_out_i_24570_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.505 r  mem_out_i_8182/O
                         net (fo=1, routed)           0.000    29.505    mem_out/data_in[1][2]
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.505    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SevenSeg_logic/distance_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.428ns  (logic 11.078ns (36.407%)  route 19.350ns (63.593%))
  Logic Levels:           30  (CARRY4=16 LUT2=10 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.327    29.168    SevenSeg_logic/numMan[17]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.329    29.497 r  SevenSeg_logic/distance[17]_i_2/O
                         net (fo=1, routed)           0.000    29.497    SevenSeg_logic/p_1_in[17]
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.507    31.820    SevenSeg_logic/CLKLOGIC
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    32.179    SevenSeg_logic/distance_reg[17]
  -------------------------------------------------------------------
                         required time                         32.179    
                         arrival time                         -29.497    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.414ns  (logic 10.319ns (33.929%)  route 20.095ns (66.071%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.276 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[3]
                         net (fo=2, routed)           0.902    28.178    vectMan[1][3]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.306    28.484 f  mem_out_i_26269/O
                         net (fo=1, routed)           0.412    28.896    mem_out_i_26269_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.020 f  mem_out_i_24568/O
                         net (fo=1, routed)           0.339    29.359    mem_out_i_24568_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.483 r  mem_out_i_8181/O
                         net (fo=1, routed)           0.000    29.483    mem_out/data_in[1][3]
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.483    
  -------------------------------------------------------------------
                         slack                                  2.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[872][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[872][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.552    -0.612    mem_in_A/CLKLOGIC
    SLICE_X43Y122        FDRE                                         r  mem_in_A/data_out_reg[872][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mem_in_A/data_out_reg[872][2]/Q
                         net (fo=7, routed)           0.111    -0.360    vectA[872][2]
    SLICE_X42Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  mem_out_i_1214/O
                         net (fo=1, routed)           0.000    -0.315    mem_out/data_in[872][2]
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.818    -0.854    mem_out/clk
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.120    -0.479    mem_out/data_out_reg[872][2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[42][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X85Y84         FDRE                                         r  mem_in_A/data_out_reg[42][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[42][5]/Q
                         net (fo=7, routed)           0.111    -0.310    vectA[42][5]
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  mem_out_i_7851/O
                         net (fo=1, routed)           0.000    -0.265    mem_out/data_in[42][5]
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.872    -0.801    mem_out/clk
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.120    -0.429    mem_out/data_out_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.299    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_16/O
                         net (fo=1, routed)           0.000    -0.254    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092    -0.422    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X32Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.298    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X33Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/ila_0_xsdbs_v1_3_LUT6_10/O
                         net (fo=1, routed)           0.000    -0.253    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.913    -0.760    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.091    -0.421    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.725%)  route 0.097ns (34.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.641    -0.523    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.097    -0.285    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X21Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.917    -0.756    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.092    -0.415    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X41Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.097    -0.290    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X39Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/ila_0_xsdbs_v1_1_LUT6_15/O
                         net (fo=1, routed)           0.000    -0.245    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.092    -0.421    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.656    -0.508    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.257    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.932    -0.741    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X79Y0          FDRE (Hold_fdre_C_D)         0.075    -0.433    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.634    -0.530    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.294    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5[8]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_31/O
                         net (fo=1, routed)           0.000    -0.249    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.910    -0.763    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.425    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X32Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.146    -0.238    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_6/O
                         net (fo=1, routed)           0.000    -0.193    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.912    -0.761    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120    -0.370    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X41Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.291    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4099]_3[0]
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_132/O
                         net (fo=1, routed)           0.000    -0.246    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.091    -0.425    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKLOGIC_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y0      ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y0      ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y100    state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X56Y111    state_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y84     state_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X46Y159    state_reg[0]_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X62Y161    state_reg[0]_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X69Y176    state_reg[0]_replica_12/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.127ns (29.084%)  route 5.186ns (70.916%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.034    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.029    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                 25.640    

Slack (MET) :             25.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.127ns (29.076%)  route 5.188ns (70.924%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.036    10.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.031    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                 25.640    

Slack (MET) :             25.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.127ns (29.025%)  route 5.201ns (70.975%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.049    10.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.077    36.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                 25.673    

Slack (MET) :             25.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 2.127ns (29.064%)  route 5.191ns (70.936%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.039    10.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.081    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.865    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 25.687    

Slack (MET) :             25.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 2.127ns (29.755%)  route 5.021ns (70.244%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.869    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.332    11.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.031    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 25.807    

Slack (MET) :             26.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.127ns (30.780%)  route 4.783ns (69.220%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 36.450 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.631    10.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.332    10.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.369    36.820    
                         clock uncertainty           -0.035    36.784    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.032    36.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.816    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 26.046    

Slack (MET) :             26.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.127ns (31.166%)  route 4.698ns (68.834%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 36.449 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.557     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.546    10.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I2_O)        0.332    10.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.410    36.860    
                         clock uncertainty           -0.035    36.824    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.079    36.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 26.219    

Slack (MET) :             26.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.891ns (29.702%)  route 4.476ns (70.298%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 36.449 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.153     9.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.727    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.410    36.860    
                         clock uncertainty           -0.035    36.824    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.081    36.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 26.679    

Slack (MET) :             26.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.891ns (30.722%)  route 4.264ns (69.278%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 36.449 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.763     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X5Y0           LUT4 (Prop_lut4_I2_O)        0.321     6.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.832     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.332     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     9.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.517     9.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.410    36.860    
                         clock uncertainty           -0.035    36.824    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.079    36.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 26.888    

Slack (MET) :             27.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.945ns (18.547%)  route 4.150ns (81.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.528 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.860     5.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y4          LUT6 (Prop_lut6_I3_O)        0.124     5.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.249     7.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X6Y2           LUT4 (Prop_lut4_I1_O)        0.124     7.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.571     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.117     8.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.635     8.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.768    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.369    36.898    
                         clock uncertainty           -0.035    36.862    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.748    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 27.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.399     1.436    
    SLICE_X17Y1          FDCE (Hold_fdce_C_D)         0.076     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.399     1.436    
    SLICE_X17Y1          FDCE (Hold_fdce_C_D)         0.075     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X19Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.399     1.436    
    SLICE_X19Y2          FDPE (Hold_fdpe_C_D)         0.075     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.397     1.433    
    SLICE_X32Y6          FDCE (Hold_fdce_C_D)         0.076     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.399     1.436    
    SLICE_X17Y1          FDCE (Hold_fdce_C_D)         0.071     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.397     1.433    
    SLICE_X32Y6          FDCE (Hold_fdce_C_D)         0.071     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.399     1.436    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.078     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.065     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.397     1.433    
    SLICE_X32Y6          FDCE (Hold_fdce_C_D)         0.075     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.632     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X28Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.906     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.397     1.429    
    SLICE_X28Y14         FDPE (Hold_fdpe_C_D)         0.075     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.080     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.000     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -0.385     1.450    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.121     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y5     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.072ns  (logic 11.326ns (35.314%)  route 20.746ns (64.686%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.729    29.571    vectMan[2][1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.329    29.900 f  mem_out_i_26263/O
                         net (fo=1, routed)           0.631    30.530    mem_out_i_26263_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    30.654 f  mem_out_i_24556/O
                         net (fo=1, routed)           0.363    31.017    mem_out_i_24556_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.141 r  mem_out_i_8175/O
                         net (fo=1, routed)           0.000    31.141    mem_out/data_in[2][1]
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.146    32.167    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    32.198    mem_out/data_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         32.198    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.847ns  (logic 11.262ns (35.363%)  route 20.585ns (64.637%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.038 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.147    27.185    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_6
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.303    27.488 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.488    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.068 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[2]
                         net (fo=2, routed)           1.250    29.319    vectMan[1][6]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.331    29.650 f  mem_out_i_26266/O
                         net (fo=1, routed)           0.553    30.202    mem_out_i_26266_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.327    30.529 r  mem_out_i_24561/O
                         net (fo=1, routed)           0.263    30.792    mem_out_i_24561_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.916 r  mem_out_i_8178/O
                         net (fo=1, routed)           0.000    30.916    mem_out/data_in[1][6]
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.146    32.164    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    32.195    mem_out/data_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                         32.195    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.496ns  (logic 11.086ns (35.199%)  route 20.410ns (64.801%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.631 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/O[0]
                         net (fo=2, routed)           0.972    29.603    vectMan[2][0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.902 f  mem_out_i_26264/O
                         net (fo=1, routed)           0.263    30.165    mem_out_i_26264_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.124    30.289 r  mem_out_i_24557/O
                         net (fo=1, routed)           0.151    30.441    mem_out_i_24557_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.565 r  mem_out_i_8176/O
                         net (fo=1, routed)           0.000    30.565    mem_out/data_in[2][0]
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.146    32.167    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    32.198    mem_out/data_out_reg[2][0]
  -------------------------------------------------------------------
                         required time                         32.198    
                         arrival time                         -30.565    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.300ns  (logic 10.603ns (33.876%)  route 20.697ns (66.124%))
  Logic Levels:           31  (CARRY4=15 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.297 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.373    27.670    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_4
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.306    27.976 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    27.976    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.224 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[3]
                         net (fo=2, routed)           0.705    28.930    vectMan[1][7]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.306    29.236 f  mem_out_i_26265/O
                         net (fo=1, routed)           0.586    29.822    mem_out_i_26265_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.946 r  mem_out_i_24559/O
                         net (fo=1, routed)           0.299    30.245    mem_out_i_24559_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    30.369 r  mem_out_i_8177/O
                         net (fo=1, routed)           0.000    30.369    mem_out/data_in[1][7]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.146    32.161    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.029    32.190    mem_out/data_out_reg[1][7]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -30.369    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.002ns  (logic 10.578ns (34.121%)  route 20.424ns (65.879%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.748 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[0]
                         net (fo=2, routed)           0.964    28.711    vectMan[1][4]
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.010 f  mem_out_i_26268/O
                         net (fo=1, routed)           0.316    29.326    mem_out_i_26268_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    29.450 f  mem_out_i_24566/O
                         net (fo=1, routed)           0.496    29.946    mem_out_i_24566_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.070 r  mem_out_i_8180/O
                         net (fo=1, routed)           0.000    30.070    mem_out/data_in[1][4]
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.146    32.164    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077    32.241    mem_out/data_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         32.241    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.875ns  (logic 10.759ns (34.847%)  route 20.116ns (65.153%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.925 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[1]
                         net (fo=2, routed)           1.019    28.943    vectMan[1][5]
    SLICE_X43Y98         LUT4 (Prop_lut4_I3_O)        0.303    29.246 f  mem_out_i_26267/O
                         net (fo=1, routed)           0.291    29.538    mem_out_i_26267_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    29.662 r  mem_out_i_24563/O
                         net (fo=1, routed)           0.159    29.820    mem_out_i_24563_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I2_O)        0.124    29.944 r  mem_out_i_8179/O
                         net (fo=1, routed)           0.000    29.944    mem_out/data_in[1][5]
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.146    32.164    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    32.195    mem_out/data_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         32.195    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.658ns  (logic 9.927ns (32.380%)  route 20.731ns (67.620%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.835 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.296    26.131    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_4
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.306    26.437 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    26.437    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.838 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.838    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.172 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[1]
                         net (fo=2, routed)           1.003    28.175    vectMan[1][1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.303    28.478 f  mem_out_i_26271/O
                         net (fo=1, routed)           0.426    28.905    mem_out_i_26271_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.029 r  mem_out_i_24571/O
                         net (fo=1, routed)           0.574    29.603    mem_out_i_24571_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    29.727 r  mem_out_i_8183/O
                         net (fo=1, routed)           0.000    29.727    mem_out/data_in[1][1]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.146    32.161    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.031    32.192    mem_out/data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         32.192    
                         arrival time                         -29.727    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.436ns  (logic 10.255ns (33.694%)  route 20.181ns (66.306%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.216 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[2]
                         net (fo=2, routed)           1.071    28.287    vectMan[1][2]
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.302    28.589 f  mem_out_i_26270/O
                         net (fo=1, routed)           0.405    28.994    mem_out_i_26270_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.118 f  mem_out_i_24570/O
                         net (fo=1, routed)           0.263    29.381    mem_out_i_24570_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.505 r  mem_out_i_8182/O
                         net (fo=1, routed)           0.000    29.505    mem_out/data_in[1][2]
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.146    32.163    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)        0.031    32.194    mem_out/data_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                         32.194    
                         arrival time                         -29.505    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SevenSeg_logic/distance_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.428ns  (logic 11.078ns (36.407%)  route 19.350ns (63.593%))
  Logic Levels:           30  (CARRY4=16 LUT2=10 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.327    29.168    SevenSeg_logic/numMan[17]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.329    29.497 r  SevenSeg_logic/distance[17]_i_2/O
                         net (fo=1, routed)           0.000    29.497    SevenSeg_logic/p_1_in[17]
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.507    31.820    SevenSeg_logic/CLKLOGIC
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.146    32.155    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    32.186    SevenSeg_logic/distance_reg[17]
  -------------------------------------------------------------------
                         required time                         32.186    
                         arrival time                         -29.497    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.414ns  (logic 10.319ns (33.929%)  route 20.095ns (66.071%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.276 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[3]
                         net (fo=2, routed)           0.902    28.178    vectMan[1][3]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.306    28.484 f  mem_out_i_26269/O
                         net (fo=1, routed)           0.412    28.896    mem_out_i_26269_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.020 f  mem_out_i_24568/O
                         net (fo=1, routed)           0.339    29.359    mem_out_i_24568_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.483 r  mem_out_i_8181/O
                         net (fo=1, routed)           0.000    29.483    mem_out/data_in[1][3]
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.146    32.163    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.031    32.194    mem_out/data_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         32.194    
                         arrival time                         -29.483    
  -------------------------------------------------------------------
                         slack                                  2.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[872][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[872][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.552    -0.612    mem_in_A/CLKLOGIC
    SLICE_X43Y122        FDRE                                         r  mem_in_A/data_out_reg[872][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mem_in_A/data_out_reg[872][2]/Q
                         net (fo=7, routed)           0.111    -0.360    vectA[872][2]
    SLICE_X42Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  mem_out_i_1214/O
                         net (fo=1, routed)           0.000    -0.315    mem_out/data_in[872][2]
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.818    -0.854    mem_out/clk
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.120    -0.479    mem_out/data_out_reg[872][2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[42][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X85Y84         FDRE                                         r  mem_in_A/data_out_reg[42][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[42][5]/Q
                         net (fo=7, routed)           0.111    -0.310    vectA[42][5]
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  mem_out_i_7851/O
                         net (fo=1, routed)           0.000    -0.265    mem_out/data_in[42][5]
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.872    -0.801    mem_out/clk
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.120    -0.429    mem_out/data_out_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.299    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_16/O
                         net (fo=1, routed)           0.000    -0.254    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092    -0.422    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X32Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.298    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X33Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/ila_0_xsdbs_v1_3_LUT6_10/O
                         net (fo=1, routed)           0.000    -0.253    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.913    -0.760    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.091    -0.421    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.725%)  route 0.097ns (34.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.641    -0.523    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.097    -0.285    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X21Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.917    -0.756    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.092    -0.415    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X41Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.097    -0.290    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X39Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/ila_0_xsdbs_v1_1_LUT6_15/O
                         net (fo=1, routed)           0.000    -0.245    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.092    -0.421    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.656    -0.508    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.257    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.932    -0.741    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X79Y0          FDRE (Hold_fdre_C_D)         0.075    -0.433    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.634    -0.530    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.294    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5[8]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_31/O
                         net (fo=1, routed)           0.000    -0.249    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.910    -0.763    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.425    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X32Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.146    -0.238    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_6/O
                         net (fo=1, routed)           0.000    -0.193    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.912    -0.761    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120    -0.370    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X41Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.291    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4099]_3[0]
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_132/O
                         net (fo=1, routed)           0.000    -0.246    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.091    -0.425    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKLOGIC_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y0      ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y0      ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y100    state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X56Y111    state_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y84     state_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X46Y159    state_reg[0]_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X62Y161    state_reg[0]_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X69Y176    state_reg[0]_replica_12/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X14Y5      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.692ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.237%)  route 0.622ns (59.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X17Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.622     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.692    

Slack (MET) :             31.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.973%)  route 0.714ns (61.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X17Y0          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.714     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X19Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y0          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 31.735    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.832%)  route 0.661ns (59.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.661     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y7          FDCE (Setup_fdce_C_D)       -0.081    32.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.919    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.553%)  route 0.481ns (53.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.230    32.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.770    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.002%)  route 0.580ns (55.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.417%)  route 0.486ns (51.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X16Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.486     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 31.965    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.425%)  route 0.467ns (50.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.467     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.610%)  route 0.445ns (49.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X16Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 32.006    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.072ns  (logic 11.326ns (35.314%)  route 20.746ns (64.686%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.729    29.571    vectMan[2][1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.329    29.900 f  mem_out_i_26263/O
                         net (fo=1, routed)           0.631    30.530    mem_out_i_26263_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    30.654 f  mem_out_i_24556/O
                         net (fo=1, routed)           0.363    31.017    mem_out_i_24556_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.141 r  mem_out_i_8175/O
                         net (fo=1, routed)           0.000    31.141    mem_out/data_in[2][1]
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.847ns  (logic 11.262ns (35.363%)  route 20.585ns (64.637%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.038 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.147    27.185    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_6
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.303    27.488 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.488    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.068 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[2]
                         net (fo=2, routed)           1.250    29.319    vectMan[1][6]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.331    29.650 f  mem_out_i_26266/O
                         net (fo=1, routed)           0.553    30.202    mem_out_i_26266_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.327    30.529 r  mem_out_i_24561/O
                         net (fo=1, routed)           0.263    30.792    mem_out_i_24561_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.916 r  mem_out_i_8178/O
                         net (fo=1, routed)           0.000    30.916    mem_out/data_in[1][6]
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.496ns  (logic 11.086ns (35.199%)  route 20.410ns (64.801%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.631 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/O[0]
                         net (fo=2, routed)           0.972    29.603    vectMan[2][0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.902 f  mem_out_i_26264/O
                         net (fo=1, routed)           0.263    30.165    mem_out_i_26264_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.124    30.289 r  mem_out_i_24557/O
                         net (fo=1, routed)           0.151    30.441    mem_out_i_24557_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.565 r  mem_out_i_8176/O
                         net (fo=1, routed)           0.000    30.565    mem_out/data_in[2][0]
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][0]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -30.565    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.300ns  (logic 10.603ns (33.876%)  route 20.697ns (66.124%))
  Logic Levels:           31  (CARRY4=15 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.297 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.373    27.670    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_4
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.306    27.976 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    27.976    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.224 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[3]
                         net (fo=2, routed)           0.705    28.930    vectMan[1][7]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.306    29.236 f  mem_out_i_26265/O
                         net (fo=1, routed)           0.586    29.822    mem_out_i_26265_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.946 r  mem_out_i_24559/O
                         net (fo=1, routed)           0.299    30.245    mem_out_i_24559_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    30.369 r  mem_out_i_8177/O
                         net (fo=1, routed)           0.000    30.369    mem_out/data_in[1][7]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.029    32.183    mem_out/data_out_reg[1][7]
  -------------------------------------------------------------------
                         required time                         32.183    
                         arrival time                         -30.369    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.002ns  (logic 10.578ns (34.121%)  route 20.424ns (65.879%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.748 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[0]
                         net (fo=2, routed)           0.964    28.711    vectMan[1][4]
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.010 f  mem_out_i_26268/O
                         net (fo=1, routed)           0.316    29.326    mem_out_i_26268_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    29.450 f  mem_out_i_24566/O
                         net (fo=1, routed)           0.496    29.946    mem_out_i_24566_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.070 r  mem_out_i_8180/O
                         net (fo=1, routed)           0.000    30.070    mem_out/data_in[1][4]
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077    32.234    mem_out/data_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         32.234    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.875ns  (logic 10.759ns (34.847%)  route 20.116ns (65.153%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.925 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[1]
                         net (fo=2, routed)           1.019    28.943    vectMan[1][5]
    SLICE_X43Y98         LUT4 (Prop_lut4_I3_O)        0.303    29.246 f  mem_out_i_26267/O
                         net (fo=1, routed)           0.291    29.538    mem_out_i_26267_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    29.662 r  mem_out_i_24563/O
                         net (fo=1, routed)           0.159    29.820    mem_out_i_24563_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I2_O)        0.124    29.944 r  mem_out_i_8179/O
                         net (fo=1, routed)           0.000    29.944    mem_out/data_in[1][5]
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.658ns  (logic 9.927ns (32.380%)  route 20.731ns (67.620%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.835 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.296    26.131    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_4
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.306    26.437 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    26.437    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.838 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.838    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.172 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[1]
                         net (fo=2, routed)           1.003    28.175    vectMan[1][1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.303    28.478 f  mem_out_i_26271/O
                         net (fo=1, routed)           0.426    28.905    mem_out_i_26271_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.029 r  mem_out_i_24571/O
                         net (fo=1, routed)           0.574    29.603    mem_out_i_24571_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    29.727 r  mem_out_i_8183/O
                         net (fo=1, routed)           0.000    29.727    mem_out/data_in[1][1]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.031    32.185    mem_out/data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         32.185    
                         arrival time                         -29.727    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.436ns  (logic 10.255ns (33.694%)  route 20.181ns (66.306%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.216 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[2]
                         net (fo=2, routed)           1.071    28.287    vectMan[1][2]
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.302    28.589 f  mem_out_i_26270/O
                         net (fo=1, routed)           0.405    28.994    mem_out_i_26270_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.118 f  mem_out_i_24570/O
                         net (fo=1, routed)           0.263    29.381    mem_out_i_24570_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.505 r  mem_out_i_8182/O
                         net (fo=1, routed)           0.000    29.505    mem_out/data_in[1][2]
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.505    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SevenSeg_logic/distance_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.428ns  (logic 11.078ns (36.407%)  route 19.350ns (63.593%))
  Logic Levels:           30  (CARRY4=16 LUT2=10 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.327    29.168    SevenSeg_logic/numMan[17]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.329    29.497 r  SevenSeg_logic/distance[17]_i_2/O
                         net (fo=1, routed)           0.000    29.497    SevenSeg_logic/p_1_in[17]
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.507    31.820    SevenSeg_logic/CLKLOGIC
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    32.179    SevenSeg_logic/distance_reg[17]
  -------------------------------------------------------------------
                         required time                         32.179    
                         arrival time                         -29.497    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.414ns  (logic 10.319ns (33.929%)  route 20.095ns (66.071%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.276 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[3]
                         net (fo=2, routed)           0.902    28.178    vectMan[1][3]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.306    28.484 f  mem_out_i_26269/O
                         net (fo=1, routed)           0.412    28.896    mem_out_i_26269_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.020 f  mem_out_i_24568/O
                         net (fo=1, routed)           0.339    29.359    mem_out_i_24568_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.483 r  mem_out_i_8181/O
                         net (fo=1, routed)           0.000    29.483    mem_out/data_in[1][3]
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.483    
  -------------------------------------------------------------------
                         slack                                  2.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[872][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[872][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.552    -0.612    mem_in_A/CLKLOGIC
    SLICE_X43Y122        FDRE                                         r  mem_in_A/data_out_reg[872][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mem_in_A/data_out_reg[872][2]/Q
                         net (fo=7, routed)           0.111    -0.360    vectA[872][2]
    SLICE_X42Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  mem_out_i_1214/O
                         net (fo=1, routed)           0.000    -0.315    mem_out/data_in[872][2]
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.818    -0.854    mem_out/clk
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.152    -0.447    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.120    -0.327    mem_out/data_out_reg[872][2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[42][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X85Y84         FDRE                                         r  mem_in_A/data_out_reg[42][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[42][5]/Q
                         net (fo=7, routed)           0.111    -0.310    vectA[42][5]
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  mem_out_i_7851/O
                         net (fo=1, routed)           0.000    -0.265    mem_out/data_in[42][5]
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.872    -0.801    mem_out/clk
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.152    -0.397    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.120    -0.277    mem_out/data_out_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.299    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_16/O
                         net (fo=1, routed)           0.000    -0.254    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.152    -0.361    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092    -0.269    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X32Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.298    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X33Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/ila_0_xsdbs_v1_3_LUT6_10/O
                         net (fo=1, routed)           0.000    -0.253    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.913    -0.760    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.152    -0.359    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.091    -0.268    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.725%)  route 0.097ns (34.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.641    -0.523    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.097    -0.285    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X21Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.917    -0.756    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.152    -0.354    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.092    -0.262    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X41Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.097    -0.290    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X39Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/ila_0_xsdbs_v1_1_LUT6_15/O
                         net (fo=1, routed)           0.000    -0.245    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.152    -0.360    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.092    -0.268    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.656    -0.508    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.257    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.932    -0.741    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                         clock pessimism              0.234    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X79Y0          FDRE (Hold_fdre_C_D)         0.075    -0.280    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.634    -0.530    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.294    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5[8]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_31/O
                         net (fo=1, routed)           0.000    -0.249    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.910    -0.763    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.152    -0.364    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.272    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X32Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.146    -0.238    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_6/O
                         net (fo=1, routed)           0.000    -0.193    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.912    -0.761    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.152    -0.337    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120    -0.217    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X41Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.291    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4099]_3[0]
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_132/O
                         net (fo=1, routed)           0.000    -0.246    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.152    -0.363    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.091    -0.272    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.896ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.342ns  (logic 0.456ns (33.976%)  route 0.886ns (66.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.886     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.095    33.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                 31.896    

Slack (MET) :             32.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.461%)  route 0.617ns (59.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.268    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 32.029    

Slack (MET) :             32.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.682%)  route 0.638ns (58.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 32.146    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.152%)  route 0.489ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X16Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X16Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X16Y1          FDCE (Setup_fdce_C_D)       -0.268    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.811%)  route 0.585ns (56.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.095    33.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.187%)  route 0.453ns (49.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 32.331    

Slack (MET) :             32.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.871%)  route 0.440ns (49.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 32.344    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.929%)  route 0.439ns (49.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.345    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.896ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.342ns  (logic 0.456ns (33.976%)  route 0.886ns (66.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.886     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.095    33.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                 31.896    

Slack (MET) :             32.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.461%)  route 0.617ns (59.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.268    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 32.029    

Slack (MET) :             32.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.682%)  route 0.638ns (58.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 32.146    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.152%)  route 0.489ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X16Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X16Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X16Y1          FDCE (Setup_fdce_C_D)       -0.268    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.811%)  route 0.585ns (56.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.095    33.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.187%)  route 0.453ns (49.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 32.331    

Slack (MET) :             32.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.871%)  route 0.440ns (49.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 32.344    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.929%)  route 0.439ns (49.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y1          FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.345    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.072ns  (logic 11.326ns (35.314%)  route 20.746ns (64.686%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.729    29.571    vectMan[2][1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.329    29.900 f  mem_out_i_26263/O
                         net (fo=1, routed)           0.631    30.530    mem_out_i_26263_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    30.654 f  mem_out_i_24556/O
                         net (fo=1, routed)           0.363    31.017    mem_out_i_24556_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.141 r  mem_out_i_8175/O
                         net (fo=1, routed)           0.000    31.141    mem_out/data_in[2][1]
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y98         FDRE                                         r  mem_out/data_out_reg[2][1]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.847ns  (logic 11.262ns (35.363%)  route 20.585ns (64.637%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.038 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.147    27.185    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_6
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.303    27.488 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.488    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.068 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[2]
                         net (fo=2, routed)           1.250    29.319    vectMan[1][6]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.331    29.650 f  mem_out_i_26266/O
                         net (fo=1, routed)           0.553    30.202    mem_out_i_26266_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.327    30.529 r  mem_out_i_24561/O
                         net (fo=1, routed)           0.263    30.792    mem_out_i_24561_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.916 r  mem_out_i_8178/O
                         net (fo=1, routed)           0.000    30.916    mem_out/data_in[1][6]
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X43Y97         FDRE                                         r  mem_out/data_out_reg[1][6]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.496ns  (logic 11.086ns (35.199%)  route 20.410ns (64.801%))
  Logic Levels:           32  (CARRY4=16 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.631 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/O[0]
                         net (fo=2, routed)           0.972    29.603    vectMan[2][0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.902 f  mem_out_i_26264/O
                         net (fo=1, routed)           0.263    30.165    mem_out_i_26264_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.124    30.289 r  mem_out_i_24557/O
                         net (fo=1, routed)           0.151    30.441    mem_out_i_24557_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    30.565 r  mem_out_i_8176/O
                         net (fo=1, routed)           0.000    30.565    mem_out/data_in[2][0]
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.519    31.832    mem_out/clk
    SLICE_X39Y97         FDRE                                         r  mem_out/data_out_reg[2][0]/C
                         clock pessimism              0.480    32.313    
                         clock uncertainty           -0.152    32.160    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    32.191    mem_out/data_out_reg[2][0]
  -------------------------------------------------------------------
                         required time                         32.191    
                         arrival time                         -30.565    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.300ns  (logic 10.603ns (33.876%)  route 20.697ns (66.124%))
  Logic Levels:           31  (CARRY4=15 LUT2=10 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.297 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.373    27.670    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_4
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.306    27.976 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    27.976    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_2_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.224 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[3]
                         net (fo=2, routed)           0.705    28.930    vectMan[1][7]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.306    29.236 f  mem_out_i_26265/O
                         net (fo=1, routed)           0.586    29.822    mem_out_i_26265_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.946 r  mem_out_i_24559/O
                         net (fo=1, routed)           0.299    30.245    mem_out_i_24559_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    30.369 r  mem_out_i_8177/O
                         net (fo=1, routed)           0.000    30.369    mem_out/data_in[1][7]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][7]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.029    32.183    mem_out/data_out_reg[1][7]
  -------------------------------------------------------------------
                         required time                         32.183    
                         arrival time                         -30.369    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.002ns  (logic 10.578ns (34.121%)  route 20.424ns (65.879%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.748 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[0]
                         net (fo=2, routed)           0.964    28.711    vectMan[1][4]
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.299    29.010 f  mem_out_i_26268/O
                         net (fo=1, routed)           0.316    29.326    mem_out_i_26268_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    29.450 f  mem_out_i_24566/O
                         net (fo=1, routed)           0.496    29.946    mem_out_i_24566_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.070 r  mem_out_i_8180/O
                         net (fo=1, routed)           0.000    30.070    mem_out/data_in[1][4]
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X42Y97         FDRE                                         r  mem_out/data_out_reg[1][4]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077    32.234    mem_out/data_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         32.234    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.875ns  (logic 10.759ns (34.847%)  route 20.116ns (65.153%))
  Logic Levels:           32  (CARRY4=15 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[1]
                         net (fo=2, routed)           0.657    17.072    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[5]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.303    17.375 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279/O
                         net (fo=1, routed)           0.000    17.375    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_279_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.018 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[3]
                         net (fo=2, routed)           0.618    18.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_4
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.307    18.943 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170/O
                         net (fo=1, routed)           0.000    18.943    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_170_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.344 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/CO[3]
                         net (fo=1, routed)           0.000    19.344    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.678 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.896    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_6
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.303    21.199 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    21.199    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_105_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.429 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/O[1]
                         net (fo=1, routed)           0.682    22.110    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_6
    SLICE_X40Y135        LUT2 (Prop_lut2_I1_O)        0.306    22.416 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.416    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_37_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18/O[3]
                         net (fo=2, routed)           1.941    24.997    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_18_n_4
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.306    25.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.303    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_19_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.704 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.704    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.926 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/O[0]
                         net (fo=1, routed)           1.276    27.202    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.299    27.501 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.501    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_5_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.925 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0/O[1]
                         net (fo=2, routed)           1.019    28.943    vectMan[1][5]
    SLICE_X43Y98         LUT4 (Prop_lut4_I3_O)        0.303    29.246 f  mem_out_i_26267/O
                         net (fo=1, routed)           0.291    29.538    mem_out_i_26267_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124    29.662 r  mem_out_i_24563/O
                         net (fo=1, routed)           0.159    29.820    mem_out_i_24563_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I2_O)        0.124    29.944 r  mem_out_i_8179/O
                         net (fo=1, routed)           0.000    29.944    mem_out/data_in[1][5]
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.516    31.829    mem_out/clk
    SLICE_X44Y98         FDRE                                         r  mem_out/data_out_reg[1][5]/C
                         clock pessimism              0.480    32.310    
                         clock uncertainty           -0.152    32.157    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    32.188    mem_out/data_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         32.188    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.658ns  (logic 9.927ns (32.380%)  route 20.731ns (67.620%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 31.826 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.835 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/O[3]
                         net (fo=1, routed)           1.296    26.131    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_4
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.306    26.437 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    26.437    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_2_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.838 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.838    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.172 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[1]
                         net (fo=2, routed)           1.003    28.175    vectMan[1][1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.303    28.478 f  mem_out_i_26271/O
                         net (fo=1, routed)           0.426    28.905    mem_out_i_26271_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.029 r  mem_out_i_24571/O
                         net (fo=1, routed)           0.574    29.603    mem_out_i_24571_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    29.727 r  mem_out_i_8183/O
                         net (fo=1, routed)           0.000    29.727    mem_out/data_in[1][1]
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.513    31.826    mem_out/clk
    SLICE_X47Y94         FDRE                                         r  mem_out/data_out_reg[1][1]/C
                         clock pessimism              0.480    32.307    
                         clock uncertainty           -0.152    32.154    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.031    32.185    mem_out/data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         32.185    
                         arrival time                         -29.727    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.436ns  (logic 10.255ns (33.694%)  route 20.181ns (66.306%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.216 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[2]
                         net (fo=2, routed)           1.071    28.287    vectMan[1][2]
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.302    28.589 f  mem_out_i_26270/O
                         net (fo=1, routed)           0.405    28.994    mem_out_i_26270_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.118 f  mem_out_i_24570/O
                         net (fo=1, routed)           0.263    29.381    mem_out_i_24570_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.505 r  mem_out_i_8182/O
                         net (fo=1, routed)           0.000    29.505    mem_out/data_in[1][2]
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y95         FDRE                                         r  mem_out/data_out_reg[1][2]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.505    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SevenSeg_logic/distance_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.428ns  (logic 11.078ns (36.407%)  route 19.350ns (63.593%))
  Logic Levels:           30  (CARRY4=16 LUT2=10 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.719 r  math_operations/numMan[0]_INST_0_i_1195/CO[3]
                         net (fo=1, routed)           0.000    11.719    math_operations/numMan[0]_INST_0_i_1195_n_0
    SLICE_X14Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  math_operations/numMan[4]_INST_0_i_1194/O[1]
                         net (fo=2, routed)           0.803    12.844    math_operations/Man_Dist_inst/adder/ins/acum[162][5]
    SLICE_X13Y190        LUT2 (Prop_lut2_I0_O)        0.306    13.150 r  math_operations/ins/numMan[4]_INST_0_i_1197/O
                         net (fo=1, routed)           0.000    13.150    math_operations/ins/numMan[4]_INST_0_i_1197_n_0
    SLICE_X13Y190        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.790 r  math_operations/ins/numMan[4]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.337    16.127    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][7]
    SLICE_X15Y134        LUT2 (Prop_lut2_I1_O)        0.306    16.433 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    16.433    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_451_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.834 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.834    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.056 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_267/O[0]
                         net (fo=2, routed)           0.870    17.926    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[8]
    SLICE_X14Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.597    18.523 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168/O[1]
                         net (fo=2, routed)           0.554    19.077    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_168_n_6
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.306    19.383 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171/O
                         net (fo=1, routed)           0.000    19.383    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_171_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.023 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102/O[3]
                         net (fo=2, routed)           1.205    21.228    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_102_n_4
    SLICE_X30Y136        LUT2 (Prop_lut2_I0_O)        0.306    21.534 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    21.534    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_103_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.910 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.910    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_62_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.233 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48/O[1]
                         net (fo=1, routed)           0.618    22.851    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_48_n_6
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.306    23.157 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    23.157    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_32_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17/CO[3]
                         net (fo=2, routed)           2.218    25.925    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_17_n_0
    SLICE_X40Y101        LUT2 (Prop_lut2_I0_O)        0.124    26.049 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    26.049    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_18_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.450 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.450    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[12]_INST_0_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.721 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3/CO[0]
                         net (fo=1, routed)           1.290    28.011    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_3_n_3
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.373    28.384 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.384    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.841 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[16]_INST_0/CO[1]
                         net (fo=2, routed)           0.327    29.168    SevenSeg_logic/numMan[17]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.329    29.497 r  SevenSeg_logic/distance[17]_i_2/O
                         net (fo=1, routed)           0.000    29.497    SevenSeg_logic/p_1_in[17]
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.507    31.820    SevenSeg_logic/CLKLOGIC
    SLICE_X40Y80         FDRE                                         r  SevenSeg_logic/distance_reg[17]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.031    32.179    SevenSeg_logic/distance_reg[17]
  -------------------------------------------------------------------
                         required time                         32.179    
                         arrival time                         -29.497    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 state_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.414ns  (logic 10.319ns (33.929%)  route 20.095ns (66.071%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.828 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.609    -0.931    CLKLOGIC
    SLICE_X56Y108        FDRE                                         r  state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.413 f  state_reg[1]_replica/Q
                         net (fo=283, routed)         0.775     0.362    master_count/state[1]_repN_alias
    SLICE_X55Y106        LUT2 (Prop_lut2_I0_O)        0.124     0.486 f  master_count/counter_with_in1_LUT2_1/O
                         net (fo=1281, routed)        0.842     1.328    master_count_n_12
    SLICE_X56Y111        LUT5 (Prop_lut5_I1_O)        0.124     1.452 f  en_data_inferred_i_1/O
                         net (fo=39941, routed)       4.381     5.833    math_operations/en_data
    SLICE_X7Y198         LUT5 (Prop_lut5_I0_O)        0.124     5.957 r  math_operations/numMan[4]_INST_0_i_10898/O
                         net (fo=1, routed)           0.000     5.957    math_operations/numMan[4]_INST_0_i_10898_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.507 r  math_operations/numMan[4]_INST_0_i_7683/CO[3]
                         net (fo=7, routed)           1.158     7.665    math_operations/Man_Dist_inst/addend[648]2
    SLICE_X7Y196         LUT4 (Prop_lut4_I3_O)        0.152     7.817 r  math_operations/numMan[0]_INST_0_i_5095/O
                         net (fo=1, routed)           0.000     7.817    math_operations/numMan[0]_INST_0_i_5095_n_0
    SLICE_X7Y196         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.181 r  math_operations/numMan[0]_INST_0_i_3218/O[1]
                         net (fo=2, routed)           0.953     9.134    math_operations/numMan[0]_INST_0_i_3218_n_6
    SLICE_X9Y193         LUT2 (Prop_lut2_I0_O)        0.303     9.437 r  math_operations/numMan[0]_INST_0_i_3221/O
                         net (fo=1, routed)           0.000     9.437    math_operations/numMan[0]_INST_0_i_3221_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.017 r  math_operations/numMan[0]_INST_0_i_1960/O[2]
                         net (fo=2, routed)           1.019    11.037    math_operations/Man_Dist_inst/adder/acum[324][2]
    SLICE_X14Y194        LUT2 (Prop_lut2_I0_O)        0.302    11.339 r  math_operations/numMan[0]_INST_0_i_1962/O
                         net (fo=1, routed)           0.000    11.339    math_operations/numMan[0]_INST_0_i_1962_n_0
    SLICE_X14Y194        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.691 r  math_operations/numMan[0]_INST_0_i_1195/O[3]
                         net (fo=2, routed)           0.796    12.486    math_operations/Man_Dist_inst/adder/ins/acum[162][3]
    SLICE_X13Y189        LUT2 (Prop_lut2_I0_O)        0.307    12.793 r  math_operations/ins/numMan[0]_INST_0_i_1196/O
                         net (fo=1, routed)           0.000    12.793    math_operations/ins/numMan[0]_INST_0_i_1196_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.041 r  math_operations/ins/numMan[0]_INST_0_i_736/O[3]
                         net (fo=1, routed)           2.332    15.374    math_operations/Man_Dist_inst/adder/ins/ins/acum[81][3]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.306    15.680 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451/O
                         net (fo=1, routed)           0.000    15.680    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_451_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.081    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[0]_INST_0_i_276_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.303 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_276/O[0]
                         net (fo=2, routed)           0.703    17.006    math_operations/Man_Dist_inst/adder/ins/acum[40]__0[4]
    SLICE_X14Y140        LUT2 (Prop_lut2_I0_O)        0.299    17.305 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280/O
                         net (fo=1, routed)           0.000    17.305    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_280_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.557 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169/O[0]
                         net (fo=2, routed)           0.596    18.152    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_169_n_7
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.295    18.447 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173/O
                         net (fo=1, routed)           0.000    18.447    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_173_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.871 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102/O[1]
                         net (fo=2, routed)           1.217    20.089    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_102_n_6
    SLICE_X30Y135        LUT2 (Prop_lut2_I0_O)        0.303    20.392 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    20.392    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_105_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.970 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62/O[2]
                         net (fo=1, routed)           0.616    21.586    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_62_n_5
    SLICE_X40Y134        LUT2 (Prop_lut2_I1_O)        0.301    21.887 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    21.887    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_36_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.239 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18/O[3]
                         net (fo=2, routed)           2.042    24.281    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_18_n_4
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.306    24.587 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.587    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_19_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.988 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.001    24.989    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[4]_INST_0_i_11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.323 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11/O[1]
                         net (fo=1, routed)           1.010    26.333    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_11_n_6
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    26.636 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.636    math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.276 r  math_operations/ins/ins/ins/ins/ins/ins/ins/ins/numMan[8]_INST_0/O[3]
                         net (fo=2, routed)           0.902    28.178    vectMan[1][3]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.306    28.484 f  mem_out_i_26269/O
                         net (fo=1, routed)           0.412    28.896    mem_out_i_26269_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    29.020 f  mem_out_i_24568/O
                         net (fo=1, routed)           0.339    29.359    mem_out_i_24568_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.483 r  mem_out_i_8181/O
                         net (fo=1, routed)           0.000    29.483    mem_out/data_in[1][3]
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.515    31.828    mem_out/clk
    SLICE_X45Y94         FDRE                                         r  mem_out/data_out_reg[1][3]/C
                         clock pessimism              0.480    32.309    
                         clock uncertainty           -0.152    32.156    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.031    32.187    mem_out/data_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -29.483    
  -------------------------------------------------------------------
                         slack                                  2.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[872][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[872][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.552    -0.612    mem_in_A/CLKLOGIC
    SLICE_X43Y122        FDRE                                         r  mem_in_A/data_out_reg[872][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mem_in_A/data_out_reg[872][2]/Q
                         net (fo=7, routed)           0.111    -0.360    vectA[872][2]
    SLICE_X42Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  mem_out_i_1214/O
                         net (fo=1, routed)           0.000    -0.315    mem_out/data_in[872][2]
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.818    -0.854    mem_out/clk
    SLICE_X42Y122        FDRE                                         r  mem_out/data_out_reg[872][2]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.152    -0.447    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.120    -0.327    mem_out/data_out_reg[872][2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[42][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X85Y84         FDRE                                         r  mem_in_A/data_out_reg[42][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[42][5]/Q
                         net (fo=7, routed)           0.111    -0.310    vectA[42][5]
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  mem_out_i_7851/O
                         net (fo=1, routed)           0.000    -0.265    mem_out/data_in[42][5]
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.872    -0.801    mem_out/clk
    SLICE_X84Y84         FDRE                                         r  mem_out/data_out_reg[42][5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.152    -0.397    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.120    -0.277    mem_out/data_out_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.299    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_16/O
                         net (fo=1, routed)           0.000    -0.254    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X37Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.152    -0.361    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092    -0.269    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X32Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.298    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X33Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/ila_0_xsdbs_v1_3_LUT6_10/O
                         net (fo=1, routed)           0.000    -0.253    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.913    -0.760    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X33Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.152    -0.359    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.091    -0.268    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.725%)  route 0.097ns (34.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.641    -0.523    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.097    -0.285    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X21Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.917    -0.756    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.152    -0.354    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.092    -0.262    ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X41Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.097    -0.290    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X39Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/ila_0_xsdbs_v1_1_LUT6_15/O
                         net (fo=1, routed)           0.000    -0.245    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X39Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.152    -0.360    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.092    -0.268    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.656    -0.508    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.257    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.932    -0.741    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                         clock pessimism              0.234    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X79Y0          FDRE (Hold_fdre_C_D)         0.075    -0.280    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.634    -0.530    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.294    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5[8]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_31/O
                         net (fo=1, routed)           0.000    -0.249    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.910    -0.763    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.152    -0.364    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.272    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.639    -0.525    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X32Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.146    -0.238    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/ila_0_xsdbs_v1__LUT6_6/O
                         net (fo=1, routed)           0.000    -0.193    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.912    -0.761    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X34Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.152    -0.337    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120    -0.217    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.635    -0.529    ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X41Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.291    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4099]_3[0]
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_132/O
                         net (fo=1, routed)           0.000    -0.246    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.911    -0.762    ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.152    -0.363    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.091    -0.272    ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.692ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.237%)  route 0.622ns (59.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X17Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.622     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.692    

Slack (MET) :             31.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.973%)  route 0.714ns (61.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X17Y0          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.714     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X19Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y0          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 31.735    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.832%)  route 0.661ns (59.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.661     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y7          FDCE (Setup_fdce_C_D)       -0.081    32.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.919    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.553%)  route 0.481ns (53.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.230    32.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.770    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.002%)  route 0.580ns (55.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.417%)  route 0.486ns (51.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X16Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.486     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 31.965    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.425%)  route 0.467ns (50.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.467     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y7          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.610%)  route 0.445ns (49.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X16Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X16Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 32.006    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X23Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X23Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.250    -0.508    
    SLICE_X23Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.132%)  route 0.192ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDPE (Prop_fdpe_C_Q)         0.164    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192    -0.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X27Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.914    -0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X27Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X23Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X23Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X23Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.132%)  route 0.192ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDPE (Prop_fdpe_C_Q)         0.164    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192    -0.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X27Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.914    -0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.152    -0.335    
    SLICE_X27Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.138    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.152    32.417    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.152    32.416    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         32.011    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X23Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X23Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X23Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.152    -0.355    
    SLICE_X18Y4          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.132%)  route 0.192ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDPE (Prop_fdpe_C_Q)         0.164    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192    -0.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X27Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.914    -0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.152    -0.335    
    SLICE_X27Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.144    

Slack (MET) :             30.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.144    

Slack (MET) :             30.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.974%)  route 2.075ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.075     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y5          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 30.144    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.146    32.424    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.523%)  route 1.773ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 32.002 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.301     0.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.089     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X17Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    32.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.568    32.570    
                         clock uncertainty           -0.146    32.424    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    32.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.424    

Slack (MET) :             30.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.424    

Slack (MET) :             30.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.424    

Slack (MET) :             30.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.424    

Slack (MET) :             30.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.384%)  route 1.796ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 32.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.796     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    32.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.568    32.569    
                         clock uncertainty           -0.146    32.423    
    SLICE_X27Y3          FDCE (Recov_fdce_C_CLR)     -0.405    32.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 30.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X23Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X23Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.250    -0.508    
    SLICE_X23Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.640    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X18Y4          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.132%)  route 0.192ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.637    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDPE (Prop_fdpe_C_Q)         0.164    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.192    -0.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X27Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.914    -0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X27Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.133ns (24.220%)  route 3.545ns (75.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.483     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.369    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             28.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.133ns (24.883%)  route 3.420ns (75.117%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.528 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.358     8.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.768    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.369    36.898    
                         clock uncertainty           -0.035    36.862    
    SLICE_X3Y3           FDCE (Recov_fdce_C_CLR)     -0.405    36.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 28.044    

Slack (MET) :             28.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.133ns (24.883%)  route 3.420ns (75.117%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.528 - 33.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.523     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.324     6.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.538     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.331     8.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.358     8.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.768    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.369    36.898    
                         clock uncertainty           -0.035    36.862    
    SLICE_X3Y3           FDCE (Recov_fdce_C_CLR)     -0.405    36.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 28.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.361     1.469    
    SLICE_X28Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.361     1.469    
    SLICE_X28Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.361     1.469    
    SLICE_X28Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.361     1.469    
    SLICE_X28Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.361     1.469    
    SLICE_X28Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.381     1.448    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.381     1.448    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.381     1.448    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.001%)  route 0.170ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.170     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X16Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.383     1.452    
    SLICE_X16Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.381     1.448    
    SLICE_X33Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.431    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 2.500ns (55.188%)  route 2.030ns (44.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.804    -0.736    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X58Y2          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.885     1.781    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.525 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.145     3.670    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X72Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.794 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_1/O
                         net (fo=1, routed)           0.000     3.794    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.389ns (55.547%)  route 1.912ns (44.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X80Y3          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.944 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.811     1.755    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X78Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.392 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.101     3.493    ILA/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X79Y2          LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2/O
                         net (fo=1, routed)           0.000     3.617    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 2.495ns (63.592%)  route 1.428ns (36.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y4          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.932 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.541     1.473    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X74Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.227 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.887     3.115    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X73Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_2/O
                         net (fo=1, routed)           0.000     3.239    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 1.738ns (50.174%)  route 1.726ns (49.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X78Y5          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.723     1.653    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.777 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           1.003     2.779    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.766ns (54.378%)  route 1.482ns (45.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.667     2.563    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.337ns (67.516%)  route 0.162ns (32.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.006 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.843    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.367ns (70.945%)  route 0.150ns (29.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.367    -0.926 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.775    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.332    -0.675    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.337ns (48.918%)  route 0.352ns (51.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.352    -0.655    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.279%)  route 0.264ns (38.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X78Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y3          FDRE (Prop_fdre_C_Q)         0.418    -0.876 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.264    -0.611    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.553%)  route 0.389ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y5          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.588    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.826%)  route 0.400ns (52.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.670    -1.351    ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X53Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.984 r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.400    -0.583    ILA/inst/ila_core_inst/debug_data_in[3]
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.808    -0.732    ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.367ns (47.241%)  route 0.410ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.410    -0.566    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 2.500ns (55.188%)  route 2.030ns (44.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.804    -0.736    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X58Y2          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.885     1.781    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.525 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.145     3.670    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X72Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.794 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_1/O
                         net (fo=1, routed)           0.000     3.794    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.389ns (55.547%)  route 1.912ns (44.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X80Y3          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.944 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.811     1.755    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X78Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.392 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.101     3.493    ILA/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X79Y2          LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2/O
                         net (fo=1, routed)           0.000     3.617    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 2.495ns (63.592%)  route 1.428ns (36.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y4          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.932 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.541     1.473    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X74Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.227 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.887     3.115    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X73Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_2/O
                         net (fo=1, routed)           0.000     3.239    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 1.738ns (50.174%)  route 1.726ns (49.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X78Y5          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.723     1.653    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.777 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           1.003     2.779    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.766ns (54.378%)  route 1.482ns (45.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.667     2.563    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.337ns (67.516%)  route 0.162ns (32.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.006 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.843    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.367ns (70.945%)  route 0.150ns (29.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.367    -0.926 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.775    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.332    -0.675    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.337ns (48.918%)  route 0.352ns (51.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.352    -0.655    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.279%)  route 0.264ns (38.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X78Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y3          FDRE (Prop_fdre_C_Q)         0.418    -0.876 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.264    -0.611    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.553%)  route 0.389ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y5          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.588    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.826%)  route 0.400ns (52.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.670    -1.351    ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X53Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.984 r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.400    -0.583    ILA/inst/ila_core_inst/debug_data_in[3]
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.808    -0.732    ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.367ns (47.241%)  route 0.410ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.410    -0.566    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLKLOGIC_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.314ns (46.459%)  route 1.514ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.514     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 1.317ns (47.016%)  route 1.484ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.484     6.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.737ns  (logic 1.344ns (49.112%)  route 1.393ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           1.393     6.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.716ns  (logic 1.344ns (49.489%)  route 1.372ns (50.511%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.372     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.707ns  (logic 1.336ns (49.345%)  route 1.371ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.371     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.317ns (49.952%)  route 1.320ns (50.048%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.320     6.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 1.309ns (51.297%)  route 1.243ns (48.703%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           1.243     6.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 1.317ns (52.142%)  route 1.209ns (47.858%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y1           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           1.209     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 1.343ns (54.802%)  route 1.108ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.108     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.415ns  (logic 1.314ns (54.400%)  route 1.101ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.101     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.059     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.626%)  route 0.125ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.125     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.062     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X3Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.186%)  route 0.127ns (49.814%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.127     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.063     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.130     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.512%)  route 0.128ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.128     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.512%)  route 0.128ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.128     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     1.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0_1

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 2.500ns (55.188%)  route 2.030ns (44.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.804    -0.736    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X58Y2          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.885     1.781    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.525 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.145     3.670    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X72Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.794 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_1/O
                         net (fo=1, routed)           0.000     3.794    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.389ns (55.547%)  route 1.912ns (44.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X80Y3          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.944 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.811     1.755    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X78Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.392 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.101     3.493    ILA/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X79Y2          LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2/O
                         net (fo=1, routed)           0.000     3.617    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 2.495ns (63.592%)  route 1.428ns (36.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y4          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.932 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.541     1.473    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X74Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.227 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.887     3.115    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X73Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_2/O
                         net (fo=1, routed)           0.000     3.239    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 1.738ns (50.174%)  route 1.726ns (49.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X78Y5          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.723     1.653    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.777 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           1.003     2.779    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.766ns (54.378%)  route 1.482ns (45.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.667     2.563    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.337ns (67.516%)  route 0.162ns (32.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.006 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.843    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.367ns (70.945%)  route 0.150ns (29.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.367    -0.926 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.775    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.332    -0.675    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.337ns (48.918%)  route 0.352ns (51.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.352    -0.655    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.279%)  route 0.264ns (38.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X78Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y3          FDRE (Prop_fdre_C_Q)         0.418    -0.876 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.264    -0.611    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.553%)  route 0.389ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y5          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.588    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.826%)  route 0.400ns (52.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.670    -1.351    ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X53Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.984 r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.400    -0.583    ILA/inst/ila_core_inst/debug_data_in[3]
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.808    -0.732    ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.367ns (47.241%)  route 0.410ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.410    -0.566    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0_1

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 2.500ns (55.188%)  route 2.030ns (44.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.804    -0.736    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X58Y2          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.885     1.781    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.525 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.145     3.670    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X72Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.794 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_1/O
                         net (fo=1, routed)           0.000     3.794    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.389ns (55.547%)  route 1.912ns (44.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X80Y3          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.944 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.811     1.755    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X78Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.392 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.101     3.493    ILA/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X79Y2          LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2/O
                         net (fo=1, routed)           0.000     3.617    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X79Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 2.495ns (63.592%)  route 1.428ns (36.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y4          SRL16E                                       r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.932 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.541     1.473    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X74Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.227 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.887     3.115    ILA/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X73Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_2/O
                         net (fo=1, routed)           0.000     3.239    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X73Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.766ns (48.238%)  route 1.895ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.080     2.976    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 1.738ns (50.174%)  route 1.726ns (49.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X78Y5          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.723     1.653    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.777 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           1.003     2.779    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X72Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 1.766ns (54.378%)  route 1.482ns (45.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.855    -0.685    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X78Y4          SRLC32E                                      r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.929 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.815     1.744    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X79Y3          LUT3 (Prop_lut3_I2_O)        0.152     1.896 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.667     2.563    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X77Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.337ns (67.516%)  route 0.162ns (32.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.006 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.843    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.367ns (70.945%)  route 0.150ns (29.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.728    -1.293    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X79Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.367    -0.926 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.775    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X78Y0          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.332    -0.675    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X71Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X69Y4          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.670    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X67Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.337ns (48.918%)  route 0.352ns (51.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.352    -0.655    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X68Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.279%)  route 0.264ns (38.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.727    -1.294    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X78Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y3          FDRE (Prop_fdre_C_Q)         0.418    -0.876 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.264    -0.611    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.856    -0.684    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X81Y3          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.553%)  route 0.389ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.677    -1.344    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y5          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.588    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.806    -0.734    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y5          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.826%)  route 0.400ns (52.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.670    -1.351    ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X53Y1          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.984 r  ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.400    -0.583    ILA/inst/ila_core_inst/debug_data_in[3]
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.808    -0.732    ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X48Y1          FDRE                                         r  ILA/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.367ns (47.241%)  route 0.410ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.678    -1.343    ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.410    -0.566    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.807    -0.733    ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X68Y2          FDRE                                         r  ILA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLKLOGIC_clk_wiz_0_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.314ns (46.459%)  route 1.514ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.514     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 1.317ns (47.016%)  route 1.484ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.484     6.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.737ns  (logic 1.344ns (49.112%)  route 1.393ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           1.393     6.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.716ns  (logic 1.344ns (49.489%)  route 1.372ns (50.511%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.372     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.707ns  (logic 1.336ns (49.345%)  route 1.371ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.371     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.317ns (49.952%)  route 1.320ns (50.048%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.320     6.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 1.309ns (51.297%)  route 1.243ns (48.703%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           1.243     6.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 1.317ns (52.142%)  route 1.209ns (47.858%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y1           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           1.209     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 1.343ns (54.802%)  route 1.108ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.108     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.415ns  (logic 1.314ns (54.400%)  route 1.101ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.819     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y0           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.101     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.059     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.626%)  route 0.125ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.125     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.062     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X3Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.186%)  route 0.127ns (49.814%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.127     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.063     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.130     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.512%)  route 0.128ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.128     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.512%)  route 0.128ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.128     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.916    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     1.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        -2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.668     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.947    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X6Y2           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.336ns (47.662%)  route 1.467ns (52.338%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.467     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.657ns  (logic 1.317ns (49.560%)  route 1.340ns (50.440%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           1.340     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.629ns  (logic 1.317ns (50.086%)  route 1.312ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        4.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.312     1.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683     3.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.343ns (53.327%)  route 1.175ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           1.175     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 1.314ns (54.374%)  route 1.103ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     0.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.103     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.336ns (55.712%)  route 1.062ns (44.288%))
  Logic Levels:           0  
  Clock Path Skew:        4.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           1.062     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683     3.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    -1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.337    -0.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X16Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X16Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    -1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.337    -0.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.320    -0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.337    -0.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.367ns (49.840%)  route 0.369ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.690    -1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X18Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.367    -0.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.369    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.367ns (49.838%)  route 0.369ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.690    -1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X18Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.367    -0.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.337    -0.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.320    -0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.244%)  route 0.378ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.378    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.813     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.244%)  route 0.378ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.378    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.813     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.385    -0.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X6Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X6Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.367ns (48.894%)  route 0.384ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.687    -1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X24Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.367    -0.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.384    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.812     3.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.336ns (47.662%)  route 1.467ns (52.338%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.467     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.657ns  (logic 1.317ns (49.560%)  route 1.340ns (50.440%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           1.340     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.629ns  (logic 1.317ns (50.086%)  route 1.312ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        4.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.312     1.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683     3.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.343ns (53.327%)  route 1.175ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           1.175     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.951%)  route 1.954ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.954     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.767     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y8           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 1.314ns (54.374%)  route 1.103ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     0.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.103     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682     3.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.336ns (55.712%)  route 1.062ns (44.288%))
  Logic Levels:           0  
  Clock Path Skew:        4.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.820    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           1.062     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.683     3.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    -1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.337    -0.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X16Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X16Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.689    -1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.337    -0.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.320    -0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.337    -0.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.367ns (49.840%)  route 0.369ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.690    -1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X18Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.367    -0.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.369    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.367ns (49.838%)  route 0.369ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.690    -1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X18Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDCE (Prop_fdce_C_Q)         0.367    -0.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.337    -0.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.320    -0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X5Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.244%)  route 0.378ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.378    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.813     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.244%)  route 0.378ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.688    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.367    -0.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.378    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.813     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.770    -1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.385    -0.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X6Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.896     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X6Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.367ns (48.894%)  route 0.384ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        5.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.687    -1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X24Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.367    -0.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.384    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.812     3.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.144ns  (logic 5.149ns (33.997%)  route 9.996ns (66.003%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.790     6.297    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.421 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.205    11.627    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.144 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.144    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.165ns  (logic 5.186ns (39.395%)  route 7.979ns (60.605%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.606     6.113    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.237 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.373     9.610    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.165 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.165    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 5.411ns (42.660%)  route 7.273ns (57.340%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.149     5.656    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.150     5.806 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.124     8.930    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    12.684 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.684    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.638ns  (logic 5.416ns (42.859%)  route 7.221ns (57.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.790     6.297    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.153     6.450 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.431     8.881    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    12.638 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.638    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.551ns  (logic 5.208ns (41.496%)  route 7.343ns (58.504%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.308     5.815    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.939 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.034     8.974    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.551 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.551    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.466ns  (logic 5.181ns (41.563%)  route 7.285ns (58.437%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.459     5.966    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.090 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.825     8.916    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.466 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.466    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.193ns  (logic 5.192ns (42.580%)  route 7.001ns (57.420%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.371     5.878    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.002 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.630     8.632    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.193 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.193    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.937ns  (logic 5.205ns (43.609%)  route 6.731ns (56.391%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.149     5.656    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.780 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.582     8.362    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.937 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.937    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.815ns  (logic 5.165ns (43.711%)  route 6.651ns (56.289%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.443     5.950    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.074 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.208     8.282    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.815 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.815    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 5.181ns (44.510%)  route 6.459ns (55.490%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.371     5.878    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.002 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.088     8.090    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    11.640 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.640    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.558ns (43.799%)  route 1.999ns (56.201%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.576     1.851    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.318    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.557 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.557    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.514ns (42.372%)  route 2.059ns (57.628%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.495     1.770    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.564     2.379    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.573 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.573    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.644ns  (logic 1.618ns (44.401%)  route 2.026ns (55.599%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.502     1.777    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.042     1.819 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.343    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     3.644 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.644    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.710ns  (logic 1.556ns (41.936%)  route 2.154ns (58.064%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.502     1.777    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.474    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.710 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.710    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.977ns  (logic 1.637ns (41.156%)  route 2.340ns (58.844%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.944     2.219    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.043     2.262 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.658    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.977 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.977    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.040ns  (logic 1.570ns (38.865%)  route 2.470ns (61.135%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.944     2.219    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.045     2.264 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.790    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.040 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.040    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.121ns  (logic 1.554ns (37.712%)  route 2.567ns (62.288%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.954     2.228    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.886    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.121 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.121    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.179ns  (logic 1.594ns (38.157%)  route 2.584ns (61.843%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.860     2.135    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.045     2.180 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.904    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.179 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.179    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.356ns  (logic 1.581ns (36.292%)  route 2.775ns (63.708%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.959     2.233    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.278 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.816     3.095    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.356 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.356    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.409ns  (logic 1.571ns (35.619%)  route 2.839ns (64.381%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.950     2.225    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.270 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.888     3.158    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.409 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.409    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.586ns  (logic 5.627ns (24.913%)  route 16.959ns (75.087%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.804    13.928    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.052 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.886    14.937    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    15.061 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.034    18.096    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.673 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.673    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.374ns  (logic 5.605ns (25.053%)  route 16.769ns (74.947%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.169    13.292    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.416 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.992    14.408    SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.532 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.373    17.905    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.460 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.460    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.650ns  (logic 5.600ns (25.867%)  route 16.050ns (74.133%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.007    13.130    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.254 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.983    14.237    SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.825    17.186    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.737 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.737    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.575ns  (logic 6.042ns (28.004%)  route 15.533ns (71.996%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.850     7.003    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.326     7.329 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_91/O
                         net (fo=6, routed)           0.679     8.008    SevenSeg_logic/SEG_OBUF[6]_inst_i_91_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_63/O
                         net (fo=9, routed)           1.135     9.267    SevenSeg_logic/SEG_OBUF[6]_inst_i_63_n_0
    SLICE_X14Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.391 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.799    10.190    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.117    10.307 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           1.646    11.953    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.360    12.313 f  SevenSeg_logic/SEG_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.436    12.750    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1_5
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.326    13.076 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.270    14.346    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    14.470 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.630    17.100    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.661 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.661    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.562ns  (logic 5.543ns (25.708%)  route 16.019ns (74.292%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.159    13.282    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y84         LUT5 (Prop_lut5_I3_O)        0.124    13.406 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.375    14.781    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124    14.905 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.250    17.155    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.648 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.648    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.017ns  (logic 6.015ns (28.617%)  route 15.002ns (71.383%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.850     7.003    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.326     7.329 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_91/O
                         net (fo=6, routed)           0.679     8.008    SevenSeg_logic/SEG_OBUF[6]_inst_i_91_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_63/O
                         net (fo=9, routed)           1.135     9.267    SevenSeg_logic/SEG_OBUF[6]_inst_i_63_n_0
    SLICE_X14Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.391 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.799    10.190    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.117    10.307 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           1.564    11.872    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.358    12.230 f  SevenSeg_logic/SEG_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.883    13.112    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1_5
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.328    13.440 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.797    14.238    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.124    14.362 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.208    16.570    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.103 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.103    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.949ns  (logic 5.587ns (26.671%)  route 15.362ns (73.329%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.009    13.132    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.256 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.231    14.487    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.124    14.611 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.887    16.498    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.036 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.036    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.815ns  (logic 4.098ns (37.887%)  route 6.717ns (62.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.711    -0.829    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          1.512     1.139    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.124     1.263 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.205     6.469    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.986 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.986    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 4.630ns (44.764%)  route 5.714ns (55.236%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.635    -0.905    uart_logic/uart_tx_blk/clk
    SLICE_X44Y94         FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.486 r  uart_logic/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.844     0.359    uart_logic/uart_tx_blk/counter[1]
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.299     0.658 r  uart_logic/uart_tx_blk/tx_INST_0_i_2/O
                         net (fo=1, routed)           0.797     1.455    uart_logic/uart_tx_blk/tx_INST_0_i_2_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.154     1.609 r  uart_logic/uart_tx_blk/tx_INST_0/O
                         net (fo=1, routed)           4.072     5.681    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.758     9.439 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     9.439    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.360ns (51.145%)  route 4.165ns (48.855%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.705    -0.835    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          1.041     0.662    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.150     0.812 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.124     3.936    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.690 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.690    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.509ns (66.332%)  route 0.766ns (33.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.370    -0.060    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.049    -0.011 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.386    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     1.705 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.705    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.437ns (61.598%)  route 0.896ns (38.402%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.370    -0.060    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.045    -0.015 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     0.511    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.762 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.762    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.421ns (58.938%)  route 0.990ns (41.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.591    -0.573    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.427    -0.019    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.099     0.080 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.564     0.644    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.838 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.838    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.486ns (60.213%)  route 0.982ns (39.787%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.458     0.029    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.044     0.073 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.524     0.597    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     1.898 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.898    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.546ns (62.370%)  route 0.933ns (37.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.591    -0.573    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.445 f  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.279    -0.166    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.099    -0.067 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.654     0.587    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     1.906 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.906    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.469ns (58.385%)  route 1.047ns (41.615%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.535     0.106    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.151 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.089     0.240    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.423     0.708    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.946 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.946    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.422ns (56.159%)  route 1.110ns (43.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.458     0.029    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.074 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.652     0.726    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.962 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.962    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.461ns (57.205%)  route 1.093ns (42.795%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.369    -0.061    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.045    -0.016 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.724     0.709    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.983 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.983    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.504ns (52.661%)  route 1.352ns (47.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.369    -0.061    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.048    -0.013 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.983     0.971    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.285 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.285    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.465ns (49.355%)  route 1.504ns (50.645%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.563     0.134    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.179 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.327     0.506    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.551 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     1.164    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.399 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.399    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.586ns  (logic 5.627ns (24.913%)  route 16.959ns (75.087%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.804    13.928    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.052 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.886    14.937    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    15.061 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.034    18.096    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.673 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.673    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.374ns  (logic 5.605ns (25.053%)  route 16.769ns (74.947%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.169    13.292    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.416 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.992    14.408    SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.532 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.373    17.905    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.460 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.460    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.650ns  (logic 5.600ns (25.867%)  route 16.050ns (74.133%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.007    13.130    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.254 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.983    14.237    SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.825    17.186    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.737 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.737    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.575ns  (logic 6.042ns (28.004%)  route 15.533ns (71.996%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.850     7.003    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.326     7.329 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_91/O
                         net (fo=6, routed)           0.679     8.008    SevenSeg_logic/SEG_OBUF[6]_inst_i_91_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_63/O
                         net (fo=9, routed)           1.135     9.267    SevenSeg_logic/SEG_OBUF[6]_inst_i_63_n_0
    SLICE_X14Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.391 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.799    10.190    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.117    10.307 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           1.646    11.953    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.360    12.313 f  SevenSeg_logic/SEG_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.436    12.750    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1_5
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.326    13.076 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.270    14.346    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    14.470 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.630    17.100    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.661 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.661    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.562ns  (logic 5.543ns (25.708%)  route 16.019ns (74.292%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.159    13.282    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y84         LUT5 (Prop_lut5_I3_O)        0.124    13.406 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.375    14.781    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124    14.905 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.250    17.155    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.648 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.648    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.017ns  (logic 6.015ns (28.617%)  route 15.002ns (71.383%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.850     7.003    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.326     7.329 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_91/O
                         net (fo=6, routed)           0.679     8.008    SevenSeg_logic/SEG_OBUF[6]_inst_i_91_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_63/O
                         net (fo=9, routed)           1.135     9.267    SevenSeg_logic/SEG_OBUF[6]_inst_i_63_n_0
    SLICE_X14Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.391 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.799    10.190    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.117    10.307 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           1.564    11.872    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.358    12.230 f  SevenSeg_logic/SEG_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.883    13.112    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1_5
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.328    13.440 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.797    14.238    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.124    14.362 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.208    16.570    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.103 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.103    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.949ns  (logic 5.587ns (26.671%)  route 15.362ns (73.329%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.626    -0.914    SevenSeg_logic/CLKLOGIC
    SLICE_X41Y79         FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          1.298     0.841    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.124     0.965 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.735     1.699    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.823 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           2.287     4.110    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.234 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_92/O
                         net (fo=5, routed)           1.766     6.001    SevenSeg_logic/SEG_OBUF[6]_inst_i_92_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.152     6.153 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           0.852     7.005    SevenSeg_logic/SEG_OBUF[6]_inst_i_99_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.326     7.331 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           0.970     8.301    SevenSeg_logic/SEG_OBUF[6]_inst_i_58_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.425 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=18, routed)          1.094     9.519    SevenSeg_logic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.643 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=15, routed)          1.142    10.785    SevenSeg_logic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.909 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.091    12.000    SevenSeg_logic/SEG_OBUF[6]_inst_i_44_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.124 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.009    13.132    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X13Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.256 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.231    14.487    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.124    14.611 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.887    16.498    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.036 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.036    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.815ns  (logic 4.098ns (37.887%)  route 6.717ns (62.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.711    -0.829    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          1.512     1.139    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.124     1.263 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.205     6.469    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.986 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.986    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 4.630ns (44.764%)  route 5.714ns (55.236%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.635    -0.905    uart_logic/uart_tx_blk/clk
    SLICE_X44Y94         FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.486 r  uart_logic/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.844     0.359    uart_logic/uart_tx_blk/counter[1]
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.299     0.658 r  uart_logic/uart_tx_blk/tx_INST_0_i_2/O
                         net (fo=1, routed)           0.797     1.455    uart_logic/uart_tx_blk/tx_INST_0_i_2_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.154     1.609 r  uart_logic/uart_tx_blk/tx_INST_0/O
                         net (fo=1, routed)           4.072     5.681    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.758     9.439 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     9.439    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.360ns (51.145%)  route 4.165ns (48.855%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.705    -0.835    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          1.041     0.662    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.150     0.812 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.124     3.936    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.690 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.690    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.509ns (66.332%)  route 0.766ns (33.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.370    -0.060    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.049    -0.011 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.386    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     1.705 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.705    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.437ns (61.598%)  route 0.896ns (38.402%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.370    -0.060    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.045    -0.015 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     0.511    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.762 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.762    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.421ns (58.938%)  route 0.990ns (41.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.591    -0.573    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.427    -0.019    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.099     0.080 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.564     0.644    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.838 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.838    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.486ns (60.213%)  route 0.982ns (39.787%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.458     0.029    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.044     0.073 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.524     0.597    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     1.898 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.898    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.546ns (62.370%)  route 0.933ns (37.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.591    -0.573    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.445 f  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.279    -0.166    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.099    -0.067 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.654     0.587    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     1.906 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.906    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.469ns (58.385%)  route 1.047ns (41.615%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.535     0.106    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.151 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.089     0.240    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.423     0.708    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.946 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.946    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.422ns (56.159%)  route 1.110ns (43.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.458     0.029    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.074 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.652     0.726    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.962 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.962    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.461ns (57.205%)  route 1.093ns (42.795%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.369    -0.061    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.045    -0.016 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.724     0.709    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.983 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.983    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.504ns (52.661%)  route 1.352ns (47.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.369    -0.061    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.048    -0.013 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.983     0.971    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.285 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.285    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.465ns (49.355%)  route 1.504ns (50.645%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.594    -0.570    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.563     0.134    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.179 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.327     0.506    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.551 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     1.164    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.399 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.399    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKLOGIC_clk_wiz_0

Max Delay         24995 Endpoints
Min Delay         24995 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.423ns  (logic 1.631ns (9.361%)  route 15.792ns (90.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.657    17.423    mem_out/rst
    SLICE_X78Y199        FDRE                                         r  mem_out/data_out_reg[567][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X78Y199        FDRE                                         r  mem_out/data_out_reg[567][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[567][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[567][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[572][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[572][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[572][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[566][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_in_A/SR[0]
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_in_A/CLKLOGIC
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[566][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_in_A/SR[0]
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_in_A/CLKLOGIC
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[566][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_out/rst
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[566][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[566][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_out/rst
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[567][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[567][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[561][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.241ns  (logic 1.631ns (9.460%)  route 15.610ns (90.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.475    17.241    mem_out/rst
    SLICE_X74Y197        FDRE                                         r  mem_out/data_out_reg[561][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y197        FDRE                                         r  mem_out/data_out_reg[561][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.320ns (17.315%)  route 1.526ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.526     1.801    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  SevenSeg_logic/Mul/counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    SevenSeg_logic/Mul/counter/count[0]_i_1__1_n_0
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.865    -0.808    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.257ns (12.641%)  route 1.779ns (87.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.037    uart_logic/uart_rx_blk/rx_sync_inst/rx
    SLICE_X6Y116         FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.860    -0.812    uart_logic/uart_rx_blk/rx_sync_inst/clk
    SLICE_X6Y116         FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.134ns  (logic 0.319ns (14.932%)  route 1.815ns (85.068%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.815     2.090    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.044     2.134 r  SevenSeg_logic/Mul/counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    SevenSeg_logic/Mul/counter/count[2]_i_1__0_n_0
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.861    -0.812    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.135ns  (logic 0.320ns (14.972%)  route 1.815ns (85.028%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.815     2.090    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.135 r  SevenSeg_logic/Mul/counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.135    SevenSeg_logic/Mul/counter/count[1]_i_1__0_n_0
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.861    -0.812    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.320ns (14.736%)  route 1.849ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.210     2.169    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.870    -0.803    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.320ns (14.736%)  route 1.849ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.210     2.169    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.870    -0.803    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKLOGIC_clk_wiz_0_1

Max Delay         24995 Endpoints
Min Delay         24995 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.423ns  (logic 1.631ns (9.361%)  route 15.792ns (90.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.657    17.423    mem_out/rst
    SLICE_X78Y199        FDRE                                         r  mem_out/data_out_reg[567][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X78Y199        FDRE                                         r  mem_out/data_out_reg[567][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[567][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[567][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X75Y199        FDRE                                         r  mem_out/data_out_reg[567][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[572][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.379ns  (logic 1.631ns (9.385%)  route 15.748ns (90.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.613    17.379    mem_out/rst
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[572][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y199        FDRE                                         r  mem_out/data_out_reg[572][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[566][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_in_A/SR[0]
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_in_A/CLKLOGIC
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[566][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_in_A/SR[0]
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_in_A/CLKLOGIC
    SLICE_X78Y198        FDRE                                         r  mem_in_A/data_out_reg[566][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[566][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_out/rst
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[566][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[566][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[567][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.285ns  (logic 1.631ns (9.436%)  route 15.654ns (90.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.519    17.285    mem_out/rst
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[567][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.721    -1.299    mem_out/clk
    SLICE_X79Y198        FDRE                                         r  mem_out/data_out_reg[567][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[561][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.241ns  (logic 1.631ns (9.460%)  route 15.610ns (90.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          5.135     6.642    mem_in_A/CPU_RESETN_IBUF
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.766 r  mem_in_A/pr_addr[9]_i_1/O
                         net (fo=24916, routed)      10.475    17.241    mem_out/rst
    SLICE_X74Y197        FDRE                                         r  mem_out/data_out_reg[561][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       1.720    -1.300    mem_out/clk
    SLICE_X74Y197        FDRE                                         r  mem_out/data_out_reg[561][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.320ns (17.315%)  route 1.526ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.526     1.801    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  SevenSeg_logic/Mul/counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    SevenSeg_logic/Mul/counter/count[0]_i_1__1_n_0
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.865    -0.808    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X0Y78          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.257ns (12.641%)  route 1.779ns (87.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.037    uart_logic/uart_rx_blk/rx_sync_inst/rx
    SLICE_X6Y116         FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.860    -0.812    uart_logic/uart_rx_blk/rx_sync_inst/clk
    SLICE_X6Y116         FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.320ns (15.182%)  route 1.785ns (84.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.146     2.105    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.871    -0.802    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y84          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.134ns  (logic 0.319ns (14.932%)  route 1.815ns (85.068%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.815     2.090    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.044     2.134 r  SevenSeg_logic/Mul/counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    SevenSeg_logic/Mul/counter/count[2]_i_1__0_n_0
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.861    -0.812    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.135ns  (logic 0.320ns (14.972%)  route 1.815ns (85.028%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.815     2.090    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.135 r  SevenSeg_logic/Mul/counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.135    SevenSeg_logic/Mul/counter/count[1]_i_1__0_n_0
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.861    -0.812    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y75          FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.320ns (14.736%)  route 1.849ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.210     2.169    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.870    -0.803    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SevenSeg_logic/Mul/clk_seg/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.320ns (14.736%)  route 1.849ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.639     1.914    SevenSeg_logic/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=15, routed)          0.210     2.169    SevenSeg_logic/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=26614, routed)       0.870    -0.803    SevenSeg_logic/Mul/clk_seg/CLKLOGIC
    SLICE_X0Y83          FDRE                                         r  SevenSeg_logic/Mul/clk_seg/count_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.251ns  (logic 0.124ns (1.984%)  route 6.127ns (98.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.172     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.251ns  (logic 0.124ns (1.984%)  route 6.127ns (98.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.172     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.251ns  (logic 0.124ns (1.984%)  route 6.127ns (98.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.172     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y6           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 0.124ns (2.061%)  route 5.892ns (97.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.937     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.769     3.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.124ns (2.078%)  route 5.844ns (97.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.955     4.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.889     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.689     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X12Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X12Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.000ns (0.000%)  route 1.095ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X12Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.000ns (0.000%)  route 1.095ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X12Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.000ns (0.000%)  route 1.095ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.000ns (0.000%)  route 1.095ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C





