INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student1/Documents/Avinash/stack/stack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack_tb
