<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DATAPATH.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DATAPATH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DATAPATH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DATAPATH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DATAPATH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DATAPATH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DATAPATH.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DATAPATH_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DATAPATH_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DATAPATH_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IFSTAGE.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="logicOps.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testALUSTAGE_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testALUSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testALUSTAGE_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testIFSTAGE_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMEMSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520977895" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520977894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520977896" xil_pn:in_ck="604612342753554632" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1520977895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CompModule.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="D_ff.vhd"/>
      <outfile xil_pn:name="Decode5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Mux16to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_1bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_5bits.vhd"/>
      <outfile xil_pn:name="Mux32to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux4to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux8to1_32bit.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_Incrementor.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Reg.vhd"/>
      <outfile xil_pn:name="Shift_extend.vhd"/>
      <outfile xil_pn:name="arOps.vhd"/>
      <outfile xil_pn:name="logicOps.vhd"/>
      <outfile xil_pn:name="shiftOps.vhd"/>
      <outfile xil_pn:name="testALU.vhd"/>
      <outfile xil_pn:name="testALUSTAGE.vhd"/>
      <outfile xil_pn:name="testAOps.vhd"/>
      <outfile xil_pn:name="testCM.vhd"/>
      <outfile xil_pn:name="testDECSTAGE.vhd"/>
      <outfile xil_pn:name="testDecode.vhd"/>
      <outfile xil_pn:name="testIFSTAGE.vhd"/>
      <outfile xil_pn:name="testLOps.vhd"/>
      <outfile xil_pn:name="testMEMSTAGE.vhd"/>
      <outfile xil_pn:name="testMux2to1.vhd"/>
      <outfile xil_pn:name="testMux32to1.vhd"/>
      <outfile xil_pn:name="testRF.vhd"/>
      <outfile xil_pn:name="testReg.vhd"/>
      <outfile xil_pn:name="testSEModule.vhd"/>
      <outfile xil_pn:name="testSOps.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1520977896" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8256540851514557036" xil_pn:start_ts="1520977896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520977896" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7367211211327378286" xil_pn:start_ts="1520977896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520977896" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1353125168553622870" xil_pn:start_ts="1520977896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520977896" xil_pn:in_ck="604612342753554632" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1520977896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CompModule.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="D_ff.vhd"/>
      <outfile xil_pn:name="Decode5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Mux16to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_1bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux2to1_5bits.vhd"/>
      <outfile xil_pn:name="Mux32to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux4to1_32bit.vhd"/>
      <outfile xil_pn:name="Mux8to1_32bit.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_Incrementor.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Reg.vhd"/>
      <outfile xil_pn:name="Shift_extend.vhd"/>
      <outfile xil_pn:name="arOps.vhd"/>
      <outfile xil_pn:name="logicOps.vhd"/>
      <outfile xil_pn:name="shiftOps.vhd"/>
      <outfile xil_pn:name="testALU.vhd"/>
      <outfile xil_pn:name="testALUSTAGE.vhd"/>
      <outfile xil_pn:name="testAOps.vhd"/>
      <outfile xil_pn:name="testCM.vhd"/>
      <outfile xil_pn:name="testDECSTAGE.vhd"/>
      <outfile xil_pn:name="testDecode.vhd"/>
      <outfile xil_pn:name="testIFSTAGE.vhd"/>
      <outfile xil_pn:name="testLOps.vhd"/>
      <outfile xil_pn:name="testMEMSTAGE.vhd"/>
      <outfile xil_pn:name="testMux2to1.vhd"/>
      <outfile xil_pn:name="testMux32to1.vhd"/>
      <outfile xil_pn:name="testRF.vhd"/>
      <outfile xil_pn:name="testReg.vhd"/>
      <outfile xil_pn:name="testSEModule.vhd"/>
      <outfile xil_pn:name="testSOps.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1520977911" xil_pn:in_ck="604612342753554632" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7904917422308008134" xil_pn:start_ts="1520977896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testALUSTAGE_beh.prj"/>
      <outfile xil_pn:name="testALUSTAGE_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1520977912" xil_pn:in_ck="4661335295163087213" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7263609821555595449" xil_pn:start_ts="1520977911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testALUSTAGE_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5113532988888733644" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1353125168553622870" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1988873418866100982" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520961606" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8596985619639262240" xil_pn:start_ts="1520961606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520973361" xil_pn:in_ck="-8032617390139032807" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8313734374241794573" xil_pn:start_ts="1520973305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DATAPATH.lso"/>
      <outfile xil_pn:name="DATAPATH.ngc"/>
      <outfile xil_pn:name="DATAPATH.ngr"/>
      <outfile xil_pn:name="DATAPATH.prj"/>
      <outfile xil_pn:name="DATAPATH.stx"/>
      <outfile xil_pn:name="DATAPATH.syr"/>
      <outfile xil_pn:name="DATAPATH.xst"/>
      <outfile xil_pn:name="DATAPATH_vhdl.prj"/>
      <outfile xil_pn:name="DATAPATH_xst.xrpt"/>
      <outfile xil_pn:name="IFSTAGE.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
