
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
Options:	
Date:		Tue Nov 26 20:10:08 2024
Host:		ecelinux-16.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[20:10:08.473945] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.23 fill procedures
**WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> setMultiCpuUsage -acquireLicense 8
<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set ::dft::debug_attribute 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_block_write_sdc 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_improved_timing_update_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_improve_collection_hash_function 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_performance_statistics_precision 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_efficient_set_timing_derate 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_arrival_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_parallel_arcs 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_dump_reset_clock 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_eco_group_based_worst_path 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_clocks_collection 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_get_lib_objects 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_hier_obj 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_save_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_ignore_group_path_from_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_new_hierarchical_startpoints 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_view_pruning_enhancements 4
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_is_imm_info_cached 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_latch_period_based_threshold 0.0001
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_disable_calculate_arrival_assert 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_efficient_float_to_string_converter 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_mtiohandler_efficient_register 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_multithread_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_before_startup_file 0
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {asap7_tech_4x_170803.lef asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog dist_sort.RVT.1980.syn.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_aocv_efficient_accurate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_aocv_enable_gba_combine_launch_capture 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_clock_root_frequency_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_efficient_lib_pin 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_add_brackets_name 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_multi_thread_timing_update 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_context_enable_twcppr_interface_path_support 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_save_restore_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_efficient_derate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> set timing_enable_backward_compatible_mmmc_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_efficient_unconstrained_report_timing 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_new_power_view_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_view_based_tlatch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_warning_on_partially_search_failure 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_clock_style_backward_compatible 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_disable_3d_arcs 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_improved_waveform_cache 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_internal_power_ground_rails 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_invalidate_auto_validation 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_validate_unconstrained_paths 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_write_asymmetric_lvf 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
<CMD> set timing_library_refactor_db_arc_processing 1
<CMD> set timing_library_refactor_db_arc_processing3 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_enable_high_slack_threshold 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_pba_coverage_mode_depth_limit 10
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_backward_compatible_to_adjust 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_eco_socv_derating_guardband 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_collection_handling 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_cone_marking 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_improved_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_variable_verbose_fields 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_latch_analysis_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_property_is_clock_new_flow_efficient 0
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/26 20:10:34, mem=1765.6M)
#% End Load MMMC data ... (date=11/26 20:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.8M, current mem=1766.8M)
RC_corner_25

Loading LEF file asap7_tech_4x_170803.lef ...

Loading LEF file asap7sc7p5t_24_R_4x_170912.lef ...
Set DBUPerIGU to M1 pitch 576.
**WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=65.0M, fe_cpu=0.30min, fe_real=0.47min, fe_mem=1755.6M) ***
#% Begin Load netlist data ... (date=11/26 20:10:36, mem=1788.5M)
*** Begin netlist parsing (mem=1755.6M) ***
Created 185 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dist_sort.RVT.1980.syn.v'

*** Memory Usage v#1 (Current mem = 1755.641M, initial mem = 836.516M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:02.0, mem=1755.6M) ***
#% End Load netlist data ... (date=11/26 20:10:38, total cpu=0:00:00.1, real=0:00:02.0, peak res=1809.2M, current mem=1809.2M)
Top level cell is dist_sort.
Hooked 185 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dist_sort ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite coreSite width 864.
** info: there are 197 modules.
** info: there are 8363 stdCell insts.
** info: there are 8363 stdCell insts with at least one signal pin.

*** Memory Usage v#1 (Current mem = 1815.555M, initial mem = 836.516M) ***
Start create_tracks
Extraction setup Started for TopCell dist_sort 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.

Completed (cpu: 0:00:01.5 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_setup_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: default_hold_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file './dist_sort.RVT.1980.syn.sdc' ...
Current (total cpu=0:00:20.4, real=0:00:35.0, peak res=2261.1M, current mem=2261.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.RVT.1980.syn.sdc, Line 8).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_input_delay                                   | 578            | 0              
set_clock_transition                              | 4              | 0              
set_clock_uncertainty                             | 1              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_driving_cell                                  | 579            | 0              
get_ports                                         | 1172           | 0              
current_design                                    | 1              | 0              
set_output_delay                                  | 7              | 0              
set_max_fanout                                    | 1              | 0              
set_wire_load_mode                                | 1              | 0              
set_load                                          | 7              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ./dist_sort.RVT.1980.syn.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2276.3M, current mem=2276.3M)
Current (total cpu=0:00:20.4, real=0:00:35.0, peak res=2276.3M, current mem=2276.3M)
Total number of combinational cells: 159
Total number of sequential cells: 26
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 11
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
*** Message Summary: 199 warning(s), 0 error(s)

<CMD> floorPlan -site coreSite -d 200 200 5 5 5 5
The die width changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
The die height changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
<CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
<CMD> add_tracks -honor_pitch
Start create_tracks
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
**WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
For 875 new insts, Inserted 875 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
<CMD> saveDesign dist_sort.pre_power.enc
#% Begin save design ... (date=11/26 20:10:43, mem=2320.5M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.pre_power.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pre_power.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 20:10:43, mem=2320.5M)
% End Save ccopt configuration ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2322.1M, current mem=2322.1M)
% Begin Save netlist data ... (date=11/26 20:10:43, mem=2322.1M)
Writing Binary DB to dist_sort.pre_power.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2323.4M, current mem=2322.4M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pre_power.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 20:10:43, mem=2322.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2329.2M, current mem=2322.1M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 20:10:44, mem=2327.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2327.7M, current mem=2327.7M)
Saving PG file dist_sort.pre_power.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:44 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2381.4M) ***
*info - save blackBox cells to lef file dist_sort.pre_power.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 20:10:44, mem=2328.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2328.6M, current mem=2328.6M)
% Begin Save routing data ... (date=11/26 20:10:44, mem=2328.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2381.4M) ***
% End Save routing data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2328.9M, current mem=2328.9M)
Saving property file dist_sort.pre_power.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2384.4M) ***
Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 20:10:44, mem=2333.1M)
% End Save power constraints data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.1M, current mem=2333.1M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pre_power.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.1980.syn.sdc
#% End save design ... (date=11/26 20:10:45, total cpu=0:00:00.8, real=0:00:02.0, peak res=2361.7M, current mem=2333.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
#% Begin addRing (date=11/26 20:10:45, mem=2333.5M)


viaInitial starts at Tue Nov 26 20:10:45 2024
viaInitial ends at Tue Nov 26 20:10:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2435.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2337.0M, current mem=2337.0M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
#% Begin sroute (date=11/26 20:10:45, mem=2337.0M)
*** Begin SPECIAL ROUTE on Tue Nov 26 20:10:45 2024 ***
SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
SPECIAL ROUTE ran on machine: ecelinux-16.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 196 macros, 67 used
Read in 941 components
  941 core components: 66 unplaced, 0 placed, 875 fixed
Read in 16 physical pins
  16 physical pins: 0 unplaced, 0 placed, 16 fixed
Read in 586 logical pins
Read in 586 nets
Read in 2 special nets, 2 routed
Read in 1898 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for vss FollowPin 0 seconds
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 352
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 176
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 623 out of 623 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished

sroute created 704 wires.
ViaGen created 352 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       528      |       NA       |
|   V1   |       352      |        0       |
|   M2   |       176      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/26 20:10:45, total cpu=0:00:00.4, real=0:00:00.0, peak res=2366.7M, current mem=2357.6M)
<CMD> saveDesign dist_sort.specialRoute.enc
#% Begin save design ... (date=11/26 20:10:45, mem=2357.6M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.specialRoute.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.specialRoute.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 20:10:45, mem=2357.6M)
% End Save ccopt configuration ... (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
% Begin Save netlist data ... (date=11/26 20:10:45, mem=2358.4M)
Writing Binary DB to dist_sort.specialRoute.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.5M, current mem=2358.5M)
Saving symbol-table file ...
Saving congestion map file dist_sort.specialRoute.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 20:10:46, mem=2358.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.5M, current mem=2357.4M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 20:10:46, mem=2358.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.8M, current mem=2358.8M)
Saving PG file dist_sort.specialRoute.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:46 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2442.6M) ***
*info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 20:10:46, mem=2358.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.0M, current mem=2359.0M)
% Begin Save routing data ... (date=11/26 20:10:46, mem=2359.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2443.6M) ***
% End Save routing data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.0M, current mem=2359.0M)
Saving property file dist_sort.specialRoute.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2446.6M) ***
Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 20:10:46, mem=2360.5M)
% End Save power constraints data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2360.5M, current mem=2360.5M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.specialRoute.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.1980.syn.sdc
#% End save design ... (date=11/26 20:10:47, total cpu=0:00:00.8, real=0:00:02.0, peak res=2389.7M, current mem=2359.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
<CMD> setViaGenMode -bar_cut_orientation vertical
<CMD> saveDesign dist_sort.power_complete.enc
#% Begin save design ... (date=11/26 20:10:47, mem=2359.5M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.power_complete.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.power_complete.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 20:10:47, mem=2359.5M)
% End Save ccopt configuration ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2359.6M)
% Begin Save netlist data ... (date=11/26 20:10:47, mem=2359.6M)
Writing Binary DB to dist_sort.power_complete.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2359.6M)
Saving symbol-table file ...
Saving congestion map file dist_sort.power_complete.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 20:10:47, mem=2359.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2358.4M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 20:10:47, mem=2358.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
Saving PG file dist_sort.power_complete.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:47 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2457.2M) ***
*info - save blackBox cells to lef file dist_sort.power_complete.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 20:10:47, mem=2358.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=2358.4M, current mem=2358.4M)
% Begin Save routing data ... (date=11/26 20:10:48, mem=2358.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2457.2M) ***
% End Save routing data ... (date=11/26 20:10:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
Saving property file dist_sort.power_complete.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2460.2M) ***
Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 20:10:48, mem=2360.0M)
% End Save power constraints data ... (date=11/26 20:10:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2360.0M, current mem=2360.0M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.power_complete.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.1980.syn.sdc
#% End save design ... (date=11/26 20:10:48, total cpu=0:00:00.8, real=0:00:01.0, peak res=2391.4M, current mem=2360.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -prePlace
*** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.6/0:00:38.2 (0.6), mem = 2472.2M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2500.43 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2391.43)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10885
End delay calculation. (MEM=2394.28 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2379.45 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:25.9 mem=2926.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  1.758  |
|           TNS (ns):| -0.020  | -0.020  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1189   |   14    |  1175   |
+--------------------+---------+---------+---------+

Density: 45.267%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.55 sec
Total Real time: 3.0 sec
Total Memory Usage: 2851.902344 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:00:26.1/0:00:41.0 (0.6), mem = 2851.9M
<CMD> createBasicPathGroups
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 3
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer M3
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> set_interactive_constraint_modes common
<CMD> report_clocks
     +-------------------------------------------------------------------------------------------+ 
     |                                    Clock Descriptions                                     | 
     |-------------------------------------------------------------------------------------------| 
     |       |        |                    |          |       |         |       Attributes       | 
     |-------+--------+--------------------+----------+-------+---------+------------------------| 
     | Clock | Source |        View        |  Period  |  Lead |  Trail  | Generated | Propagated | 
     |  Name |        |                    |          |       |         |           |            | 
     |-------+--------+--------------------+----------+-------+---------+-----------+------------| 
     |  clk  |  clk   | default_setup_view | 1980.000 | 0.000 | 990.000 |     n     |     n      | 
     +-------------------------------------------------------------------------------------------+ 
<CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {query[63]} {query[62]} {query[61]} {query[60]} {query[59]} {query[58]} {query[57]} {query[56]} {query[55]} {query[54]} {query[53]} {query[52]} {query[51]} {query[50]} {query[49]} {query[48]} {query[47]} {query[46]} {query[45]} {query[44]} {query[43]} {query[42]} {query[41]} {query[40]} {query[39]} {query[38]} {query[37]} {query[36]} {query[35]} {query[34]} {query[33]} {query[32]} {query[31]} {query[30]} {query[29]} {query[28]} {query[27]} {query[26]} {query[25]} {query[24]} {query[23]} {query[22]} {query[21]} {query[20]} {query[19]} {query[18]} {query[17]} {query[16]} {query[15]} {query[14]} {query[13]} {query[12]} {query[11]} {query[10]} {query[9]} {query[8]} {query[7]} {query[6]} {query[5]} {query[4]} {query[3]} {query[2]} {query[1]} {query[0]} {search_0[63]} {search_0[62]} {search_0[61]} {search_0[60]} {search_0[59]} {search_0[58]} {search_0[57]} {search_0[56]} {search_0[55]} {search_0[54]} {search_0[53]} {search_0[52]} {search_0[51]} {search_0[50]} {search_0[49]} {search_0[48]} {search_0[47]} {search_0[46]} {search_0[45]} {search_0[44]} {search_0[43]} {search_0[42]} {search_0[41]} {search_0[40]} {search_0[39]} {search_0[38]} {search_0[37]} {search_0[36]} {search_0[35]} {search_0[34]} {search_0[33]} {search_0[32]} {search_0[31]} {search_0[30]} {search_0[29]} {search_0[28]} {search_0[27]} {search_0[26]} {search_0[25]} {search_0[24]} {search_0[23]} {search_0[22]} {search_0[21]} {search_0[20]} {search_0[19]} {search_0[18]} {search_0[17]} {search_0[16]} {search_0[15]} {search_0[14]} {search_0[13]} {search_0[12]} {search_0[11]} {search_0[10]} {search_0[9]} {search_0[8]} {search_0[7]} {search_0[6]} {search_0[5]} {search_0[4]} {search_0[3]} {search_0[2]} {search_0[1]} {search_0[0]} {search_1[63]} {search_1[62]} {search_1[61]} {search_1[60]} {search_1[59]} {search_1[58]} {search_1[57]} {search_1[56]} {search_1[55]} {search_1[54]} {search_1[53]} {search_1[52]} {search_1[51]} {search_1[50]} {search_1[49]} {search_1[48]} {search_1[47]} {search_1[46]} {search_1[45]} {search_1[44]} {search_1[43]} {search_1[42]} {search_1[41]} {search_1[40]} {search_1[39]} {search_1[38]} {search_1[37]} {search_1[36]} {search_1[35]} {search_1[34]} {search_1[33]} {search_1[32]} {search_1[31]} {search_1[30]} {search_1[29]} {search_1[28]} {search_1[27]} {search_1[26]} {search_1[25]} {search_1[24]} {search_1[23]} {search_1[22]} {search_1[21]} {search_1[20]} {search_1[19]} {search_1[18]} {search_1[17]} {search_1[16]} {search_1[15]} {search_1[14]} {search_1[13]} {search_1[12]} {search_1[11]} {search_1[10]} {search_1[9]} {search_1[8]} {search_1[7]} {search_1[6]} {search_1[5]} {search_1[4]} {search_1[3]} {search_1[2]} {search_1[1]} {search_1[0]} {search_2[63]} {search_2[62]} {search_2[61]} {search_2[60]} {search_2[59]} {search_2[58]} {search_2[57]} {search_2[56]} {search_2[55]} {search_2[54]} {search_2[53]} {search_2[52]} {search_2[51]} {search_2[50]} {search_2[49]} {search_2[48]} {search_2[47]} {search_2[46]} {search_2[45]} {search_2[44]} {search_2[43]} {search_2[42]} {search_2[41]} {search_2[40]} {search_2[39]} {search_2[38]} {search_2[37]} {search_2[36]} {search_2[35]} {search_2[34]} {search_2[33]} {search_2[32]} {search_2[31]} {search_2[30]} {search_2[29]} {search_2[28]} {search_2[27]} {search_2[26]} {search_2[25]} {search_2[24]} {search_2[23]} {search_2[22]} {search_2[21]} {search_2[20]} {search_2[19]} {search_2[18]} {search_2[17]} {search_2[16]} {search_2[15]} {search_2[14]} {search_2[13]} {search_2[12]} {search_2[11]} {search_2[10]} {search_2[9]} {search_2[8]} {search_2[7]} {search_2[6]} {search_2[5]} {search_2[4]} {search_2[3]} {search_2[2]} {search_2[1]} {search_2[0]} {search_3[63]} {search_3[62]} {search_3[61]} {search_3[60]} {search_3[59]} {search_3[58]} {search_3[57]} {search_3[56]} {search_3[55]} {search_3[54]} {search_3[53]} {search_3[52]} {search_3[51]} {search_3[50]} {search_3[49]} {search_3[48]} {search_3[47]} {search_3[46]} {search_3[45]} {search_3[44]} {search_3[43]} {search_3[42]} {search_3[41]} {search_3[40]} {search_3[39]} {search_3[38]} {search_3[37]} {search_3[36]} {search_3[35]} {search_3[34]} {search_3[33]} {search_3[32]} {search_3[31]} {search_3[30]} {search_3[29]} {search_3[28]} {search_3[27]} {search_3[26]} {search_3[25]} {search_3[24]} {search_3[23]} {search_3[22]} {search_3[21]} {search_3[20]} {search_3[19]} {search_3[18]} {search_3[17]} {search_3[16]} {search_3[15]} {search_3[14]} {search_3[13]} {search_3[12]} {search_3[11]} {search_3[10]} {search_3[9]} {search_3[8]} {search_3[7]} {search_3[6]} {search_3[5]} {search_3[4]} {search_3[3]} {search_3[2]} {search_3[1]} {search_3[0]} {search_4[63]} {search_4[62]} {search_4[61]} {search_4[60]} {search_4[59]} {search_4[58]} {search_4[57]} {search_4[56]} {search_4[55]} {search_4[54]} {search_4[53]} {search_4[52]} {search_4[51]} {search_4[50]} {search_4[49]} {search_4[48]} {search_4[47]} {search_4[46]} {search_4[45]} {search_4[44]} {search_4[43]} {search_4[42]} {search_4[41]} {search_4[40]} {search_4[39]} {search_4[38]} {search_4[37]} {search_4[36]} {search_4[35]} {search_4[34]} {search_4[33]} {search_4[32]} {search_4[31]} {search_4[30]} {search_4[29]} {search_4[28]} {search_4[27]} {search_4[26]} {search_4[25]} {search_4[24]} {search_4[23]} {search_4[22]} {search_4[21]} {search_4[20]} {search_4[19]} {search_4[18]} {search_4[17]} {search_4[16]} {search_4[15]} {search_4[14]} {search_4[13]} {search_4[12]} {search_4[11]} {search_4[10]} {search_4[9]} {search_4[8]} {search_4[7]} {search_4[6]} {search_4[5]} {search_4[4]} {search_4[3]} {search_4[2]} {search_4[1]} {search_4[0]} {search_5[63]} {search_5[62]} {search_5[61]} {search_5[60]} {search_5[59]} {search_5[58]} {search_5[57]} {search_5[56]} {search_5[55]} {search_5[54]} {search_5[53]} {search_5[52]} {search_5[51]} {search_5[50]} {search_5[49]} {search_5[48]} {search_5[47]} {search_5[46]} {search_5[45]} {search_5[44]} {search_5[43]} {search_5[42]} {search_5[41]} {search_5[40]} {search_5[39]} {search_5[38]} {search_5[37]} {search_5[36]} {search_5[35]} {search_5[34]} {search_5[33]} {search_5[32]} {search_5[31]} {search_5[30]} {search_5[29]} {search_5[28]} {search_5[27]} {search_5[26]} {search_5[25]} {search_5[24]} {search_5[23]} {search_5[22]} {search_5[21]} {search_5[20]} {search_5[19]} {search_5[18]} {search_5[17]} {search_5[16]} {search_5[15]} {search_5[14]} {search_5[13]} {search_5[12]} {search_5[11]} {search_5[10]} {search_5[9]} {search_5[8]} {search_5[7]} {search_5[6]} {search_5[5]} {search_5[4]} {search_5[3]} {search_5[2]} {search_5[1]} {search_5[0]} {search_6[63]} {search_6[62]} {search_6[61]} {search_6[60]} {search_6[59]} {search_6[58]} {search_6[57]} {search_6[56]} {search_6[55]} {search_6[54]} {search_6[53]} {search_6[52]} {search_6[51]} {search_6[50]} {search_6[49]} {search_6[48]} {search_6[47]} {search_6[46]} {search_6[45]} {search_6[44]} {search_6[43]} {search_6[42]} {search_6[41]} {search_6[40]} {search_6[39]} {search_6[38]} {search_6[37]} {search_6[36]} {search_6[35]} {search_6[34]} {search_6[33]} {search_6[32]} {search_6[31]} {search_6[30]} {search_6[29]} {search_6[28]} {search_6[27]} {search_6[26]} {search_6[25]} {search_6[24]} {search_6[23]} {search_6[22]} {search_6[21]} {search_6[20]} {search_6[19]} {search_6[18]} {search_6[17]} {search_6[16]} {search_6[15]} {search_6[14]} {search_6[13]} {search_6[12]} {search_6[11]} {search_6[10]} {search_6[9]} {search_6[8]} {search_6[7]} {search_6[6]} {search_6[5]} {search_6[4]} {search_6[3]} {search_6[2]} {search_6[1]} {search_6[0]} {search_7[63]} {search_7[62]} {search_7[61]} {search_7[60]} {search_7[59]} {search_7[58]} {search_7[57]} {search_7[56]} {search_7[55]} {search_7[54]} {search_7[53]} {search_7[52]} {search_7[51]} {search_7[50]} {search_7[49]} {search_7[48]} {search_7[47]} {search_7[46]} {search_7[45]} {search_7[44]} {search_7[43]} {search_7[42]} {search_7[41]} {search_7[40]} {search_7[39]} {search_7[38]} {search_7[37]} {search_7[36]} {search_7[35]} {search_7[34]} {search_7[33]} {search_7[32]} {search_7[31]} {search_7[30]} {search_7[29]} {search_7[28]} {search_7[27]} {search_7[26]} {search_7[25]} {search_7[24]} {search_7[23]} {search_7[22]} {search_7[21]} {search_7[20]} {search_7[19]} {search_7[18]} {search_7[17]} {search_7[16]} {search_7[15]} {search_7[14]} {search_7[13]} {search_7[12]} {search_7[11]} {search_7[10]} {search_7[9]} {search_7[8]} {search_7[7]} {search_7[6]} {search_7[5]} {search_7[4]} {search_7[3]} {search_7[2]} {search_7[1]} {search_7[0]} in_valid } -snap TRACK
Successfully spread [579] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2875.5M).
<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin { addr_1st[2] addr_1st[1] addr_1st[0] addr_2nd[2] addr_2nd[1] addr_2nd[0] out_valid } -snap TRACK
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2877.5M).
<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> saveDesign dist_sort.pin.enc
#% Begin save design ... (date=11/26 20:10:51, mem=2402.7M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.pin.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pin.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 20:10:51, mem=2402.7M)
% End Save ccopt configuration ... (date=11/26 20:10:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=2402.7M, current mem=2402.4M)
% Begin Save netlist data ... (date=11/26 20:10:52, mem=2402.4M)
Writing Binary DB to dist_sort.pin.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2402.6M, current mem=2402.6M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pin.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 20:10:52, mem=2402.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2403.6M, current mem=2403.6M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 20:10:52, mem=2404.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2404.9M, current mem=2404.9M)
Saving PG file dist_sort.pin.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:52 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2884.0M) ***
*info - save blackBox cells to lef file dist_sort.pin.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 20:10:52, mem=2404.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2405.0M, current mem=2405.0M)
% Begin Save routing data ... (date=11/26 20:10:52, mem=2405.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2884.0M) ***
% End Save routing data ... (date=11/26 20:10:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=2405.0M, current mem=2405.0M)
Saving property file dist_sort.pin.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2887.0M) ***
Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 20:10:53, mem=2406.0M)
% End Save power constraints data ... (date=11/26 20:10:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2406.0M, current mem=2406.0M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pin.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.1980.syn.sdc
#% End save design ... (date=11/26 20:10:53, total cpu=0:00:00.9, real=0:00:02.0, peak res=2437.8M, current mem=2406.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -place_global_timing_effort high
<CMD> setPlaceMode -place_global_reorder_scan false
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> place_opt_design
#% Begin place_opt_design (date=11/26 20:10:53, mem=2406.8M)
**INFO: User settings:
setDesignMode -topRoutingLayer                    M3
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -enable_ideal_seq_async_pins      false
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    true
setDelayCalMode -socv_accuracy_mode               low
setOptMode -opt_all_end_points                    true
setOptMode -opt_consider_routing_congestion       true
setOptMode -opt_drv                               true
setOptMode -opt_fix_fanout_load                   true
setOptMode -opt_hold_allow_setup_tns_degradation  false
setOptMode -opt_post_route_fix_si_transitions     true
setOptMode -opt_skew                              false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_reorder_scan           false
setPlaceMode -place_global_timing_effort          high
setAnalysisMode -analysisType                     single
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setRouteMode -earlyGlobalMaxRouteLayer            3

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:27.4/0:00:43.2 (0.6), mem = 2904.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.4/0:00:43.2 (0.6), mem = 2905.1M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 144 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 875 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 7542 (70.2%) nets
3		: 1730 (16.1%) nets
4     -	14	: 1445 (13.4%) nets
15    -	39	: 27 (0.3%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 3 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=9100 (875 fixed + 8225 movable) #buf cell=0 #inv cell=1689 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10747 #term=29799 #term/net=2.77, #fixedIo=0, #floatIo=0, #fixedPin=586, #floatPin=0
stdCell: 9100 single + 0 double + 0 multi
Total standard cell length = 15.1232 (mm), area = 0.0163 (mm^2)
Average module density = 0.449.
Density for the design = 0.449.
       = stdcell_area 68265 sites (15925 um^2) / alloc_area 152075 sites (35476 um^2).
Pin Density = 0.1937.
            = total # of pins 29799 / total area 153825.
=== lastAutoLevel = 9 
[spp] 0
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.327e+05 (1.07e+05 2.58e+04)
              Est.  stn bbox = 1.358e+05 (1.09e+05 2.67e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2916.9M
Iteration  2: Total net bbox = 1.327e+05 (1.07e+05 2.58e+04)
              Est.  stn bbox = 1.358e+05 (1.09e+05 2.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2916.9M
*** Finished SKP initialization (cpu=0:00:02.7, real=0:00:03.0)***
SKP will use view:
  default_setup_view
Iteration  3: Total net bbox = 1.254e+05 (9.03e+04 3.51e+04)
              Est.  stn bbox = 1.318e+05 (9.39e+04 3.79e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 3117.0M
Iteration  4: Total net bbox = 1.169e+05 (8.16e+04 3.53e+04)
              Est.  stn bbox = 1.279e+05 (8.65e+04 4.14e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 3135.8M
Iteration  5: Total net bbox = 1.169e+05 (8.16e+04 3.53e+04)
              Est.  stn bbox = 1.279e+05 (8.65e+04 4.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3135.8M
Iteration  6: Total net bbox = 1.439e+05 (9.68e+04 4.71e+04)
              Est.  stn bbox = 1.560e+05 (1.02e+05 5.42e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 3117.8M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
Iteration  7: Total net bbox = 1.749e+05 (1.20e+05 5.45e+04)
              Est.  stn bbox = 1.888e+05 (1.27e+05 6.17e+04)
              cpu = 0:00:12.1 real = 0:00:13.0 mem = 3122.5M
Iteration  8: Total net bbox = 1.749e+05 (1.20e+05 5.45e+04)
              Est.  stn bbox = 1.888e+05 (1.27e+05 6.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3122.5M
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Iteration  9: Total net bbox = 1.781e+05 (1.21e+05 5.68e+04)
              Est.  stn bbox = 1.921e+05 (1.28e+05 6.40e+04)
              cpu = 0:00:09.5 real = 0:00:09.0 mem = 3118.9M
Iteration 10: Total net bbox = 1.781e+05 (1.21e+05 5.68e+04)
              Est.  stn bbox = 1.921e+05 (1.28e+05 6.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3118.9M
Iteration 11: Total net bbox = 1.717e+05 (1.17e+05 5.51e+04)
              Est.  stn bbox = 1.850e+05 (1.23e+05 6.21e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 3156.6M
Iteration 12: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
              Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
              cpu = 0:00:17.0 real = 0:00:18.0 mem = 3124.6M
Iteration 13: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
              Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3124.6M
Iteration 14: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
              Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3124.6M
Finished Global Placement (cpu=0:00:51.8, real=0:00:54.0, mem=3124.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/9
*** Starting refinePlace (0:01:20 mem=3124.6M) ***
Total net bbox length = 1.705e+05 (1.151e+05 5.540e+04) (ext = 2.168e+04)
Move report: Detail placement moves 8225 insts, mean move: 0.57 um, max move: 36.75 um 
	Max move on inst (search_1_reg_reg_38_): (17.32, 61.20) --> (51.91, 59.04)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3096.8MB
Summary Report:
Instances move: 8225 (out of 8225 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 36.75 um (Instance: search_1_reg_reg_38_) (17.3185, 61.198) -> (51.912, 59.04)
	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.668e+05 (1.113e+05 5.551e+04) (ext = 2.163e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3096.8MB
*** Finished refinePlace (0:01:21 mem=3096.8M) ***
*** Finished Initial Placement (cpu=0:00:52.7, real=0:00:55.0, mem=3082.8M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12528
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10747 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 13.12% H + 0.01% V. EstWL: 1.764774e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2920( 8.67%)       240( 0.71%)         1( 0.00%)   ( 9.39%) 
[NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2924( 4.32%)       240( 0.35%)         1( 0.00%)   ( 4.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 9.06% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.99 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3086.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 15.56, normalized total congestion hotspot area = 160.89 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
[spp] 0
SKP will use view:
  default_setup_view
Iteration  7: Total net bbox = 1.753e+05 (1.20e+05 5.56e+04)
              Est.  stn bbox = 1.890e+05 (1.26e+05 6.28e+04)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 3156.9M
Iteration  8: Total net bbox = 1.755e+05 (1.20e+05 5.59e+04)
              Est.  stn bbox = 1.891e+05 (1.26e+05 6.30e+04)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 3136.9M
Iteration  9: Total net bbox = 1.760e+05 (1.20e+05 5.64e+04)
              Est.  stn bbox = 1.897e+05 (1.26e+05 6.36e+04)
              cpu = 0:00:10.8 real = 0:00:11.0 mem = 3136.9M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.04 MB )
Iteration 10: Total net bbox = 1.766e+05 (1.19e+05 5.73e+04)
              Est.  stn bbox = 1.901e+05 (1.26e+05 6.44e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 3138.2M
Iteration 11: Total net bbox = 1.761e+05 (1.19e+05 5.71e+04)
              Est.  stn bbox = 1.896e+05 (1.25e+05 6.43e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 3157.3M
Move report: Timing Driven Placement moves 8225 insts, mean move: 9.98 um, max move: 55.98 um 
	Max move on inst (U3088): (89.28, 80.64) --> (110.69, 115.21)

Finished Incremental Placement (cpu=0:00:28.0, real=0:00:29.0, mem=3141.3M)
*** Starting refinePlace (0:01:49 mem=3141.3M) ***
Total net bbox length = 1.749e+05 (1.174e+05 5.753e+04) (ext = 2.255e+04)
Move report: Detail placement moves 8225 insts, mean move: 0.30 um, max move: 38.22 um 
	Max move on inst (U2547): (113.45, 171.34) --> (75.24, 171.36)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3109.3MB
Summary Report:
Instances move: 8225 (out of 8225 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 38.22 um (Instance: U2547) (113.445, 171.345) -> (75.24, 171.36)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp67_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.709e+05 (1.133e+05 5.757e+04) (ext = 2.250e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3109.3MB
*** Finished refinePlace (0:01:50 mem=3109.3M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12528
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10747 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 12.76% H + 0.01% V. EstWL: 1.812359e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2808( 8.34%)       225( 0.67%)         1( 0.00%)   ( 9.01%) 
[NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2812( 4.15%)       225( 0.33%)         1( 0.00%)   ( 4.49%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 8.72% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.42 sec, Curr Mem: 3.00 MB )
Early Global Route congestion estimation runtime: 0.43 seconds, mem = 3096.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 10.00, normalized total congestion hotspot area = 97.67 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[spp] 0
SKP will use view:
  default_setup_view
Iteration  8: Total net bbox = 1.779e+05 (1.23e+05 5.53e+04)
              Est.  stn bbox = 1.918e+05 (1.29e+05 6.25e+04)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 3156.3M
Iteration  9: Total net bbox = 1.784e+05 (1.23e+05 5.57e+04)
              Est.  stn bbox = 1.922e+05 (1.29e+05 6.28e+04)
              cpu = 0:00:10.6 real = 0:00:11.0 mem = 3140.3M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.04 MB )
Iteration 10: Total net bbox = 1.805e+05 (1.24e+05 5.70e+04)
              Est.  stn bbox = 1.943e+05 (1.30e+05 6.42e+04)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 3145.7M
Iteration 11: Total net bbox = 1.779e+05 (1.21e+05 5.66e+04)
              Est.  stn bbox = 1.916e+05 (1.28e+05 6.37e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 3164.8M
Move report: Timing Driven Placement moves 8225 insts, mean move: 4.82 um, max move: 35.21 um 
	Max move on inst (DP_OP_685J1_127_2455_U243): (135.50, 147.60) --> (166.40, 143.28)

Finished Incremental Placement (cpu=0:00:24.0, real=0:00:24.0, mem=3148.8M)
*** Starting refinePlace (0:02:14 mem=3148.8M) ***
Total net bbox length = 1.769e+05 (1.199e+05 5.698e+04) (ext = 2.321e+04)
Move report: Detail placement moves 8225 insts, mean move: 0.29 um, max move: 18.33 um 
	Max move on inst (U5094): (109.11, 141.13) --> (90.79, 141.12)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3120.9MB
Summary Report:
Instances move: 8225 (out of 8225 movable)
Instances flipped: 0
Mean displacement: 0.29 um
Max displacement: 18.33 um (Instance: U5094) (109.108, 141.135) -> (90.792, 141.12)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp33_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.729e+05 (1.159e+05 5.705e+04) (ext = 2.305e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3120.9MB
*** Finished refinePlace (0:02:15 mem=3120.9M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12528
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10747 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 12.29% H + 0.04% V. EstWL: 1.833376e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2784( 8.27%)       212( 0.63%)   ( 8.90%) 
[NR-eGR]      M3 ( 3)        14( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2798( 4.13%)       212( 0.31%)   ( 4.45%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 8.68% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.42 sec, Curr Mem: 3.00 MB )
Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3104.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 10.22, normalized total congestion hotspot area = 90.89 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 1484um, number of vias: 1591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  20245 
[NR-eGR]  M2   (2H)        123013  48561 
[NR-eGR]  M3   (3V)         66491      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       189503  68806 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172938um
[NR-eGR] Total length: 189503um, number of vias: 68806
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.14 seconds, mem = 3120.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:54.6, real=0:00:55.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 1:48, real = 0: 1:51, mem = 3085.3M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:48.0/0:01:51.0 (1.0), totSession cpu/real = 0:02:15.4/0:02:34.2 (0.9), mem = 3085.3M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2528.8M, totSessionCpu=0:02:15 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:15.4/0:02:34.2 (0.9), mem = 3085.3M
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:20, mem = 2517.8M, totSessionCpu=0:02:17 **
#optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.00 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.00 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12528
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10747 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 12.31% H + 0.09% V. EstWL: 1.833829e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2914( 8.65%)       215( 0.64%)         1( 0.00%)   ( 9.30%) 
[NR-eGR]      M3 ( 3)        29( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2943( 4.35%)       215( 0.32%)         1( 0.00%)   ( 4.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 9.06% H + 0.08% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 1543um, number of vias: 1589
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  20245 
[NR-eGR]  M2   (2H)        122420  48369 
[NR-eGR]  M3   (3V)         67167      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       189588  68614 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172938um
[NR-eGR] Total length: 189588um, number of vias: 68614
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.61 sec, Curr Mem: 3.01 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.60 sec, Real: 0.62 sec, Curr Mem: 3.00 MB )
Extraction called for design 'dist_sort' of instances=9100 and nets=10874 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3119.324M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2585)
Total number of fetched objects 10747
End delay calculation. (MEM=2602.52 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2602.52 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:20 mem=3177.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.307  |
|           TNS (ns):| -3.920  |
|    Violating Paths:|    3    |
|          All Paths:|  1189   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.416   |      3 (3)       |
|   max_tran     |     3 (1205)     |   -2.552   |     3 (1205)     |
|   max_fanout   |     12 (12)      |    -575    |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.889%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:24, mem = 2592.6M, totSessionCpu=0:02:21 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:24.0 (0.2), totSession cpu/real = 0:02:20.7/0:02:58.2 (0.8), mem = 3126.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.8/0:02:58.3 (0.8), mem = 3126.4M
*** Starting optimizing excluded clock nets MEM= 3126.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3126.4M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:02:20.8/0:02:58.3 (0.8), mem = 3126.4M
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.3/0:02:58.8 (0.8), mem = 3126.4M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 11 candidate Buffer cells
*info: There are 9 candidate Inverter cells

	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:22.1/0:02:59.6 (0.8), mem = 3136.9M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.2/0:02:59.7 (0.8), mem = 3136.9M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   44.89%|        -|  -1.307|  -3.920|   0:00:00.0| 3195.1M|
|   45.42%|      100|  -1.307|  -3.920|   0:00:01.0| 3241.7M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3241.7M) ***
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:23.0/0:03:00.5 (0.8), mem = 3156.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:00.7 (0.8), mem = 3156.7M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    37|    -0.18|     1|     1|    -0.01|    10|    10|     0|     0|    -1.31|    -3.92|       0|       0|       0| 45.42%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|    -4.17|      13|       0|       3| 45.45%| 0:00:00.0|  3238.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|    -4.17|       0|       0|       0| 45.45%| 0:00:00.0|  3238.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3238.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:24.4/0:03:01.9 (0.8), mem = 3157.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:28, mem = 2611.3M, totSessionCpu=0:02:24 **

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.6/0:03:02.1 (0.8), mem = 3215.6M
*info: 1 clock net excluded
*info: 125 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.302  TNS Slack -4.170 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  -1.302|  -4.170|   45.45%|   0:00:00.0| 3215.6M|default_setup_view|  default| addr_2nd_reg_reg_2_/D    |
|  -0.601|  -1.803|   46.82%|   0:00:08.0| 3266.2M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.559|  -1.675|   47.03%|   0:00:02.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.559|  -1.675|   47.03%|   0:00:01.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.488|  -1.461|   47.51%|   0:00:04.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.438|  -1.313|   48.01%|   0:00:07.0| 3273.8M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.404|  -1.209|   48.07%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.404|  -1.209|   48.07%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.370|  -1.109|   48.23%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.356|  -1.066|   48.36%|   0:00:04.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.349|  -1.045|   48.44%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.349|  -1.045|   48.44%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
|  -0.341|  -1.023|   48.53%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.339|  -1.017|   48.60%|   0:00:03.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.339|  -1.015|   48.71%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.339|  -1.015|   48.71%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
|  -0.337|  -1.012|   48.76%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:37.7 real=0:00:38.0 mem=3278.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:37.7 real=0:00:38.0 mem=3278.5M) ***
** GigaOpt Global Opt End WNS Slack -0.337  TNS Slack -1.012 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:38.6/0:00:38.8 (1.0), totSession cpu/real = 0:03:03.2/0:03:41.0 (0.8), mem = 3185.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.337
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:03.4/0:03:41.2 (0.8), mem = 3243.6M
Reclaim Optimization WNS Slack -0.337  TNS Slack -1.012 Density 48.76
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.76%|        -|  -0.337|  -1.012|   0:00:00.0| 3245.6M|
|   48.75%|        9|  -0.337|  -1.012|   0:00:00.0| 3269.2M|
|   48.75%|        0|  -0.337|  -1.012|   0:00:00.0| 3269.2M|
|   48.68%|       25|  -0.339|  -1.016|   0:00:01.0| 3269.2M|
|   48.16%|      445|  -0.328|  -0.982|   0:00:05.0| 3269.2M|
|   48.15%|       18|  -0.328|  -0.982|   0:00:01.0| 3269.2M|
|   48.15%|        0|  -0.328|  -0.982|   0:00:00.0| 3269.2M|
|   48.15%|        0|  -0.328|  -0.982|   0:00:00.0| 3269.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.328  TNS Slack -0.982 Density 48.15

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:03:11.0/0:03:48.9 (0.8), mem = 3269.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3187.25M, totSessionCpu=0:03:11).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:11.2/0:03:49.0 (0.8), mem = 3187.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.08 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12502
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 11624 nets ( ignored 0 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n880
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n981
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n980
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n955
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n935
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n932
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n912
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n911
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n909
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n889
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n886
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n866
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n863
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n843
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n820
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n819
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n817
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n794
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n774
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n771
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 11494
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11494 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 13.72% H + 0.06% V. EstWL: 1.848452e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2869( 8.52%)       423( 1.26%)        38( 0.11%)         3( 0.01%)   ( 9.90%) 
[NR-eGR]      M3 ( 3)        21( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      2890( 4.27%)       423( 0.62%)        38( 0.06%)         3( 0.00%)   ( 4.95%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 9.65% H + 0.06% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.09 MB )
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 3191.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 13.11, normalized total congestion hotspot area = 142.67 (area is in unit of 4 std-cell row bins)
Collecting slack nets ...

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.13 MB )
SKP will use view:
  default_setup_view
Iteration  7: Total net bbox = 1.838e+05 (1.24e+05 5.97e+04)
              Est.  stn bbox = 1.952e+05 (1.31e+05 6.45e+04)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 3273.4M
Iteration  8: Total net bbox = 1.828e+05 (1.23e+05 5.94e+04)
              Est.  stn bbox = 1.942e+05 (1.30e+05 6.42e+04)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 3257.4M
Iteration  9: Total net bbox = 1.835e+05 (1.24e+05 6.00e+04)
              Est.  stn bbox = 1.949e+05 (1.30e+05 6.48e+04)
              cpu = 0:00:06.3 real = 0:00:07.0 mem = 3283.4M
Iteration 10: Total net bbox = 1.857e+05 (1.24e+05 6.12e+04)
              Est.  stn bbox = 1.971e+05 (1.31e+05 6.60e+04)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 3309.5M
Iteration 11: Total net bbox = 1.847e+05 (1.24e+05 6.10e+04)
              Est.  stn bbox = 1.960e+05 (1.30e+05 6.58e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 3286.5M
Move report: Timing Driven Placement moves 9102 insts, mean move: 7.29 um, max move: 55.68 um 
	Max move on inst (DP_OP_681J1_123_2455_U406): (62.28, 20.16) --> (97.45, 40.68)

Finished Incremental Placement (cpu=0:00:29.6, real=0:00:30.0, mem=3270.5M)
*** Starting refinePlace (0:03:43 mem=3270.5M) ***
Total net bbox length = 1.836e+05 (1.222e+05 6.147e+04) (ext = 2.346e+04)
Move report: Detail placement moves 9102 insts, mean move: 0.37 um, max move: 14.92 um 
	Max move on inst (FE_OFC788_DP_OP_685J1_127_2455_n547): (126.20, 118.44) --> (141.12, 118.44)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3238.5MB
Summary Report:
Instances move: 9102 (out of 9102 movable)
Instances flipped: 0
Mean displacement: 0.37 um
Max displacement: 14.92 um (Instance: FE_OFC788_DP_OP_685J1_127_2455_n547) (126.204, 118.441) -> (141.12, 118.44)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVx1_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.794e+05 (1.180e+05 6.146e+04) (ext = 2.332e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3238.5MB
*** Finished refinePlace (0:03:43 mem=3238.5M) ***
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 12502
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 11624 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 11624
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11624 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 12.16% H + 0.01% V. EstWL: 1.863518e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2759( 8.19%)       240( 0.71%)         1( 0.00%)   ( 8.91%) 
[NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2763( 4.08%)       240( 0.35%)         1( 0.00%)   ( 4.44%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 8.64% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.45 sec, Curr Mem: 3.11 MB )
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 3218.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 8.22, normalized total congestion hotspot area = 87.56 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 8.22, normalized total congestion hotspot area = 88.44 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 1665um, number of vias: 1769
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  22003 
[NR-eGR]  M2   (2H)        123234  52461 
[NR-eGR]  M3   (3V)         69852      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       193086  74464 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 179419um
[NR-eGR] Total length: 193086um, number of vias: 74464
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 3204.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:32.9, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3172.4M)
Extraction called for design 'dist_sort' of instances=9977 and nets=11751 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3172.426M)
**optDesign ... cpu = 0:01:29, real = 0:01:48, mem = 2607.5M, totSessionCpu=0:03:44 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2643.77)
Total number of fetched objects 11624
End delay calculation. (MEM=2649.63 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2649.63 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:03:46 mem=3224.7M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:35.2/0:00:35.8 (1.0), totSession cpu/real = 0:03:46.4/0:04:24.8 (0.9), mem = 3170.7M
*** Timing NOT met, worst failing slack is -0.334
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:46.7/0:04:25.1 (0.9), mem = 3186.7M
*info: 1 clock net excluded
*info: 125 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.334 TNS Slack -1.000 Density 48.15
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.334|-1.000|
|HEPG      |-0.334|-1.000|
|All Paths |-0.334|-1.000|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.334|   -0.334|  -1.000|   -1.000|   48.15%|   0:00:00.0| 3244.8M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.316|   -0.316|  -0.946|   -0.946|   48.16%|   0:00:01.0| 3280.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.309|   -0.309|  -0.924|   -0.924|   48.16%|   0:00:00.0| 3280.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.305|   -0.305|  -0.914|   -0.914|   48.16%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.302|   -0.302|  -0.903|   -0.903|   48.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.298|   -0.298|  -0.893|   -0.893|   48.18%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.289|   -0.289|  -0.864|   -0.864|   48.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.284|   -0.284|  -0.851|   -0.851|   48.20%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.281|   -0.281|  -0.839|   -0.839|   48.22%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.279|   -0.279|  -0.834|   -0.834|   48.22%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.275|   -0.275|  -0.824|   -0.824|   48.22%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.270|   -0.270|  -0.810|   -0.810|   48.24%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.267|   -0.267|  -0.799|   -0.799|   48.24%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.264|   -0.264|  -0.790|   -0.790|   48.25%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.260|   -0.260|  -0.779|   -0.779|   48.31%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.257|   -0.257|  -0.770|   -0.770|   48.37%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.254|   -0.254|  -0.762|   -0.762|   48.41%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.249|   -0.249|  -0.746|   -0.746|   48.45%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.246|   -0.246|  -0.738|   -0.738|   48.50%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.245|   -0.245|  -0.734|   -0.734|   48.50%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.242|   -0.242|  -0.725|   -0.725|   48.53%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.240|   -0.240|  -0.720|   -0.720|   48.52%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.239|   -0.239|  -0.715|   -0.715|   48.53%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.237|   -0.237|  -0.709|   -0.709|   48.54%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.235|   -0.235|  -0.706|   -0.706|   48.55%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.234|   -0.234|  -0.702|   -0.702|   48.56%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.233|   -0.233|  -0.698|   -0.698|   48.58%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.232|   -0.232|  -0.694|   -0.694|   48.63%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.230|   -0.230|  -0.689|   -0.689|   48.63%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.228|   -0.228|  -0.684|   -0.684|   48.74%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.227|   -0.227|  -0.680|   -0.680|   48.76%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.224|   -0.224|  -0.672|   -0.672|   48.78%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.223|   -0.223|  -0.668|   -0.668|   48.80%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.222|   -0.222|  -0.664|   -0.664|   48.83%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.221|   -0.221|  -0.662|   -0.662|   48.88%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.219|   -0.219|  -0.658|   -0.658|   48.93%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.218|   -0.218|  -0.654|   -0.654|   49.04%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.217|   -0.217|  -0.650|   -0.650|   49.06%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.215|   -0.215|  -0.645|   -0.645|   49.12%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.215|   -0.215|  -0.644|   -0.644|   49.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.214|   -0.214|  -0.642|   -0.642|   49.20%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.211|   -0.211|  -0.634|   -0.634|   49.32%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.210|   -0.210|  -0.630|   -0.630|   49.37%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.209|   -0.209|  -0.627|   -0.627|   49.46%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.209|   -0.209|  -0.625|   -0.625|   49.54%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.207|   -0.207|  -0.620|   -0.620|   49.55%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.204|   -0.204|  -0.611|   -0.611|   49.56%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.202|   -0.202|  -0.605|   -0.605|   49.62%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.201|   -0.201|  -0.601|   -0.601|   49.68%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.199|   -0.199|  -0.597|   -0.597|   49.69%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.198|   -0.198|  -0.594|   -0.594|   49.81%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.197|   -0.197|  -0.590|   -0.590|   49.85%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.196|   -0.196|  -0.588|   -0.588|   49.92%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.196|   -0.196|  -0.586|   -0.586|   50.02%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.195|   -0.195|  -0.585|   -0.585|   50.09%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.194|   -0.194|  -0.582|   -0.582|   50.17%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.193|   -0.193|  -0.579|   -0.579|   50.22%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.193|   -0.193|  -0.579|   -0.579|   50.29%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.193|   -0.193|  -0.579|   -0.579|   50.29%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.5 real=0:00:17.0 mem=3291.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:17.0 mem=3291.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.193|-0.579|
|HEPG      |-0.193|-0.579|
|All Paths |-0.193|-0.579|
+----------+------+------+

Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (TnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:04:04.0/0:04:42.6 (0.9), mem = 3291.5M
Reclaim Optimization WNS Slack -0.193  TNS Slack -0.579 Density 50.29
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   50.29%|        -|  -0.193|  -0.579|   0:00:00.0| 3291.5M|
|   50.21%|       30|  -0.193|  -0.579|   0:00:01.0| 3291.5M|
|   50.05%|      145|  -0.190|  -0.569|   0:00:03.0| 3291.5M|
|   50.05%|        0|  -0.190|  -0.569|   0:00:00.0| 3291.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.190  TNS Slack -0.569 Density 50.05

Number of times islegalLocAvaiable called = 292 skipped = 0, called in commitmove = 145, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
*** AreaOpt #2 [finish] (TnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:04:08.4/0:04:47.0 (0.9), mem = 3291.5M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3291.49M, totSessionCpu=0:04:08).
*** Finished re-routing un-routed nets (3307.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3307.5M) ***
** GigaOpt Optimizer WNS Slack -0.190 TNS Slack -0.569 Density 50.05
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.190|-0.569|
|HEPG      |-0.190|-0.569|
|All Paths |-0.190|-0.569|
+----------+------+------+


*** Finish pre-CTS Setup Fixing (cpu=0:00:21.5 real=0:00:21.0 mem=3307.5M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:22.0/0:00:22.2 (1.0), totSession cpu/real = 0:04:08.7/0:04:47.3 (0.9), mem = 3211.5M
End: GigaOpt Optimization in TNS mode
*** Timing NOT met, worst failing slack is -0.190
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.9/0:04:47.5 (0.9), mem = 3211.5M
*info: 1 clock net excluded
*info: 125 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.190 TNS Slack -0.569 Density 50.05
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.190|-0.569|
|HEPG      |-0.190|-0.569|
|All Paths |-0.190|-0.569|
+----------+------+------+

Active Path Group: reg2reg  
Info: initial physical memory for 2 CRR processes is 852.82MB.
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.190|   -0.190|  -0.569|   -0.569|   50.05%|   0:00:00.0| 3271.7M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.175|   -0.175|  -0.526|   -0.526|   50.28%|   0:00:05.0| 3295.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.174|   -0.174|  -0.521|   -0.521|   50.33%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.172|   -0.172|  -0.515|   -0.515|   50.40%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.172|   -0.172|  -0.514|   -0.514|   50.46%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.170|   -0.170|  -0.508|   -0.508|   51.20%|   0:00:06.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.166|   -0.166|  -0.496|   -0.496|   51.23%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.162|   -0.162|  -0.485|   -0.485|   51.24%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.159|   -0.159|  -0.475|   -0.475|   51.28%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.158|   -0.158|  -0.473|   -0.473|   51.33%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.155|   -0.155|  -0.463|   -0.463|   51.35%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.154|   -0.154|  -0.461|   -0.461|   51.36%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.152|   -0.152|  -0.455|   -0.455|   51.38%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.151|   -0.151|  -0.452|   -0.452|   51.43%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.149|   -0.149|  -0.448|   -0.448|   51.48%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.149|   -0.149|  -0.446|   -0.446|   51.53%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.148|   -0.148|  -0.443|   -0.443|   51.54%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.146|   -0.146|  -0.436|   -0.436|   51.55%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.143|   -0.143|  -0.428|   -0.428|   51.66%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.141|   -0.141|  -0.422|   -0.422|   51.76%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.140|   -0.140|  -0.420|   -0.420|   51.81%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.138|   -0.138|  -0.413|   -0.413|   51.83%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.138|   -0.138|  -0.412|   -0.412|   51.95%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.138|   -0.138|  -0.412|   -0.412|   52.00%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.135|   -0.135|  -0.403|   -0.403|   52.01%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.133|   -0.133|  -0.397|   -0.397|   52.14%|   0:00:02.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.131|   -0.131|  -0.391|   -0.391|   52.27%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.130|   -0.130|  -0.391|   -0.391|   52.33%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.130|   -0.130|  -0.388|   -0.388|   52.35%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.127|   -0.127|  -0.380|   -0.380|   52.44%|   0:00:02.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.124|   -0.124|  -0.371|   -0.371|   52.47%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.121|   -0.121|  -0.364|   -0.364|   52.55%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.120|   -0.120|  -0.359|   -0.359|   52.60%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.117|   -0.117|  -0.350|   -0.350|   52.64%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.116|   -0.116|  -0.347|   -0.347|   52.71%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.112|   -0.112|  -0.334|   -0.334|   52.77%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.110|   -0.110|  -0.331|   -0.331|   52.86%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.106|   -0.106|  -0.317|   -0.317|   52.96%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.103|   -0.103|  -0.309|   -0.309|   53.06%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.102|   -0.102|  -0.306|   -0.306|   53.21%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.101|   -0.101|  -0.301|   -0.301|   53.39%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.100|   -0.100|  -0.300|   -0.300|   53.51%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.100|   -0.100|  -0.300|   -0.300|   53.56%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.098|   -0.098|  -0.294|   -0.294|   53.58%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.097|   -0.097|  -0.291|   -0.291|   53.68%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.097|   -0.097|  -0.290|   -0.290|   53.77%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.092|   -0.092|  -0.274|   -0.274|   53.87%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.088|   -0.088|  -0.265|   -0.265|   53.87%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.086|   -0.086|  -0.259|   -0.259|   53.96%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.086|   -0.086|  -0.257|   -0.257|   53.98%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.085|   -0.085|  -0.256|   -0.256|   54.02%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.084|   -0.084|  -0.250|   -0.250|   54.05%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.083|   -0.083|  -0.248|   -0.248|   54.07%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.081|   -0.081|  -0.242|   -0.242|   54.19%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.079|   -0.079|  -0.236|   -0.236|   54.25%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.078|   -0.078|  -0.234|   -0.234|   54.31%|   0:00:06.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.077|   -0.077|  -0.230|   -0.230|   54.37%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.076|   -0.076|  -0.227|   -0.227|   54.42%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.074|   -0.074|  -0.222|   -0.222|   54.49%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.073|   -0.073|  -0.218|   -0.218|   54.53%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.071|   -0.071|  -0.213|   -0.213|   54.57%|   0:00:02.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
|  -0.069|   -0.069|  -0.207|   -0.207|   54.63%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.068|   -0.068|  -0.203|   -0.203|   55.93%|   0:00:31.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.065|   -0.065|  -0.196|   -0.196|   55.94%|   0:00:07.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.064|   -0.064|  -0.192|   -0.192|   56.17%|   0:00:14.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.061|   -0.061|  -0.183|   -0.183|   56.26%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.061|   -0.061|  -0.182|   -0.182|   56.30%|   0:00:01.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.059|   -0.059|  -0.177|   -0.177|   56.38%|   0:00:09.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.058|   -0.058|  -0.173|   -0.173|   56.52%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.057|   -0.057|  -0.170|   -0.170|   56.57%|   0:00:02.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.054|   -0.054|  -0.163|   -0.163|   56.64%|   0:00:00.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.053|   -0.053|  -0.159|   -0.159|   56.88%|   0:00:06.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.052|   -0.052|  -0.155|   -0.155|   57.09%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.051|   -0.051|  -0.153|   -0.153|   57.29%|   0:00:04.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.051|   -0.051|  -0.152|   -0.152|   57.35%|   0:00:11.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.049|   -0.049|  -0.146|   -0.146|   57.49%|   0:00:02.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.047|   -0.047|  -0.141|   -0.141|   57.66%|   0:00:04.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.047|   -0.047|  -0.140|   -0.140|   57.81%|   0:00:12.0| 3307.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
|  -0.046|   -0.046|  -0.137|   -0.137|   57.92%|   0:00:04.0| 3307.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
