<dec f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='134' type='void llvm::LivePhysRegs::addLiveIns(const llvm::MachineBasicBlock &amp; MBB)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='131'>/// Adds all live-in registers of basic block \p MBB.
  /// Live in registers are the registers in the blocks live-in list and the
  /// pristine registers.</doc>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1448' u='c' c='_ZN12_GLOBAL__N_111IfConverter15IfConvertSimpleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1449' u='c' c='_ZN12_GLOBAL__N_111IfConverter15IfConvertSimpleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1549' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1550' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1712' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1713' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<def f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='240' ll='244' type='void llvm::LivePhysRegs::addLiveIns(const llvm::MachineBasicBlock &amp; MBB)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='578' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='625' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
