<stg><name>gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2></name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:0  %data_5_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:1  %data_4_V_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:2  %data_3_V_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:3  %data_2_V_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:4  %data_1_V_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:5  %data_0_V_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:6  %reset_state_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_state)

]]></Node>
<StgValue><ssdm name="reset_state_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18">
<![CDATA[
codeRepl:7  %h_state_V_0_load = load i18* @h_state_V_0, align 4

]]></Node>
<StgValue><ssdm name="h_state_V_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18">
<![CDATA[
codeRepl:8  %h_state_V_1_load = load i18* @h_state_V_1, align 4

]]></Node>
<StgValue><ssdm name="h_state_V_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18">
<![CDATA[
codeRepl:9  %h_state_V_2_load = load i18* @h_state_V_2, align 4

]]></Node>
<StgValue><ssdm name="h_state_V_2_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18">
<![CDATA[
codeRepl:10  %h_state_V_3_load = load i18* @h_state_V_3, align 4

]]></Node>
<StgValue><ssdm name="h_state_V_3_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18">
<![CDATA[
codeRepl:11  %h_state_V_4_load = load i18* @h_state_V_4, align 4

]]></Node>
<StgValue><ssdm name="h_state_V_4_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:12  %select_ln419 = select i1 %reset_state_read, i18 0, i18 %h_state_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln419"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:13  %select_ln419_1 = select i1 %reset_state_read, i18 0, i18 %h_state_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln419_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:14  %select_ln419_2 = select i1 %reset_state_read, i18 0, i18 %h_state_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln419_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:15  %select_ln419_3 = select i1 %reset_state_read, i18 0, i18 %h_state_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln419_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:16  %select_ln419_4 = select i1 %reset_state_read, i18 0, i18 %h_state_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln419_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="270" op_0_bw="270" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18">
<![CDATA[
codeRepl:17  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>"(i18 %data_0_V_read_4, i18 %data_1_V_read_4, i18 %data_2_V_read_4, i18 %data_3_V_read_4, i18 %data_4_V_read_4, i18 %data_5_V_read_2)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="270" op_0_bw="270" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18">
<![CDATA[
codeRepl:33  %call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>"(i18 %select_ln419, i18 %select_ln419_1, i18 %select_ln419_2, i18 %select_ln419_3, i18 %select_ln419_4)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="270" op_0_bw="270" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18">
<![CDATA[
codeRepl:17  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1>"(i18 %data_0_V_read_4, i18 %data_1_V_read_4, i18 %data_2_V_read_4, i18 %data_3_V_read_4, i18 %data_4_V_read_4, i18 %data_5_V_read_2)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="270" op_0_bw="270" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18">
<![CDATA[
codeRepl:33  %call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_2>"(i18 %select_ln419, i18 %select_ln419_1, i18 %select_ln419_2, i18 %select_ln419_3, i18 %select_ln419_4)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:44  %tmpres_state_zr_s = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:45  %tmpres_state_zr_10 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:46  %tmpres_state_zr_11 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:47  %tmpres_state_zr_12 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_12"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:48  %tmpres_state_zr_13 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:18  %tmpres = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="tmpres"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:19  %tmpres_1 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="tmpres_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:20  %tmpres_2 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="tmpres_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:21  %tmpres_3 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="tmpres_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:22  %tmpres_4 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="tmpres_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:23  %tmpres_5 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="tmpres_5"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:24  %tmpres_6 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="tmpres_6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:25  %tmpres_7 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="tmpres_7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:26  %tmpres_8 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="tmpres_8"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:27  %tmpres_9 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="tmpres_9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:34  %tmpres_state_zr = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="tmpres_state_zr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:35  %tmpres_state_zr_1 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:36  %tmpres_state_zr_2 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:37  %tmpres_state_zr_3 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:38  %tmpres_state_zr_4 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:39  %tmpres_state_zr_5 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:40  %tmpres_state_zr_6 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:41  %tmpres_state_zr_7 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:42  %tmpres_state_zr_8 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:43  %tmpres_state_zr_9 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="tmpres_state_zr_9"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:49  %inputacc_zr_0_V = add i18 %tmpres, %tmpres_state_zr

]]></Node>
<StgValue><ssdm name="inputacc_zr_0_V"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:50  %inputacc_zr_1_V = add i18 %tmpres_1, %tmpres_state_zr_1

]]></Node>
<StgValue><ssdm name="inputacc_zr_1_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:51  %inputacc_zr_2_V = add i18 %tmpres_2, %tmpres_state_zr_2

]]></Node>
<StgValue><ssdm name="inputacc_zr_2_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:52  %inputacc_zr_3_V = add i18 %tmpres_3, %tmpres_state_zr_3

]]></Node>
<StgValue><ssdm name="inputacc_zr_3_V"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:53  %inputacc_zr_4_V = add i18 %tmpres_4, %tmpres_state_zr_4

]]></Node>
<StgValue><ssdm name="inputacc_zr_4_V"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:54  %inputacc_zr_5_V = add i18 %tmpres_5, %tmpres_state_zr_5

]]></Node>
<StgValue><ssdm name="inputacc_zr_5_V"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:55  %inputacc_zr_6_V = add i18 %tmpres_6, %tmpres_state_zr_6

]]></Node>
<StgValue><ssdm name="inputacc_zr_6_V"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:56  %inputacc_zr_7_V = add i18 %tmpres_7, %tmpres_state_zr_7

]]></Node>
<StgValue><ssdm name="inputacc_zr_7_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:57  %inputacc_zr_8_V = add i18 %tmpres_8, %tmpres_state_zr_8

]]></Node>
<StgValue><ssdm name="inputacc_zr_8_V"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:58  %inputacc_zr_9_V = add i18 %tmpres_9, %tmpres_state_zr_9

]]></Node>
<StgValue><ssdm name="inputacc_zr_9_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="180" op_0_bw="180" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="10">
<![CDATA[
codeRepl:59  %call_ret_i = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>"(i18 %inputacc_zr_0_V, i18 %inputacc_zr_1_V, i18 %inputacc_zr_2_V, i18 %inputacc_zr_3_V, i18 %inputacc_zr_4_V, i18 %inputacc_zr_5_V, i18 %inputacc_zr_6_V, i18 %inputacc_zr_7_V, i18 %inputacc_zr_8_V, i18 %inputacc_zr_9_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:28  %tmpres_s = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="tmpres_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:29  %tmpres_10 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="tmpres_10"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:30  %tmpres_11 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="tmpres_11"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:31  %tmpres_12 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="tmpres_12"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="270">
<![CDATA[
codeRepl:32  %tmpres_13 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="tmpres_13"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="180" op_0_bw="180" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="10">
<![CDATA[
codeRepl:59  %call_ret_i = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"sigmoid<ap_fixed,ap_fixed<18,8,5,3,0>,sigmoid_config2_recr>"(i18 %inputacc_zr_0_V, i18 %inputacc_zr_1_V, i18 %inputacc_zr_2_V, i18 %inputacc_zr_3_V, i18 %inputacc_zr_4_V, i18 %inputacc_zr_5_V, i18 %inputacc_zr_6_V, i18 %inputacc_zr_7_V, i18 %inputacc_zr_8_V, i18 %inputacc_zr_9_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:60  %tmpres_zr = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="tmpres_zr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:61  %tmpres_zr_1 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="tmpres_zr_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:62  %tmpres_zr_2 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 2

]]></Node>
<StgValue><ssdm name="tmpres_zr_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:63  %tmpres_zr_3 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 3

]]></Node>
<StgValue><ssdm name="tmpres_zr_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:64  %tmpres_zr_4 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 4

]]></Node>
<StgValue><ssdm name="tmpres_zr_4"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:65  %tmpres_zr_5 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 5

]]></Node>
<StgValue><ssdm name="tmpres_zr_5"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:66  %tmpres_zr_6 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 6

]]></Node>
<StgValue><ssdm name="tmpres_zr_6"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:67  %tmpres_zr_7 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 7

]]></Node>
<StgValue><ssdm name="tmpres_zr_7"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:68  %tmpres_zr_8 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 8

]]></Node>
<StgValue><ssdm name="tmpres_zr_8"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="180">
<![CDATA[
codeRepl:69  %tmpres_zr_9 = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret_i, 9

]]></Node>
<StgValue><ssdm name="tmpres_zr_9"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:70  %sext_ln1118 = sext i18 %tmpres_zr_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:71  %sext_ln1118_1 = sext i18 %tmpres_state_zr_s to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:72  %mul_ln1118 = mul i28 %sext_ln1118, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:73  %trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:74  %sext_ln1118_2 = sext i18 %tmpres_zr_6 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:75  %sext_ln1118_3 = sext i18 %tmpres_state_zr_10 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:76  %mul_ln1118_1 = mul i28 %sext_ln1118_2, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:77  %trunc_ln708_1 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_1, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:78  %sext_ln1118_4 = sext i18 %tmpres_zr_7 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:79  %sext_ln1118_5 = sext i18 %tmpres_state_zr_11 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:80  %mul_ln1118_2 = mul i28 %sext_ln1118_4, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:81  %trunc_ln708_2 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_2, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:82  %sext_ln1118_6 = sext i18 %tmpres_zr_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:83  %sext_ln1118_7 = sext i18 %tmpres_state_zr_12 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:84  %mul_ln1118_3 = mul i28 %sext_ln1118_6, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:85  %trunc_ln708_3 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_3, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:86  %sext_ln1118_8 = sext i18 %tmpres_zr_9 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:87  %sext_ln1118_9 = sext i18 %tmpres_state_zr_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:88  %mul_ln1118_4 = mul i28 %sext_ln1118_8, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:89  %trunc_ln708_4 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_4, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:90  %inputacc_h_0_V = add i18 %tmpres_s, %trunc_ln

]]></Node>
<StgValue><ssdm name="inputacc_h_0_V"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:91  %inputacc_h_1_V = add i18 %tmpres_10, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="inputacc_h_1_V"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:92  %inputacc_h_2_V = add i18 %tmpres_11, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="inputacc_h_2_V"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:93  %inputacc_h_3_V = add i18 %tmpres_12, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="inputacc_h_3_V"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:94  %inputacc_h_4_V = add i18 %tmpres_13, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="inputacc_h_4_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="90" op_0_bw="90" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="11">
<![CDATA[
codeRepl:95  %call_ret_i1 = call fastcc { i18, i18, i18, i18, i18 } @"tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>"(i18 %inputacc_h_0_V, i18 %inputacc_h_1_V, i18 %inputacc_h_2_V, i18 %inputacc_h_3_V, i18 %inputacc_h_4_V)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="90" op_0_bw="90" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="11">
<![CDATA[
codeRepl:95  %call_ret_i1 = call fastcc { i18, i18, i18, i18, i18 } @"tanh<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, tanh_config2>"(i18 %inputacc_h_0_V, i18 %inputacc_h_1_V, i18 %inputacc_h_2_V, i18 %inputacc_h_3_V, i18 %inputacc_h_4_V)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="90">
<![CDATA[
codeRepl:96  %tmpres_h = extractvalue { i18, i18, i18, i18, i18 } %call_ret_i1, 0

]]></Node>
<StgValue><ssdm name="tmpres_h"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="90">
<![CDATA[
codeRepl:97  %tmpres_h_1 = extractvalue { i18, i18, i18, i18, i18 } %call_ret_i1, 1

]]></Node>
<StgValue><ssdm name="tmpres_h_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="90">
<![CDATA[
codeRepl:98  %tmpres_h_2 = extractvalue { i18, i18, i18, i18, i18 } %call_ret_i1, 2

]]></Node>
<StgValue><ssdm name="tmpres_h_2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="90">
<![CDATA[
codeRepl:99  %tmpres_h_3 = extractvalue { i18, i18, i18, i18, i18 } %call_ret_i1, 3

]]></Node>
<StgValue><ssdm name="tmpres_h_3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="90">
<![CDATA[
codeRepl:100  %tmpres_h_4 = extractvalue { i18, i18, i18, i18, i18 } %call_ret_i1, 4

]]></Node>
<StgValue><ssdm name="tmpres_h_4"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="18">
<![CDATA[
codeRepl:101  %sext_ln1193 = sext i18 %tmpres_zr to i19

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl:102  %sub_ln1193 = sub i19 1024, %sext_ln1193

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:103  %sext_ln703 = sext i18 %tmpres_h to i28

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="19">
<![CDATA[
codeRepl:104  %sext_ln703_1 = sext i19 %sub_ln1193 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:105  %mul_ln703 = mul i28 %sext_ln703_1, %sext_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="18">
<![CDATA[
codeRepl:111  %sext_ln1193_1 = sext i18 %tmpres_zr_1 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl:112  %sub_ln1193_1 = sub i19 1024, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:113  %sext_ln703_2 = sext i18 %tmpres_h_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="28" op_0_bw="19">
<![CDATA[
codeRepl:114  %sext_ln703_3 = sext i19 %sub_ln1193_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:115  %mul_ln703_1 = mul i28 %sext_ln703_3, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="19" op_0_bw="18">
<![CDATA[
codeRepl:121  %sext_ln1193_2 = sext i18 %tmpres_zr_2 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl:122  %sub_ln1193_2 = sub i19 1024, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="sub_ln1193_2"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:123  %sext_ln703_4 = sext i18 %tmpres_h_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="19">
<![CDATA[
codeRepl:124  %sext_ln703_5 = sext i19 %sub_ln1193_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:125  %mul_ln703_2 = mul i28 %sext_ln703_5, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="18">
<![CDATA[
codeRepl:131  %sext_ln1193_3 = sext i18 %tmpres_zr_3 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1193_3"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl:132  %sub_ln1193_3 = sub i19 1024, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="sub_ln1193_3"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:133  %sext_ln703_6 = sext i18 %tmpres_h_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="19">
<![CDATA[
codeRepl:134  %sext_ln703_7 = sext i19 %sub_ln1193_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:135  %mul_ln703_3 = mul i28 %sext_ln703_7, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="19" op_0_bw="18">
<![CDATA[
codeRepl:141  %sext_ln1193_4 = sext i18 %tmpres_zr_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1193_4"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl:142  %sub_ln1193_4 = sub i19 1024, %sext_ln1193_4

]]></Node>
<StgValue><ssdm name="sub_ln1193_4"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:143  %sext_ln703_8 = sext i18 %tmpres_h_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="19">
<![CDATA[
codeRepl:144  %sext_ln703_9 = sext i19 %sub_ln1193_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:145  %mul_ln703_4 = mul i28 %sext_ln703_9, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:106  %sext_ln1192 = sext i18 %select_ln419 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:107  %sext_ln1192_1 = sext i18 %tmpres_zr to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:108  %mul_ln1192 = mul i28 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:109  %add_ln1192 = add i28 %mul_ln703, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:110  %h_newstate_0_V_write_assign = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %add_ln1192, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="h_newstate_0_V_write_assign"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:116  %sext_ln1192_2 = sext i18 %select_ln419_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:117  %sext_ln1192_3 = sext i18 %tmpres_zr_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:118  %mul_ln1192_1 = mul i28 %sext_ln1192_3, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:119  %add_ln1192_1 = add i28 %mul_ln703_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:120  %h_newstate_1_V_write_assign = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %add_ln1192_1, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="h_newstate_1_V_write_assign"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:126  %sext_ln1192_4 = sext i18 %select_ln419_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:127  %sext_ln1192_5 = sext i18 %tmpres_zr_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:128  %mul_ln1192_2 = mul i28 %sext_ln1192_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:129  %add_ln1192_2 = add i28 %mul_ln703_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:130  %h_newstate_2_V_write_assign = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %add_ln1192_2, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="h_newstate_2_V_write_assign"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:136  %sext_ln1192_6 = sext i18 %select_ln419_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:137  %sext_ln1192_7 = sext i18 %tmpres_zr_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:138  %mul_ln1192_3 = mul i28 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:139  %add_ln1192_3 = add i28 %mul_ln703_3, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:140  %h_newstate_3_V_write_assign = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %add_ln1192_3, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="h_newstate_3_V_write_assign"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:146  %sext_ln1192_8 = sext i18 %select_ln419_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="18">
<![CDATA[
codeRepl:147  %sext_ln1192_9 = sext i18 %tmpres_zr_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:148  %mul_ln1192_4 = mul i28 %sext_ln1192_9, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl:149  %add_ln1192_4 = add i28 %mul_ln703_4, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:150  %h_newstate_4_V_write_assign = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %add_ln1192_4, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="h_newstate_4_V_write_assign"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="90" op_0_bw="90" op_1_bw="18">
<![CDATA[
codeRepl:151  %mrv = insertvalue { i18, i18, i18, i18, i18 } undef, i18 %h_newstate_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="90" op_0_bw="90" op_1_bw="18">
<![CDATA[
codeRepl:152  %mrv_1 = insertvalue { i18, i18, i18, i18, i18 } %mrv, i18 %h_newstate_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="90" op_0_bw="90" op_1_bw="18">
<![CDATA[
codeRepl:153  %mrv_2 = insertvalue { i18, i18, i18, i18, i18 } %mrv_1, i18 %h_newstate_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="90" op_0_bw="90" op_1_bw="18">
<![CDATA[
codeRepl:154  %mrv_3 = insertvalue { i18, i18, i18, i18, i18 } %mrv_2, i18 %h_newstate_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="90" op_0_bw="90" op_1_bw="18">
<![CDATA[
codeRepl:155  %mrv_4 = insertvalue { i18, i18, i18, i18, i18 } %mrv_3, i18 %h_newstate_4_V_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:156  store i18 %h_newstate_4_V_write_assign, i18* @h_state_V_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:157  store i18 %h_newstate_3_V_write_assign, i18* @h_state_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:158  store i18 %h_newstate_2_V_write_assign, i18* @h_state_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:159  store i18 %h_newstate_1_V_write_assign, i18* @h_state_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
codeRepl:160  store i18 %h_newstate_0_V_write_assign, i18* @h_state_V_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="90">
<![CDATA[
codeRepl:161  ret { i18, i18, i18, i18, i18 } %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln467"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
