;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB -10, @10
	SUB @0, @1
	SUB -10, @10
	SUB #7, 0
	ADD -10, @10
	CMP #10, @180
	SUB #10, @180
	ADD #10, @180
	ADD 700, 600
	SLT 270, 60
	SLT 270, 60
	ADD <-30, 9
	JMP @10, #180
	MOV -1, <-20
	SUB 0, @10
	CMP @0, @2
	SUB @-127, 100
	SUB #7, 0
	CMP 207, 10
	SUB 0, @10
	SUB 0, @10
	SUB #10, 0
	SUB #10, @180
	JMP <-10, #10
	JMP 202, 18
	SUB @121, 106
	SUB -10, @10
	DJN 0, <332
	JMN 0, <332
	SUB 0, -0
	JMP <-10, #10
	SUB @0, @1
	JMP <-10, #10
	JMP <-10, #10
	JMN 412, 0
	JMN 412, 0
	ADD <-30, 9
	MOV -1, <-20
	MOV -1, <-20
	SLT <300, 90
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-126
	SPL 0, <332
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -10, @10
	DJN 0, <332
	SUB -10, @10
