/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [5:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [53:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_16z) & celloutsig_1_14z);
  assign celloutsig_0_17z = ~((celloutsig_0_5z | celloutsig_0_9z[3]) & celloutsig_0_6z);
  assign celloutsig_0_3z = celloutsig_0_2z[3] | ~(celloutsig_0_1z[12]);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_11z = celloutsig_1_3z[9] | ~(celloutsig_1_2z[6]);
  assign celloutsig_1_14z = celloutsig_1_5z[2] ^ celloutsig_1_4z;
  assign celloutsig_0_10z = celloutsig_0_9z[7] ^ in_data[15];
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _10_ <= 7'h00;
    else _10_ <= { in_data[92], celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_13z };
  assign out_data[6:0] = _10_;
  always_ff @(negedge clkin_data[0], posedge out_data[128])
    if (out_data[128]) _02_ <= 12'h000;
    else _02_ <= celloutsig_0_2z[13:2];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_3z[10:6], celloutsig_1_4z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= celloutsig_1_2z[5:0];
  assign celloutsig_1_8z = { in_data[182:172], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[4:3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, _00_, celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_2z[9:5], celloutsig_0_12z } / { 1'h1, celloutsig_0_2z[4:1], celloutsig_0_20z };
  assign celloutsig_0_2z = celloutsig_0_1z[23:9] / { 1'h1, in_data[55:42] };
  assign celloutsig_0_7z = { in_data[88:84], celloutsig_0_5z } == { celloutsig_0_1z[15:12], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_8z[8:3] == { in_data[63:59], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[137:131] >= in_data[144:138];
  assign celloutsig_0_35z = ! { in_data[27:22], celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_1_9z = ! { celloutsig_1_2z[6], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[165:156] : { in_data[191:183], 1'h0 };
  assign celloutsig_1_13z = celloutsig_1_10z ? { _00_[4:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } : celloutsig_1_8z[11:7];
  assign celloutsig_0_13z = celloutsig_0_11z ? in_data[61:59] : { _02_[2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_18z[10:8], celloutsig_0_17z } != { celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_5z[1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z } != _00_[5:2];
  assign celloutsig_1_15z = { in_data[135:126], celloutsig_1_1z, celloutsig_1_4z } != celloutsig_1_3z[11:0];
  assign celloutsig_1_16z = { _01_[2:0], celloutsig_1_14z } != celloutsig_1_8z[46:43];
  assign celloutsig_0_5z = in_data[78:71] != { celloutsig_0_2z[13:7], celloutsig_0_0z };
  assign celloutsig_1_3z = - in_data[147:135];
  assign celloutsig_1_5z = - { celloutsig_1_3z[10:9], celloutsig_1_4z };
  assign celloutsig_1_19z = - { celloutsig_1_5z, _00_, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_18z = - { celloutsig_0_1z[16:1], celloutsig_0_5z };
  assign celloutsig_0_11z = | celloutsig_0_8z[8:4];
  assign celloutsig_0_0z = in_data[67] & in_data[84];
  assign celloutsig_0_6z = ~^ in_data[89:85];
  assign celloutsig_0_20z = ~^ { celloutsig_0_14z[12:6], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_1z = in_data[63:40] >> { in_data[36:14], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_1z[20], celloutsig_0_2z } << { celloutsig_0_1z[21:7], celloutsig_0_0z };
  assign celloutsig_0_9z = _02_[11:3] >>> { _02_[9:2], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_8z[9:6], celloutsig_0_3z, _02_, celloutsig_0_3z } ~^ { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[139]) | in_data[100]);
  assign { out_data[152], out_data[150:128] } = { _01_[0], celloutsig_1_3z, celloutsig_1_2z } ~^ { celloutsig_1_14z, celloutsig_1_4z, _00_, _00_, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_17z };
  assign { out_data[151], out_data[114:96], out_data[32] } = { 1'h1, celloutsig_1_19z, celloutsig_0_35z };
endmodule
