// Generated by CIRCT unknown git version
module add12u_054(	// file.cleaned.mlir:2:3
  input  [11:0] A,	// file.cleaned.mlir:2:28
                B,	// file.cleaned.mlir:2:41
  output [12:0] O	// file.cleaned.mlir:2:55
);

  wire _GEN;	// file.cleaned.mlir:105:11
  wire _GEN_0;	// file.cleaned.mlir:104:11
  wire _GEN_1;	// file.cleaned.mlir:95:11
  wire _GEN_2;	// file.cleaned.mlir:94:11
  wire _GEN_3;	// file.cleaned.mlir:90:11
  wire _GEN_4;	// file.cleaned.mlir:83:11
  wire _GEN_5;	// file.cleaned.mlir:76:11
  wire _GEN_6;	// file.cleaned.mlir:71:11
  wire _GEN_7;	// file.cleaned.mlir:68:11
  wire _GEN_8;	// file.cleaned.mlir:61:11
  wire _GEN_9;	// file.cleaned.mlir:60:11
  assign _GEN_9 = B[4] & A[4];	// file.cleaned.mlir:58:11, :59:11, :60:11
  assign _GEN_8 = A[1] ^ B[1] ^ A[0] & B[0];	// file.cleaned.mlir:53:11, :54:11, :55:11, :56:11, :57:11, :61:11
  assign _GEN_7 = A[3] & B[3] ^ ~(B[2] | A[2]);	// file.cleaned.mlir:62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11
  assign _GEN_6 = B[5] ^ ~(A[5]);	// file.cleaned.mlir:69:11, :70:11, :71:11
  wire sig_50 = B[5] | A[5];	// file.cleaned.mlir:69:11, :70:11, :72:11
  assign _GEN_5 = A[6] ^ B[6] ^ sig_50;	// file.cleaned.mlir:72:11, :73:11, :74:11, :76:11
  wire sig_55 = A[6] | B[6] & sig_50;	// file.cleaned.mlir:72:11, :73:11, :74:11, :75:11, :77:11
  wire sig_56 = A[7] ^ B[7];	// file.cleaned.mlir:78:11, :79:11, :80:11
  assign _GEN_4 = sig_56 ^ sig_55;	// file.cleaned.mlir:77:11, :80:11, :83:11
  wire sig_60 = A[7] & B[7] | sig_56 & sig_55;	// file.cleaned.mlir:77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :84:11
  wire sig_61 = A[8] ^ B[8];	// file.cleaned.mlir:85:11, :86:11, :87:11
  assign _GEN_3 = sig_61 ^ sig_60;	// file.cleaned.mlir:84:11, :87:11, :90:11
  assign _GEN_2 = A[0] ^ B[0];	// file.cleaned.mlir:53:11, :54:11, :94:11
  assign _GEN_1 = A[9] ^ B[9] ^ (A[8] & B[8] | sig_61 & sig_60);	// file.cleaned.mlir:84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :91:11, :92:11, :93:11, :95:11
  wire sig_75 = A[10] | B[10];	// file.cleaned.mlir:96:11, :97:11, :98:11
  wire sig_76 = A[11] ^ B[11];	// file.cleaned.mlir:99:11, :100:11, :101:11
  assign _GEN_0 = sig_76 ^ sig_75;	// file.cleaned.mlir:98:11, :101:11, :104:11
  assign _GEN = A[11] & B[11] | sig_76 & sig_75;	// file.cleaned.mlir:98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :105:11
  assign O =
    {_GEN, 12'h0}
    | ({1'h0, _GEN_0, 11'h0}
       | ({3'h0, _GEN_1, 9'h0}
          | ({4'h0, _GEN_3, 8'h0}
             | ({5'h0, _GEN_4, 7'h0}
                | ({6'h0, _GEN_5, 6'h0}
                   | ({7'h0, _GEN_6, 5'h0}
                      | ({8'h0, _GEN_9, 4'h0}
                         | ({9'h0, _GEN_7, 3'h0}
                            | ({11'h0, _GEN_8, 1'h0} | {12'h0, _GEN_2}) & 13'h1FF3)
                         & 13'h1FEF) & 13'h1FDF) & 13'h1FBF) & 13'h1F7F) & 13'h1EFF)
          & 13'h1DFF) & 13'h13FF) & 13'hFFF;	// file.cleaned.mlir:3:19, :4:14, :5:14, :6:14, :7:14, :8:14, :9:14, :10:14, :11:17, :12:15, :13:14, :15:18, :16:18, :17:18, :18:18, :19:17, :20:17, :21:17, :22:15, :23:10, :24:10, :25:10, :26:10, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :60:11, :61:11, :68:11, :71:11, :76:11, :83:11, :90:11, :94:11, :95:11, :104:11, :105:11, :106:5
endmodule

