$date
	Tue Feb 14 22:43:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pcupdatetb $end
$scope module DUT1 $end
$var wire 1 ! clk $end
$var wire 1 " cnd $end
$var wire 4 # icode [3:0] $end
$var wire 2 $ status [1:0] $end
$var wire 64 % valc [63:0] $end
$var wire 64 & valm [63:0] $end
$var wire 64 ' valp [63:0] $end
$var reg 64 ( pc [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
bx &
bx %
bx $
bx #
x"
0!
$end
#5
1!
b0 $
b111 '
b110 #
#10
b111 (
0!
#15
1!
b1000000 %
b1000 #
#20
b1000000 (
0!
#25
1!
b1001 '
1"
b1000101011001110111 %
b111 #
#30
b1000101011001110111 (
0!
