INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab3/Lab3.srcs/sim_1/new/Lab_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_bench'
