// Seed: 1661274908
program module_0 ();
  always disable id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  reg id_3;
  assign id_3 = 1;
  always @(posedge 1) begin
    id_3 <= id_1;
  end
endprogram
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  logic id_5,
    input  logic id_6,
    output logic id_7
);
  logic id_9;
  assign id_9 = id_6;
  module_0();
  always
    repeat (1'd0)
      #1 begin
        if (1) begin
          if (1 && 1'b0) id_9 <= #1 1'b0;
        end else for (id_7 = id_5; 1 == 1'b0 + id_6; id_9 = id_3 == 1) id_7 <= #1 id_5;
      end
  wire id_10;
  buf (id_7, id_9);
endmodule
