--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf -ucf
user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y62.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.374ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.339ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.577   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X37Y61.D5      net (fanout=2)        0.826   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y61.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X37Y61.C2      net (fanout=1)        0.463   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X37Y61.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X35Y62.A1      net (fanout=1)        0.841   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X35Y62.CLK     Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.632ns logic, 2.707ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X37Y68.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.438ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.577   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X37Y68.AX      net (fanout=2)        0.369   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y68.CLK     Tdick                 0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.457ns logic, 0.946ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X39Y68.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.037ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.577   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.CLK     Tas                   0.070   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.425ns logic, 0.577ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X39Y68.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.206ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.203   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.CLK     Tah         (-Th)     0.057   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.038ns logic, 0.203ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X37Y68.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.366ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.203   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.D       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X37Y68.AX      net (fanout=2)        0.145   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y68.CLK     Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.053ns logic, 0.348ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y62.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.171ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.206ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y68.D1      net (fanout=1)        0.203   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y68.D       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X37Y61.D5      net (fanout=2)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y61.D       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X37Y61.C2      net (fanout=1)        0.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X37Y61.C       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X35Y62.A1      net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X35Y62.CLK     Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.142ns logic, 1.064ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y69.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.690ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.159ns (Levels of Logic = 0)
  Clock Path Skew:      -2.496ns (1.898 - 4.394)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.DQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X39Y69.SR      net (fanout=10)       0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X39Y69.CLK     Trck                  0.297   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.634ns logic, 0.525ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y69.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.365ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.365ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.BQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X34Y83.B4      net (fanout=3)        0.662   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X34Y83.BMUX    Tilo                  0.191   system/sram2_if/addr_from_bist<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y73.B3      net (fanout=9)        1.593   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X40Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y69.CLK     net (fanout=4)        0.514   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.596ns logic, 2.769ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.290ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.290ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X34Y83.B1      net (fanout=2)        0.581   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X34Y83.BMUX    Tilo                  0.197   system/sram2_if/addr_from_bist<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y73.B3      net (fanout=9)        1.593   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X40Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y69.CLK     net (fanout=4)        0.514   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.602ns logic, 2.688ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.116ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.116ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y84.D5      net (fanout=1)        1.031   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y84.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y73.B6      net (fanout=9)        1.098   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y69.CLK     net (fanout=4)        0.514   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.473ns logic, 2.643ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y69.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.949ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.602ns (1.666 - 2.268)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.DQ      Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X39Y69.SR      net (fanout=10)       0.209   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X39Y69.CLK     Tremck      (-Th)    -0.075   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.173ns logic, 0.209ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7621 paths analyzed, 2533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.388ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X37Y84.A1), 1237 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y68.DO3     Trcko_DOA             2.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X31Y125.D4     net (fanout=1)        2.647   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<732>
    SLICE_X31Y125.DMUX   Tilo                  0.186   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_249
    SLICE_X9Y180.A6      net (fanout=1)        2.952   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_249
    SLICE_X9Y180.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2253
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_188
    SLICE_X42Y113.A5     net (fanout=1)        4.036   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_188
    SLICE_X42Y113.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_1715
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_131
    SLICE_X43Y147.C6     net (fanout=1)        1.575   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_131
    SLICE_X43Y147.C      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_113
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_71
    SLICE_X61Y78.C4      net (fanout=1)        3.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_71
    SLICE_X61Y78.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>1
    SLICE_X61Y78.D3      net (fanout=1)        0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X61Y78.DMUX    Tilo                  0.181   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X37Y84.A1      net (fanout=1)        1.249   icon_control0<3>
    SLICE_X37Y84.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     19.353ns (2.785ns logic, 16.568ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.259ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y122.AQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X31Y190.D5     net (fanout=184)      5.101   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X31Y190.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_222
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_222
    SLICE_X9Y56.C4       net (fanout=1)        6.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_222
    SLICE_X9Y56.C        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_209
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_162
    SLICE_X23Y79.B5      net (fanout=1)        1.608   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_162
    SLICE_X23Y79.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<175>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_11
    SLICE_X22Y97.C3      net (fanout=1)        1.170   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_11
    SLICE_X22Y97.C       Tilo                  0.068   system/sram2_if/bist/addr_r<20>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6
    SLICE_X61Y78.C5      net (fanout=1)        2.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6
    SLICE_X61Y78.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>1
    SLICE_X61Y78.D3      net (fanout=1)        0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X61Y78.DMUX    Tilo                  0.181   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X37Y84.A1      net (fanout=1)        1.249   icon_control0<3>
    SLICE_X37Y84.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     19.259ns (0.931ns logic, 18.328ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOPADOP0 Trcko_DO              2.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    SLICE_X24Y165.A5     net (fanout=1)        5.352   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<152>
    SLICE_X24Y165.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2112
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2112
    SLICE_X30Y67.A5      net (fanout=1)        4.398   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2112
    SLICE_X30Y67.A       Tilo                  0.068   usr/daq/infifo_din<43>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_163
    SLICE_X22Y64.A1      net (fanout=1)        1.062   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_163
    SLICE_X22Y64.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_153
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_111
    SLICE_X22Y97.C4      net (fanout=1)        1.763   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_111
    SLICE_X22Y97.C       Tilo                  0.068   system/sram2_if/bist/addr_r<20>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6
    SLICE_X61Y78.C5      net (fanout=1)        2.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6
    SLICE_X61Y78.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>1
    SLICE_X61Y78.D3      net (fanout=1)        0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X61Y78.DMUX    Tilo                  0.181   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X37Y84.A1      net (fanout=1)        1.249   icon_control0<3>
    SLICE_X37Y84.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (2.667ns logic, 16.528ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAMB36_X3Y37.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y71.AQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y84.D5         net (fanout=1)        1.031   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y84.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X34Y83.A3         net (fanout=9)        0.744   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENL   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        12.164ns (0.874ns logic, 11.290ns route)
                                                          (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.864ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y82.DQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y82.D1         net (fanout=4)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y82.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y83.A1         net (fanout=9)        0.851   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENL   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        11.864ns (0.874ns logic, 10.990ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y82.BQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.D5         net (fanout=4)        0.583   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y83.A1         net (fanout=9)        0.851   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENL   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        11.823ns (0.874ns logic, 10.949ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAMB36_X3Y37.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y71.AQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y84.D5         net (fanout=1)        1.031   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y84.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X34Y83.A3         net (fanout=9)        0.744   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENU   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        12.164ns (0.874ns logic, 11.290ns route)
                                                          (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.864ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y82.DQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y82.D1         net (fanout=4)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y82.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y83.A1         net (fanout=9)        0.851   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENU   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        11.864ns (0.874ns logic, 10.990ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y82.BQ         Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.D5         net (fanout=4)        0.583   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.D          Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y83.A1         net (fanout=9)        0.851   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y83.A          Tilo                  0.068   system/sram2_if/addr_from_bist<11>
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y37.ENARDENU   net (fanout=170)      9.515   icon_control0<6>
    RAMB36_X3Y37.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                        11.823ns (0.874ns logic, 10.949ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X17Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.BQ      Tcko                  0.115   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X17Y95.A6      net (fanout=2)        0.043   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X17Y95.CLK     Tah         (-Th)     0.055   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.060ns logic, 0.043ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X36Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.DX      net (fanout=4)        0.100   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.CLK     Tckdi       (-Th)     0.089   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (SLICE_X31Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y123.AQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    SLICE_X31Y122.AX     net (fanout=3)        0.097   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<0>
    SLICE_X31Y122.CLK    Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y31.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X4Y38.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y35.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.909ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X41Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y87.A4      net (fanout=3)        0.568   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y87.A       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y67.SR      net (fanout=2)        1.344   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y67.CLK     Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.962ns logic, 1.912ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X41Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y87.A4      net (fanout=3)        0.568   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y87.A       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y67.SR      net (fanout=2)        1.344   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y67.CLK     Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.962ns logic, 1.912ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X41Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y87.A4      net (fanout=3)        0.568   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y87.A       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y67.SR      net (fanout=2)        1.344   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y67.CLK     Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.962ns logic, 1.912ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.115   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y88.A5      net (fanout=3)        0.179   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y88.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.209   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.148ns logic, 0.388ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.115   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y88.A5      net (fanout=3)        0.179   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y88.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.209   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.148ns logic, 0.388ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.115   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y88.A5      net (fanout=3)        0.179   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y88.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.209   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)     0.001   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.148ns logic, 0.388ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.732ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X36Y93.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y93.D4      net (fanout=3)        0.288   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y93.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.409ns logic, 0.288ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X36Y93.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.DQ      Tcko                  0.115   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y93.D4      net (fanout=3)        0.103   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y93.CLK     Tah         (-Th)     0.077   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.038ns logic, 0.103ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 347 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X5Y57.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.307ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y82.D1      net (fanout=4)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.894ns logic, 4.378ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.266ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.BQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.D5      net (fanout=4)        0.583   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.894ns logic, 4.337ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.199ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.D6      net (fanout=4)        0.516   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (0.894ns logic, 4.270ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X5Y57.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.307ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y82.D1      net (fanout=4)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.894ns logic, 4.378ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.266ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.BQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.D5      net (fanout=4)        0.583   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.894ns logic, 4.337ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.199ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.D6      net (fanout=4)        0.516   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (0.894ns logic, 4.270ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X5Y57.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.307ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y82.D1      net (fanout=4)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.894ns logic, 4.378ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.266ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.BQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.D5      net (fanout=4)        0.583   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.894ns logic, 4.337ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.199ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.D6      net (fanout=4)        0.516   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y73.B3      net (fanout=9)        1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y73.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X5Y57.SR       net (fanout=3)        2.203   icon_control0<21>
    SLICE_X5Y57.CLK      Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (0.894ns logic, 4.270ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X41Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.085ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.DQ      Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X41Y76.AX      net (fanout=1)        0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X41Y76.CLK     Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X43Y73.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.100ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.BQ      Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X43Y73.AX      net (fanout=1)        0.096   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X43Y73.CLK     Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.039ns logic, 0.096ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X72Y59.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.135ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y59.AQ      Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X72Y59.A4      net (fanout=2)        0.148   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X72Y59.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.022ns logic, 0.148ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 245 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y62.A2), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.966ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.931ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.BQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X72Y48.C2      net (fanout=1)        0.808   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X72Y48.CMUX    Tilo                  0.358   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X69Y53.C3      net (fanout=1)        0.861   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X69Y53.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X35Y62.A2      net (fanout=1)        2.382   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X35Y62.CLK     Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.880ns logic, 4.051ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.946ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.911ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.AQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X72Y48.C1      net (fanout=1)        0.788   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X72Y48.CMUX    Tilo                  0.358   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X69Y53.C3      net (fanout=1)        0.861   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X69Y53.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X35Y62.A2      net (fanout=1)        2.382   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X35Y62.CLK     Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (0.880ns logic, 4.031ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.846ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.811ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.CQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X72Y48.C4      net (fanout=1)        0.688   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X72Y48.CMUX    Tilo                  0.358   usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X69Y53.C3      net (fanout=1)        0.861   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X69Y53.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X35Y62.A2      net (fanout=1)        2.382   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X35Y62.CLK     Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.880ns logic, 3.931ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X88Y22.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.073ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      4.073ns (Levels of Logic = 0)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.DQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X88Y22.C4      net (fanout=20)       3.736   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (0.337ns logic, 3.736ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X88Y22.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.070ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      4.070ns (Levels of Logic = 0)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.DQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X88Y22.B4      net (fanout=20)       3.733   U_ila_pro_0/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (0.337ns logic, 3.733ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59895 paths analyzed, 14564 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.026ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X61Y143.C2), 165 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 6)
  Clock Path Skew:      -0.150ns (0.816 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y132.A3     net (fanout=231)      1.230   system/mac_rx_valid<2>
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y142.B1     net (fanout=677)      2.477   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/mux131411
    SLICE_X60Y141.A2     net (fanout=27)       0.638   system/phy_en.phy_ipb_ctrl/udp_if/ping/mux13141
    SLICE_X60Y141.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y143.D2     net (fanout=1)        0.595   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X61Y143.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y143.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y143.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (1.438ns logic, 5.403ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.759ns (Levels of Logic = 6)
  Clock Path Skew:      -0.150ns (0.816 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y132.A3     net (fanout=231)      1.230   system/mac_rx_valid<2>
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y142.B1     net (fanout=677)      2.477   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/mux131411
    SLICE_X60Y141.D2     net (fanout=27)       0.647   system/phy_en.phy_ipb_ctrl/udp_if/ping/mux13141
    SLICE_X60Y141.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/mux13161
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y143.D2     net (fanout=1)        0.595   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X61Y143.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y143.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y143.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.759ns (1.347ns logic, 5.412ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 6)
  Clock Path Skew:      -0.150ns (0.816 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y132.A3     net (fanout=231)      1.230   system/mac_rx_valid<2>
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y142.B1     net (fanout=677)      2.477   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/mux131411
    SLICE_X60Y141.B4     net (fanout=27)       0.437   system/phy_en.phy_ipb_ctrl/udp_if/ping/mux13141
    SLICE_X60Y141.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/mux13141
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y142.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y143.D2     net (fanout=1)        0.595   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X61Y143.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y143.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y143.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (1.434ns logic, 5.202ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1 (SLICE_X66Y152.BX), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.867 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y132.A3     net (fanout=231)      1.230   system/mac_rx_valid<2>
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y145.A2     net (fanout=677)      2.863   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X64Y152.B2     net (fanout=8)        1.237   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X64Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT81
    SLICE_X66Y152.BX     net (fanout=1)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<1>
    SLICE_X66Y152.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (0.846ns logic, 6.039ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.640ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.867 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X58Y144.B4     net (fanout=231)      3.319   system/mac_rx_valid<2>
    SLICE_X58Y144.BMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ping/write_data.shift_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT1811
    SLICE_X59Y145.A4     net (fanout=1)        0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X64Y152.B2     net (fanout=8)        1.237   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X64Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT81
    SLICE_X66Y152.BX     net (fanout=1)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<1>
    SLICE_X66Y152.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    -------------------------------------------------  ---------------------------
    Total                                      6.640ns (0.969ns logic, 5.671ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.648 - 0.771)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y120.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X86Y132.A4     net (fanout=1)        0.976   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y145.A2     net (fanout=677)      2.863   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X64Y152.B2     net (fanout=8)        1.237   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X64Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT81
    SLICE_X66Y152.BX     net (fanout=1)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<1>
    SLICE_X66Y152.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load_1
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (0.805ns logic, 5.785ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2 (SLICE_X64Y152.CX), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.861 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y132.A3     net (fanout=231)      1.230   system/mac_rx_valid<2>
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y145.A2     net (fanout=677)      2.863   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X66Y152.C2     net (fanout=8)        1.239   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X66Y152.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT91
    SLICE_X64Y152.CX     net (fanout=1)        0.251   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<2>
    SLICE_X64Y152.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (0.827ns logic, 5.918ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.861 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X58Y144.B4     net (fanout=231)      3.319   system/mac_rx_valid<2>
    SLICE_X58Y144.BMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ping/write_data.shift_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT1811
    SLICE_X59Y145.A4     net (fanout=1)        0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X66Y152.C2     net (fanout=8)        1.239   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X66Y152.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT91
    SLICE_X64Y152.CX     net (fanout=1)        0.251   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<2>
    SLICE_X64Y152.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (0.950ns logic, 5.550ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.642 - 0.771)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y120.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X86Y132.A4     net (fanout=1)        0.976   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X86Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.unreliable_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y145.A2     net (fanout=677)      2.863   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT181
    SLICE_X59Y145.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT18
    SLICE_X59Y145.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT152
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT191
    SLICE_X66Y152.C2     net (fanout=8)        1.239   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT19
    SLICE_X66Y152.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/buf_to_load<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT91
    SLICE_X64Y152.CX     net (fanout=1)        0.251   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int[15]_GND_186_o_mux_38_OUT<2>
    SLICE_X64Y152.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/build_packet.buf_to_load_int_2
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (0.786ns logic, 5.664ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X98Y99.CQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.521   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.084ns (-0.437ns logic, 0.521ns route)
                                                                 (-520.2% logic, 620.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.440 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X74Y132.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X4Y27.DIADI0     net (fanout=1)        0.246   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.163ns (-0.083ns logic, 0.246ns route)
                                                          (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X98Y99.BQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.523   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.086ns (-0.437ns logic, 0.523ns route)
                                                                 (-508.1% logic, 608.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59896 paths analyzed, 14580 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.763ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50 (SLICE_X81Y107.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y55.A3      net (fanout=227)      2.130   system/mac_rx_valid<0>
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (0.876ns logic, 6.691ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.871 - 0.983)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y61.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A4      net (fanout=1)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (0.791ns logic, 5.283ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y79.A4      net (fanout=227)      1.861   system/mac_rx_valid<0>
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_50
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.808ns logic, 4.124ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52 (SLICE_X81Y107.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y55.A3      net (fanout=227)      2.130   system/mac_rx_valid<0>
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (0.876ns logic, 6.691ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.871 - 0.983)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y61.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A4      net (fanout=1)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (0.791ns logic, 5.283ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y79.A4      net (fanout=227)      1.861   system/mac_rx_valid<0>
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_52
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.808ns logic, 4.124ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54 (SLICE_X81Y107.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y55.A3      net (fanout=227)      2.130   system/mac_rx_valid<0>
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (0.876ns logic, 6.691ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.871 - 0.983)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y61.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A4      net (fanout=1)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X78Y55.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y79.A1      net (fanout=674)      2.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (0.791ns logic, 5.283ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (0.871 - 1.032)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y79.A4      net (fanout=227)      1.861   system/mac_rx_valid<0>
    SLICE_X72Y79.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X81Y107.CE     net (fanout=27)       2.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X81Y107.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<55>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_54
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.808ns logic, 4.124ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y16.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.476 - 0.316)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y80.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X5Y16.DIADI2     net (fanout=1)        0.260   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<2>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.177ns (-0.083ns logic, 0.260ns route)
                                                          (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.DMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7
    GTXE1_X0Y9.TXDATA7   net (fanout=1)        0.938   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<7>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (-0.490ns logic, 0.938ns route)
                                                       (-109.4% logic, 209.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.CMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6
    GTXE1_X0Y9.TXDATA6   net (fanout=1)        0.942   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<6>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (-0.490ns logic, 0.942ns route)
                                                       (-108.4% logic, 208.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y66.C2      net (fanout=23)       4.503   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y66.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.942   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (0.854ns logic, 6.445ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y66.C5      net (fanout=22)       3.978   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y66.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.942   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (0.767ns logic, 5.920ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       5.616   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (0.502ns logic, 5.616ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X27Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.475 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y66.C2      net (fanout=23)       4.503   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y66.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y66.CE      net (fanout=2)        0.377   system/cdce_synch/_n0067_inv
    SLICE_X27Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (0.854ns logic, 4.880ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.475 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y66.C5      net (fanout=22)       3.978   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y66.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y66.CE      net (fanout=2)        0.377   system/cdce_synch/_n0067_inv
    SLICE_X27Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.122ns (0.767ns logic, 4.355ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y143.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y143.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y143.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y143.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X11Y141.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y141.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X11Y141.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_6
    SLICE_X11Y141.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X9Y143.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y143.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X9Y143.A5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_12
    SLICE_X9Y143.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43009 paths analyzed, 24038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.237ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20 (SLICE_X39Y95.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.D4      net (fanout=8)        2.548   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.DMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (0.885ns logic, 5.042ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.CQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.D5      net (fanout=14)       2.479   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.890ns logic, 4.973ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (1.406 - 1.709)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y35.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    SLICE_X51Y52.D2      net (fanout=5)        2.251   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (0.890ns logic, 4.745ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21 (SLICE_X39Y95.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.D4      net (fanout=8)        2.548   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.DMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (0.885ns logic, 5.042ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.CQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.D5      net (fanout=14)       2.479   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.890ns logic, 4.973ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (1.406 - 1.709)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y35.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    SLICE_X51Y52.D2      net (fanout=5)        2.251   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (0.890ns logic, 4.745ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22 (SLICE_X39Y95.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.D4      net (fanout=8)        2.548   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X51Y52.DMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (0.885ns logic, 5.042ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.406 - 1.681)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.CQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.D5      net (fanout=14)       2.479   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.890ns logic, 4.973ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (1.406 - 1.709)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 to usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y35.AQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<1>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    SLICE_X51Y52.D2      net (fanout=5)        2.251   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
    SLICE_X51Y52.DMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<222>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv1
    SLICE_X39Y95.CE      net (fanout=53)       2.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0483_inv
    SLICE_X39Y95.CLK     Tceck                 0.318   usr/link_tracking_2_inst/track_rx_data_o<23>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_22
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (0.890ns logic, 4.745ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y7.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/infifo_din_155 (FF)
  Destination:          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.834 - 0.621)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/infifo_din_155 to usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y44.AQ        Tcko                  0.098   usr/daq/infifo_din<152>
                                                         usr/daq/infifo_din_155
    RAMB36_X4Y7.DIADI7     net (fanout=1)        0.321   usr/daq/infifo_din<155>
    RAMB36_X4Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.221ns (-0.100ns logic, 0.321ns route)
                                                         (-45.2% logic, 145.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y7.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/infifo_din_153 (FF)
  Destination:          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.834 - 0.621)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/infifo_din_153 to usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y44.CQ        Tcko                  0.098   usr/daq/infifo_din<152>
                                                         usr/daq/infifo_din_153
    RAMB36_X4Y7.DIADI5     net (fanout=1)        0.323   usr/daq/infifo_din<153>
    RAMB36_X4Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.223ns (-0.100ns logic, 0.323ns route)
                                                         (-44.8% logic, 144.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X83Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.708 - 0.603)
  Source Clock:         ila0_clk rising at 6.250ns
  Destination Clock:    ila0_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y81.DQ      Tcko                  0.098   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X83Y79.DX      net (fanout=1)        0.097   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X83Y79.CLK     Tckdi       (-Th)     0.076   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4073 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/countdown_28 (SLICE_X3Y63.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X2Y59.A2       net (fanout=2)        0.856   usr/countdown<1>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.389ns logic, 2.146ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_0 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_0 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_0
    SLICE_X2Y59.A1       net (fanout=2)        0.825   usr/countdown<0>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.389ns logic, 2.115ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_5 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.890 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_5 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.BQ       Tcko                  0.337   usr/countdown<7>
                                                       usr/countdown_5
    SLICE_X2Y59.B2       net (fanout=2)        0.765   usr/countdown<5>
    SLICE_X2Y59.COUT     Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.384ns logic, 2.055ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_29 (SLICE_X3Y63.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X2Y59.A2       net (fanout=2)        0.856   usr/countdown<1>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.389ns logic, 2.146ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_0 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_0 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_0
    SLICE_X2Y59.A1       net (fanout=2)        0.825   usr/countdown<0>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.389ns logic, 2.115ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_5 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.890 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_5 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.BQ       Tcko                  0.337   usr/countdown<7>
                                                       usr/countdown_5
    SLICE_X2Y59.B2       net (fanout=2)        0.765   usr/countdown<5>
    SLICE_X2Y59.COUT     Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.384ns logic, 2.055ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_30 (SLICE_X3Y63.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X2Y59.A2       net (fanout=2)        0.856   usr/countdown<1>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.389ns logic, 2.146ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_0 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.890 - 0.948)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_0 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.337   usr/countdown<3>
                                                       usr/countdown_0
    SLICE_X2Y59.A1       net (fanout=2)        0.825   usr/countdown<0>
    SLICE_X2Y59.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.389ns logic, 2.115ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_5 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.890 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_5 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.BQ       Tcko                  0.337   usr/countdown<7>
                                                       usr/countdown_5
    SLICE_X2Y59.B2       net (fanout=2)        0.765   usr/countdown<5>
    SLICE_X2Y59.COUT     Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CIN      net (fanout=1)        0.023   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X2Y60.CMUX     Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D5       net (fanout=1)        0.473   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X2Y56.D        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X3Y63.CE       net (fanout=8)        0.794   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X3Y63.CLK      Tceck                 0.318   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.384ns logic, 2.055ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X45Y187.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.060 - 0.050)
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y188.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X45Y187.DX     net (fanout=2)        0.104   system/rst/clkdiv/cnt<24>
    SLICE_X45Y187.CLK    Tckdi       (-Th)     0.076   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y102.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y102.A5     net (fanout=2)        0.080   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y102.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_0 (SLICE_X3Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/countdown_0 (FF)
  Destination:          usr/countdown_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/countdown_0 to usr/countdown_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.098   usr/countdown<3>
                                                       usr/countdown_0
    SLICE_X3Y56.A5       net (fanout=2)        0.066   usr/countdown<0>
    SLICE_X3Y56.CLK      Tah         (-Th)     0.017   usr/countdown<3>
                                                       usr/countdown<0>_rt
                                                       usr/Mcount_countdown_cy<3>
                                                       usr/countdown_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X4Y13.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15046 paths analyzed, 6598 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X6Y14.ADDRBWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_wa_5 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (1.718 - 1.456)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_wa_5 to usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X97Y100.BQ          Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_wa<7>
                                                            usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_wa_5
    RAMB18_X6Y14.ADDRBWRADDR9 net (fanout=4)        3.404   usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_wa<5>
    RAMB18_X6Y14.WRCLK        Trcck_ADDRB           0.480   usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                            usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
    ------------------------------------------------------  ---------------------------
    Total                                           4.221ns (0.817ns logic, 3.404ns route)
                                                            (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7 (SLICE_X91Y136.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/UsrClkDiv_1 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (1.366 - 1.567)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/UsrClkDiv_1 to usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y75.BQ      Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/UsrClkDiv<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/UsrClkDiv_1
    SLICE_X91Y136.D5     net (fanout=55)       3.164   usr/daq/daq_link/DAQ_Link_V6_i/UsrClkDiv<1>
    SLICE_X91Y136.D      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o11
    SLICE_X91Y136.C6     net (fanout=1)        0.110   usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o1
    SLICE_X91Y136.CLK    Tas                   0.073   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o12
                                                       usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.478ns logic, 3.274ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/EventCRC_d_23 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (1.366 - 1.580)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/EventCRC_d_23 to usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y74.DQ      Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/EventCRC_d<23>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/EventCRC_d_23
    SLICE_X91Y136.D6     net (fanout=5)        2.888   usr/daq/daq_link/DAQ_Link_V6_i/EventCRC_d<23>
    SLICE_X91Y136.D      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o11
    SLICE_X91Y136.C6     net (fanout=1)        0.110   usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o1
    SLICE_X91Y136.CLK    Tas                   0.073   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o12
                                                       usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.478ns logic, 2.998ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_EventCRC/c_8 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (1.366 - 1.441)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_EventCRC/c_8 to usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y95.AQ      Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/i_EventCRC/c<9>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_EventCRC/c_8
    SLICE_X91Y136.D3     net (fanout=5)        2.674   usr/daq/daq_link/DAQ_Link_V6_i/i_EventCRC/c<8>
    SLICE_X91Y136.D      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o11
    SLICE_X91Y136.C6     net (fanout=1)        0.110   usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o1
    SLICE_X91Y136.CLK    Tas                   0.073   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<7>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_EventCRC_d[23]_EventCRC_d[7]_MUX_12249_o12
                                                       usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_7
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.478ns logic, 2.784ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X6Y14.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_Di_5 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (1.718 - 1.473)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_Di_5 to usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y86.DQ      Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_Di<5>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_Di_5
    RAMB18_X6Y14.DIBDI5  net (fanout=1)        3.129   usr/daq/daq_link/DAQ_Link_V6_i/AMCinfo_Di<5>
    RAMB18_X6Y14.WRCLK   Trdck_DIB             0.707   usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_AMCinfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.044ns logic, 3.129ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y32.ADDRBWRADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y164.AQ            Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<14>
                                                              usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12
    RAMB36_X5Y32.ADDRBWRADDRL12 net (fanout=40)       0.169   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<12>
    RAMB36_X5Y32.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.170ns (0.001ns logic, 0.169ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y32.ADDRBWRADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y164.AQ            Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<14>
                                                              usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_12
    RAMB36_X5Y32.ADDRBWRADDRU12 net (fanout=40)       0.169   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<12>
    RAMB36_X5Y32.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.170ns (0.001ns logic, 0.169ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y32.ADDRARDADDRL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_ra_1 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.830 - 0.610)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_ra_1 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X90Y158.BQ           Tcko                  0.115   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_ra<3>
                                                             usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_ra_1
    RAMB36_X5Y32.ADDRARDADDRL1 net (fanout=37)       0.222   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_ra<1>
    RAMB36_X5Y32.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[11].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            0.240ns (0.018ns logic, 0.222ns route)
                                                             (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X4Y13.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP 
"usr_daq_daq_clocks_clkout0"         TS_clk125_2_p / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP "usr_daq_daq_clocks_clkout0"
        TS_clk125_2_p / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y31.CLKBWRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y4.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y103.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y31.CLKBWRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y4.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y103.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.355ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X68Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X57Y91.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.801ns logic, 2.392ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X57Y91.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.801ns logic, 2.355ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.886 - 0.966)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X57Y89.A4      net (fanout=2)        0.600   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X57Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D5      net (fanout=2)        0.316   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.801ns logic, 2.323ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X68Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X57Y91.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.801ns logic, 2.392ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X57Y91.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.801ns logic, 2.355ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.886 - 0.966)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X57Y89.A4      net (fanout=2)        0.600   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X57Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D5      net (fanout=2)        0.316   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.801ns logic, 2.323ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X68Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X57Y91.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.801ns logic, 2.392ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.886 - 0.965)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X57Y91.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X57Y91.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y90.D4      net (fanout=2)        0.405   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.801ns logic, 2.355ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.886 - 0.966)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X57Y89.A4      net (fanout=2)        0.600   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X57Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y90.D5      net (fanout=2)        0.316   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X57Y90.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X68Y82.CE      net (fanout=4)        1.407   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X68Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.801ns logic, 2.323ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X72Y81.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/done (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/done to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y81.DQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X72Y81.CI      net (fanout=2)        0.150   system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X72Y81.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.013ns logic, 0.150ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X70Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.440 - 0.407)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X70Y82.AI      net (fanout=2)        0.150   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X70Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.028ns logic, 0.150ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X68Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    SLICE_X68Y83.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>
    SLICE_X68Y83.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7530 paths analyzed, 2986 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.690ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/evtfifo_rd_en (SLICE_X35Y88.AX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 2)
  Clock Path Skew:      -2.968ns (1.771 - 4.739)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X32Y97.B6      net (fanout=4)        1.265   usr/request_read<5><0>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y88.B4      net (fanout=6)        1.268   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y88.BMUX    Tilo                  0.191   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.AX      net (fanout=1)        0.250   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.CLK     Tdick                 0.034   ila0_data0<463>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.630ns logic, 2.783ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (1.394 - 1.603)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y48.AQ      Tcko                  0.337   ila0_data0<729>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X32Y97.B4      net (fanout=7)        4.630   ila0_data0<729>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y88.B4      net (fanout=6)        1.268   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y88.BMUX    Tilo                  0.191   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.AX      net (fanout=1)        0.250   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.CLK     Tdick                 0.034   ila0_data0<463>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (0.630ns logic, 6.148ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (0.912 - 0.990)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.CQ      Tcko                  0.337   ila0_data0<292>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X32Y97.B5      net (fanout=7)        1.087   ila0_data0<292>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y88.B4      net (fanout=6)        1.268   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y88.BMUX    Tilo                  0.191   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.AX      net (fanout=1)        0.250   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y88.CLK     Tdick                 0.034   ila0_data0<463>
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.630ns logic, 2.605ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_state_FSM_FFd1 (SLICE_X34Y87.A2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 2)
  Clock Path Skew:      -2.967ns (1.772 - 4.739)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X32Y97.B6      net (fanout=4)        1.265   usr/request_read<5><0>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y87.A2      net (fanout=6)        1.576   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y87.CLK     Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (0.478ns logic, 2.841ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.208ns (1.395 - 1.603)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y48.AQ      Tcko                  0.337   ila0_data0<729>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X32Y97.B4      net (fanout=7)        4.630   ila0_data0<729>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y87.A2      net (fanout=6)        1.576   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y87.CLK     Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (0.478ns logic, 6.206ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.913 - 0.990)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.CQ      Tcko                  0.337   ila0_data0<292>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X32Y97.B5      net (fanout=7)        1.087   ila0_data0<292>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X34Y87.A2      net (fanout=6)        1.576   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X34Y87.CLK     Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.478ns logic, 2.663ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/fsmfake30_0 (SLICE_X33Y87.D2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/fsmfake30_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 2)
  Clock Path Skew:      -2.971ns (1.768 - 4.739)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/fsmfake30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X32Y97.B6      net (fanout=4)        1.265   usr/request_read<5><0>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X33Y87.D2      net (fanout=6)        1.472   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X33Y87.CLK     Tas                   0.070   ila0_data0<388>
                                                       usr/daq/Mmux__n072711
                                                       usr/daq/fsmfake30_0
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (0.475ns logic, 2.737ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/fsmfake30_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (1.391 - 1.603)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/fsmfake30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y48.AQ      Tcko                  0.337   ila0_data0<729>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X32Y97.B4      net (fanout=7)        4.630   ila0_data0<729>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X33Y87.D2      net (fanout=6)        1.472   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X33Y87.CLK     Tas                   0.070   ila0_data0<388>
                                                       usr/daq/Mmux__n072711
                                                       usr/daq/fsmfake30_0
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (0.475ns logic, 6.102ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/fsmfake30_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.909 - 0.990)
  Source Clock:         usr/daq/daq_clk_bufg rising at 0.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/fsmfake30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.CQ      Tcko                  0.337   ila0_data0<292>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X32Y97.B5      net (fanout=7)        1.087   ila0_data0<292>
    SLICE_X32Y97.B       Tilo                  0.068   U_ila_pro_0/U0/iDATA<3>
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X33Y87.D2      net (fanout=6)        1.472   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X33Y87.CLK     Tas                   0.070   ila0_data0<388>
                                                       usr/daq/Mmux__n072711
                                                       usr/daq/fsmfake30_0
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.475ns logic, 2.559ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/cntr16_10 (SLICE_X96Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_10 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/cntr16_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.433 - 0.400)
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_10 to usr/daq/daq_link/DAQ_Link_V6_i/cntr16_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y117.CQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_10
    SLICE_X96Y116.CX     net (fanout=2)        0.105   usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr<10>
    SLICE_X96Y116.CLK    Tckdi       (-Th)     0.089   usr/daq/daq_link/DAQ_Link_V6_i/cntr16<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/cntr16_10
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_1 (SLICE_X96Y118.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_0 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_0 to usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y118.AQ     Tcko                  0.115   usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in<0>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_0
    SLICE_X96Y118.A5     net (fanout=1)        0.067   usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in<0>
    SLICE_X96Y118.CLK    Tah         (-Th)     0.101   usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in<0>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/Mmux_ChkEvtLen_in[1]_GND_8894_o_mux_57_OUT21
                                                       usr/daq/daq_link/DAQ_Link_V6_i/ChkEvtLen_in_1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/cntr16_8 (SLICE_X96Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_8 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/cntr16_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.433 - 0.400)
  Source Clock:         usr/daq/daq_clk_bufg rising at 40.000ns
  Destination Clock:    usr/daq/daq_clk_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_8 to usr/daq/daq_link/DAQ_Link_V6_i/cntr16_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y117.AQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr_8
    SLICE_X96Y116.AX     net (fanout=2)        0.106   usr/daq/daq_link/DAQ_Link_V6_i/short_event_cntr<8>
    SLICE_X96Y116.CLK    Tckdi       (-Th)     0.089   usr/daq/daq_link/DAQ_Link_V6_i/cntr16<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/cntr16_8
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y31.CLKBWRCLK
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y4.CLKBWRCLKL
  Clock network: usr/daq/daq_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140563 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.490ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X46Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.112ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (2.793 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     20.112ns (1.709ns logic, 18.403ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.715ns (Levels of Logic = 9)
  Clock Path Skew:      -0.171ns (2.793 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     19.715ns (1.709ns logic, 18.006ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.636ns (Levels of Logic = 8)
  Clock Path Skew:      -0.173ns (2.793 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A2      net (fanout=39)       0.610   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y74.D5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     19.636ns (1.517ns logic, 18.119ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X46Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.112ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (2.793 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     20.112ns (1.709ns logic, 18.403ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.715ns (Levels of Logic = 9)
  Clock Path Skew:      -0.171ns (2.793 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     19.715ns (1.709ns logic, 18.006ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.636ns (Levels of Logic = 8)
  Clock Path Skew:      -0.173ns (2.793 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A2      net (fanout=39)       0.610   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y74.D5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y76.SR      net (fanout=15)       3.218   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     19.636ns (1.517ns logic, 18.119ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_12 (SLICE_X36Y81.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.488ns (Levels of Logic = 9)
  Clock Path Skew:      -0.294ns (2.672 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y81.SR      net (fanout=15)       2.652   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y81.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<14>
                                                       system/sram2_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     19.488ns (1.651ns logic, 17.837ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 9)
  Clock Path Skew:      -0.292ns (2.672 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.D1      net (fanout=39)       0.614   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C4      net (fanout=1)        0.389   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.345   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y81.SR      net (fanout=15)       2.652   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y81.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<14>
                                                       system/sram2_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (1.651ns logic, 17.440ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.012ns (Levels of Logic = 8)
  Clock Path Skew:      -0.294ns (2.672 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A2      net (fanout=39)       0.610   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y72.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y74.D5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y111.D5     net (fanout=4)        2.731   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y111.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y111.C2     net (fanout=7)        0.607   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y111.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y105.D4     net (fanout=8)        0.808   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y81.SR      net (fanout=15)       2.652   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y81.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<14>
                                                       system/sram2_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     19.012ns (1.459ns logic, 17.553ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_12 (SLICE_X55Y76.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.345 - 1.256)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.AQ      Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X55Y76.A6      net (fanout=2)        0.135   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.123   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.092ns logic, 0.258ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.345 - 1.255)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X55Y76.A1      net (fanout=69)       0.331   system/ipb_arb/src<0>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.123   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.075ns logic, 0.454ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.345 - 1.256)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y76.A3      net (fanout=68)       0.409   system/ipb_arb/src<1>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.123   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.075ns logic, 0.532ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_16 (SLICE_X14Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.437 - 0.405)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 to system/sram2_if/bist/prbsPatterGenerator/pdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y86.DQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16
    SLICE_X14Y87.AX      net (fanout=1)        0.097   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
    SLICE_X14Y87.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<19>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_21 (SLICE_X32Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.266 - 1.186)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X32Y84.D4      net (fanout=58)       0.174   system/regs_from_ipbus<8><20>
    SLICE_X32Y84.D       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<20>
                                                       system/buffers/Mmux_SRAM2_O_data141
    SLICE_X32Y84.BX      net (fanout=1)        0.143   system/sram_r[2]_data<21>
    SLICE_X32Y84.CLK     Tckdi       (-Th)     0.089   system/sram2_if/bistData_from_sramInterfaceIoControl<20>
                                                       system/sram2_if/sramInterface/DATA_O_21
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.043ns logic, 0.317ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y103.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31983857 paths analyzed, 20906 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.200ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y24.DIADI1), 23117 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.687ns (Levels of Logic = 7)
  Clock Path Skew:      2.444ns (4.445 - 2.001)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y48.AQ         Tcko                  0.337   ila0_data0<729>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X58Y68.C4         net (fanout=7)        1.858   ila0_data0<729>
    SLICE_X58Y68.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X57Y67.B6         net (fanout=1)        0.356   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X57Y67.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<1>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X56Y66.A6         net (fanout=1)        0.357   user_ipb_miso[9]_ipb_rdata<1>
    SLICE_X56Y66.A          Tilo                  0.068   system/ipb_usr_fabric/N22
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_SW0
    SLICE_X60Y71.C6         net (fanout=1)        0.533   system/ipb_usr_fabric/N22
    SLICE_X60Y71.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y71.B2         net (fanout=1)        0.722   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X66Y94.D6         net (fanout=3)        1.826   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X66Y94.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X66Y94.C6         net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X66Y94.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y24.DIADI1     net (fanout=1)        1.729   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.687ns (2.185ns logic, 7.502ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.591ns (Levels of Logic = 6)
  Clock Path Skew:      2.444ns (4.445 - 2.001)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y48.AQ         Tcko                  0.337   ila0_data0<729>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X60Y63.C5         net (fanout=7)        1.396   ila0_data0<729>
    SLICE_X60Y63.BMUX       Topcb                 0.417   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X71Y61.B5         net (fanout=1)        0.908   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X71Y61.BMUX       Topbb                 0.389   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<28>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X67Y61.A5         net (fanout=1)        0.473   user_ipb_miso[10]_ipb_rdata<1>
    SLICE_X67Y61.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X60Y71.B6         net (fanout=1)        1.016   system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X60Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X66Y94.D6         net (fanout=3)        1.826   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X66Y94.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X66Y94.C6         net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X66Y94.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y24.DIADI1     net (fanout=1)        1.729   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.591ns (2.122ns logic, 7.469ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.912ns (Levels of Logic = 6)
  Clock Path Skew:      2.444ns (4.445 - 2.001)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y48.AQ         Tcko                  0.337   ila0_data0<729>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X61Y66.C6         net (fanout=7)        1.437   ila0_data0<729>
    SLICE_X61Y66.BMUX       Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X61Y67.B6         net (fanout=1)        0.231   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X61Y67.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<1>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X60Y71.C2         net (fanout=1)        0.729   user_ipb_miso[11]_ipb_rdata<1>
    SLICE_X60Y71.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y71.B2         net (fanout=1)        0.722   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X60Y71.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X66Y94.D6         net (fanout=3)        1.826   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X66Y94.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X66Y94.C6         net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X66Y94.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y24.DIADI1     net (fanout=1)        1.729   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.912ns (2.117ns logic, 6.795ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y22.DIADI1), 22624 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 7)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X71Y43.C4         net (fanout=4)        0.412   usr/request_read<4><25>
    SLICE_X71Y43.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X78Y42.B2         net (fanout=1)        0.942   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X78Y42.BMUX       Topbb                 0.392   user_ipb_miso[10]_ipb_rdata<25>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X72Y53.B1         net (fanout=1)        1.225   user_ipb_miso[10]_ipb_rdata<25>
    SLICE_X72Y53.B          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>2
                                                          system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X63Y77.B6         net (fanout=1)        1.575   system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X63Y77.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X63Y77.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X63Y77.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X63Y87.D5         net (fanout=3)        0.625   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X63Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X63Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X63Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X3Y22.DIADI1     net (fanout=1)        2.071   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.611ns (2.188ns logic, 7.423ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.455ns (Levels of Logic = 7)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X70Y43.C6         net (fanout=4)        0.257   usr/request_read<4><25>
    SLICE_X70Y43.BMUX       Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X72Y43.B2         net (fanout=1)        0.621   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X72Y43.BMUX       Topbb                 0.392   user_ipb_miso[11]_ipb_rdata<25>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X62Y59.A1         net (fanout=1)        1.895   user_ipb_miso[11]_ipb_rdata<25>
    SLICE_X62Y59.A          Tilo                  0.068   ila0_data0<118>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X63Y77.B1         net (fanout=1)        1.220   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X63Y77.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X63Y77.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X63Y77.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X63Y87.D5         net (fanout=3)        0.625   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X63Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X63Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X63Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X3Y22.DIADI1     net (fanout=1)        2.071   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.455ns (2.193ns logic, 7.262ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.371ns (Levels of Logic = 8)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.BQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_5
    SLICE_X68Y43.C6         net (fanout=4)        0.378   usr/request_read<4><25>
    SLICE_X68Y43.BMUX       Topcb                 0.417   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X60Y44.B6         net (fanout=1)        0.811   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X60Y44.BMUX       Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<25>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X60Y52.A6         net (fanout=1)        0.629   user_ipb_miso[9]_ipb_rdata<25>
    SLICE_X60Y52.A          Tilo                  0.068   system/ipb_usr_fabric/N10
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6_SW0
    SLICE_X62Y59.A4         net (fanout=1)        0.803   system/ipb_usr_fabric/N10
    SLICE_X62Y59.A          Tilo                  0.068   ila0_data0<118>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X63Y77.B1         net (fanout=1)        1.220   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X63Y77.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X63Y77.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X63Y77.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X63Y87.D5         net (fanout=3)        0.625   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X63Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10171
    SLICE_X63Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
    SLICE_X63Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X3Y22.DIADI1     net (fanout=1)        2.071   system/phy_en.phy_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.371ns (2.261ns logic, 7.110ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y22.DIADI3), 17872 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.468ns (Levels of Logic = 7)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.DQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_7
    SLICE_X68Y45.C2         net (fanout=4)        0.605   usr/request_read<4><27>
    SLICE_X68Y45.BMUX       Topcb                 0.417   user_ipb_miso[8]_ipb_rdata<31>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12292
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_192
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_77
    SLICE_X62Y45.B2         net (fanout=1)        1.031   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f878
    SLICE_X62Y45.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<27>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5381
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_18
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_18
    SLICE_X62Y49.A4         net (fanout=1)        0.553   user_ipb_miso[9]_ipb_rdata<27>
    SLICE_X62Y49.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><27>4
                                                          system/ipb_usr_fabric/mux_rdata<0><27>4
    SLICE_X63Y77.D2         net (fanout=1)        2.005   system/ipb_usr_fabric/mux_rdata<0><27>4
    SLICE_X63Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><27>5
    SLICE_X63Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X63Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X62Y87.B4         net (fanout=3)        0.920   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X62Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X62Y87.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X62Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata511
    RAMB36_X3Y22.DIADI3     net (fanout=1)        1.576   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.468ns (2.190ns logic, 7.278ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.220ns (Levels of Logic = 7)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.DQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_7
    SLICE_X68Y44.C2         net (fanout=4)        0.488   usr/request_read<4><27>
    SLICE_X68Y44.BMUX       Topcb                 0.417   ila0_data0<74>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12292
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_192
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_77
    SLICE_X71Y44.B5         net (fanout=1)        0.304   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f878
    SLICE_X71Y44.BMUX       Topbb                 0.389   usr/daq/infifo_din<152>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5381
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_18
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_18
    SLICE_X62Y49.A3         net (fanout=1)        1.149   user_ipb_miso[11]_ipb_rdata<27>
    SLICE_X62Y49.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><27>4
                                                          system/ipb_usr_fabric/mux_rdata<0><27>4
    SLICE_X63Y77.D2         net (fanout=1)        2.005   system/ipb_usr_fabric/mux_rdata<0><27>4
    SLICE_X63Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><27>5
    SLICE_X63Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X63Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X62Y87.B4         net (fanout=3)        0.920   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X62Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X62Y87.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X62Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata511
    RAMB36_X3Y22.DIADI3     net (fanout=1)        1.576   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         9.220ns (2.190ns logic, 7.030ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.327ns (Levels of Logic = 7)
  Clock Path Skew:      2.462ns (4.465 - 2.003)
  Source Clock:         usr/daq/daq_clk_bufg rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y44.DQ         Tcko                  0.337   usr/request_read<4><27>
                                                          usr/daq/sent_event_cnt_7
    SLICE_X68Y46.C5         net (fanout=4)        0.330   usr/request_read<4><27>
    SLICE_X68Y46.BMUX       Topcb                 0.417   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f878
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12292
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_192
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_77
    SLICE_X75Y46.B6         net (fanout=1)        0.392   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f878
    SLICE_X75Y46.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<27>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5381
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_18
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_18
    SLICE_X75Y68.D4         net (fanout=1)        1.107   user_ipb_miso[10]_ipb_rdata<27>
    SLICE_X75Y68.D          Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<159>
                                                          system/ipb_usr_fabric/mux_rdata<0><27>2
    SLICE_X63Y77.D5         net (fanout=1)        1.224   system/ipb_usr_fabric/mux_rdata<0><27>2
    SLICE_X63Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_usr_fabric/mux_rdata<0><27>5
    SLICE_X63Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X63Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<28>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X62Y87.B4         net (fanout=3)        0.920   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X62Y87.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X62Y87.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X62Y87.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata511
    RAMB36_X3Y22.DIADI3     net (fanout=1)        1.576   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         8.327ns (2.190ns logic, 6.137ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y17.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.542 - 0.393)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y86.CQ             Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X5Y17.ADDRARDADDRU13 net (fanout=16)       0.148   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X5Y17.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.166ns (0.018ns logic, 0.148ns route)
                                                              (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y17.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.542 - 0.393)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y86.CQ             Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X5Y17.ADDRARDADDRL13 net (fanout=16)       0.149   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X5Y17.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.167ns (0.018ns logic, 0.149ns route)
                                                              (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.txdata_4 (SLICE_X18Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_10_4 (FF)
  Destination:          system/spi/shiftreg.txdata_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.704 - 0.600)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_10_4 to system/spi/shiftreg.txdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<10><7>
                                                       system/ipb_sys_regs/regs_10_4
    SLICE_X18Y39.A6      net (fanout=2)        0.095   system/regs_from_ipbus<10><4>
    SLICE_X18Y39.CLK     Tah         (-Th)     0.076   system/spi/shiftreg.txdata<7>
                                                       system/spi/Mmux_shiftreg.txdata[31]_data_i[31]_mux_46_OUT271
                                                       system/spi/shiftreg.txdata_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.039ns logic, 0.095ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100103 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.455ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_19 (OLOGIC_X2Y14.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      21.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (2.945 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y46.B5      net (fanout=7)        2.450   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y47.C4      net (fanout=5)        0.407   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y57.A2      net (fanout=70)       1.434   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y57.AMUX    Tilo                  0.194   ila0_data0<22>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.539   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     21.229ns (1.724ns logic, 19.505ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (2.945 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y46.B5      net (fanout=7)        2.450   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y47.C4      net (fanout=5)        0.407   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y57.A2      net (fanout=70)       1.434   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y57.AMUX    Tilo                  0.194   ila0_data0<22>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.539   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     20.832ns (1.724ns logic, 19.108ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.216ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (2.945 - 2.937)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y62.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X72Y78.B1      net (fanout=43)       2.721   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X72Y78.B       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.A6     net (fanout=2)        4.679   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.C6      net (fanout=53)       6.568   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X43Y46.B3      net (fanout=2)        0.461   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X43Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y47.C4      net (fanout=5)        0.407   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X45Y57.A2      net (fanout=70)       1.434   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X45Y57.AMUX    Tilo                  0.194   ila0_data0<22>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.539   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     20.216ns (1.407ns logic, 18.809ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_32 (ILOGIC_X1Y78.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      21.059ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (2.838 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B5      net (fanout=7)        2.436   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.719   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     21.059ns (1.943ns logic, 19.116ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.662ns (Levels of Logic = 8)
  Clock Path Skew:      -0.126ns (2.838 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B5      net (fanout=7)        2.436   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.719   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     20.662ns (1.943ns logic, 18.719ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.183ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (2.838 - 2.937)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y62.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X72Y78.B1      net (fanout=43)       2.721   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X72Y78.B       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.A6     net (fanout=2)        4.679   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.C6      net (fanout=53)       6.568   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B1      net (fanout=2)        0.584   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y78.SR      net (fanout=36)       3.719   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y78.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     20.183ns (1.626ns logic, 18.557ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (ILOGIC_X1Y77.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.940ns (Levels of Logic = 8)
  Clock Path Skew:      -0.137ns (2.829 - 2.966)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X81Y28.A1      net (fanout=68)       5.025   system/ipb_arb/src<1>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B5      net (fanout=7)        2.436   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y77.SR      net (fanout=36)       3.600   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y77.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<1>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     20.940ns (1.943ns logic, 18.997ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.543ns (Levels of Logic = 8)
  Clock Path Skew:      -0.135ns (2.829 - 2.964)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X81Y28.A3      net (fanout=69)       4.628   system/ipb_arb/src<0>
    SLICE_X81Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y73.A4      net (fanout=244)      4.202   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B1      net (fanout=1)        0.464   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A2      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X50Y74.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C3      net (fanout=33)       2.021   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y94.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y94.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y94.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B5      net (fanout=7)        2.436   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y77.SR      net (fanout=36)       3.600   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y77.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<1>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     20.543ns (1.943ns logic, 18.600ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (2.829 - 2.937)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y62.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X72Y78.B1      net (fanout=43)       2.721   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X72Y78.B       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X63Y160.A6     net (fanout=2)        4.679   system/ipb_from_masters[0]_ipb_write
    SLICE_X63Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X43Y46.C6      net (fanout=53)       6.568   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y46.B1      net (fanout=2)        0.584   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y46.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y46.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X1Y77.SR      net (fanout=36)       3.600   system/sram1_if/sramInterface/_n0147
    ILOGIC_X1Y77.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<1>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     20.064ns (1.626ns logic, 18.438ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X59Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 32.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.AQ     Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y160.A5     net (fanout=3)        0.071   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y160.CLK    Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 (SLICE_X39Y51.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y51.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
    SLICE_X39Y51.C6      net (fanout=15)       0.063   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
    SLICE_X39Y51.CLK     Tah         (-Th)     0.056   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT61
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.042ns logic, 0.063ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_21 (SLICE_X40Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_21 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_21 to system/sram1_if/bist/prbsPatterGenerator/pdata_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_21
    SLICE_X40Y53.BX      net (fanout=1)        0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
    SLICE_X40Y53.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<23>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_21
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%         INPUT_JITTER 
0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X56Y25.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X56Y25.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<2>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X68Y38.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4773 paths analyzed, 1012 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.150ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_0 (SLICE_X40Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X41Y9.D4       net (fanout=1)        1.475   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X41Y9.DMUX     Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.063ns logic, 1.812ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X41Y9.D5       net (fanout=4)        0.445   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X41Y9.DMUX     Tilo                  0.191   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.983ns logic, 0.782ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_1 (SLICE_X40Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X41Y9.D4       net (fanout=1)        1.475   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X41Y9.DMUX     Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.063ns logic, 1.812ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X41Y9.D5       net (fanout=4)        0.445   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X41Y9.DMUX     Tilo                  0.191   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.983ns logic, 0.782ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_3 (SLICE_X40Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X41Y9.D4       net (fanout=1)        1.475   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X41Y9.DMUX     Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.063ns logic, 1.812ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.192 - 3.386)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X41Y9.D5       net (fanout=4)        0.445   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X41Y9.DMUX     Tilo                  0.191   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X40Y7.SR       net (fanout=1)        0.337   usr/ttc_decoder_i/n0148_inv
    SLICE_X40Y7.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.983ns logic, 0.782ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y15.DIADI2), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/cnt_ttc_trigger_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 7)
  Clock Path Skew:      3.542ns (6.020 - 2.478)
  Source Clock:         fpga_clkout_OBUF rising at 37.425ns
  Destination Clock:    user_ipb_clk rising at 37.425ns
  Clock Uncertainty:    0.817ns

  Clock Uncertainty:          0.817ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.380ns
    Phase Error (PE):           0.624ns

  Minimum Data Path at Fast Process Corner: usr/cnt_ttc_trigger_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y46.CQ         Tcko                  0.098   usr/cnt_ttc_trigger<3>
                                                          usr/cnt_ttc_trigger_2
    SLICE_X48Y66.D3         net (fanout=4)        0.725   usr/cnt_ttc_trigger<2>
    SLICE_X48Y66.BMUX       Topdb                 0.149   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f890
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_13444
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_222
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_89
    SLICE_X65Y44.B1         net (fanout=1)        1.085   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f890
    SLICE_X65Y44.BMUX       Topbb                 0.142   user_ipb_miso[10]_ipb_rdata<2>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5441
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_21
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_21
    SLICE_X56Y44.A4         net (fanout=1)        0.389   user_ipb_miso[10]_ipb_rdata<2>
    SLICE_X56Y44.A          Tilo                  0.034   system/ipb_usr_fabric/mux_rdata<0><2>4
                                                          system/ipb_usr_fabric/mux_rdata<0><2>4
    SLICE_X58Y71.D4         net (fanout=1)        0.633   system/ipb_usr_fabric/mux_rdata<0><2>4
    SLICE_X58Y71.D          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_usr_fabric/mux_rdata<0><2>6
    SLICE_X58Y71.C2         net (fanout=1)        0.167   system/ipb_from_slaves[5]_ipb_rdata<2>
    SLICE_X58Y71.C          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X67Y76.B5         net (fanout=3)        0.490   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X67Y76.B          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X67Y76.A2         net (fanout=1)        0.160   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X67Y76.A          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3011
    RAMB36_X4Y15.DIADI2     net (fanout=1)        0.359   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X4Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         4.369ns (0.361ns logic, 4.008ns route)
                                                          (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/cnt_ttc_trigger_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 7)
  Clock Path Skew:      3.542ns (6.020 - 2.478)
  Source Clock:         fpga_clkout_OBUF rising at 37.425ns
  Destination Clock:    user_ipb_clk rising at 37.425ns
  Clock Uncertainty:    0.817ns

  Clock Uncertainty:          0.817ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.380ns
    Phase Error (PE):           0.624ns

  Minimum Data Path at Fast Process Corner: usr/cnt_ttc_trigger_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y46.CQ         Tcko                  0.098   usr/cnt_ttc_trigger<3>
                                                          usr/cnt_ttc_trigger_2
    SLICE_X48Y65.D4         net (fanout=4)        2.365   usr/cnt_ttc_trigger<2>
    SLICE_X48Y65.BMUX       Topdb                 0.149   usr/request_read<4><2>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_13444
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_222
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_89
    SLICE_X55Y65.B6         net (fanout=1)        0.188   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f890
    SLICE_X55Y65.BMUX       Topbb                 0.142   user_ipb_miso[11]_ipb_rdata<2>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5441
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_21
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_21
    SLICE_X55Y67.B2         net (fanout=1)        0.212   user_ipb_miso[11]_ipb_rdata<2>
    SLICE_X55Y67.B          Tilo                  0.034   system/ipb_usr_fabric/mux_rdata<0><2>1
                                                          system/ipb_usr_fabric/mux_rdata<0><2>1
    SLICE_X58Y71.D1         net (fanout=1)        0.404   system/ipb_usr_fabric/mux_rdata<0><2>1
    SLICE_X58Y71.D          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_usr_fabric/mux_rdata<0><2>6
    SLICE_X58Y71.C2         net (fanout=1)        0.167   system/ipb_from_slaves[5]_ipb_rdata<2>
    SLICE_X58Y71.C          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X67Y76.B5         net (fanout=3)        0.490   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X67Y76.B          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X67Y76.A2         net (fanout=1)        0.160   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X67Y76.A          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3011
    RAMB36_X4Y15.DIADI2     net (fanout=1)        0.359   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X4Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         4.706ns (0.361ns logic, 4.345ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/cnt_ttc_trigger_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 7)
  Clock Path Skew:      3.542ns (6.020 - 2.478)
  Source Clock:         fpga_clkout_OBUF rising at 37.425ns
  Destination Clock:    user_ipb_clk rising at 37.425ns
  Clock Uncertainty:    0.817ns

  Clock Uncertainty:          0.817ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.380ns
    Phase Error (PE):           0.624ns

  Minimum Data Path at Fast Process Corner: usr/cnt_ttc_trigger_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y46.CQ         Tcko                  0.098   usr/cnt_ttc_trigger<3>
                                                          usr/cnt_ttc_trigger_2
    SLICE_X49Y65.D4         net (fanout=4)        1.626   usr/cnt_ttc_trigger<2>
    SLICE_X49Y65.BMUX       Topdb                 0.149   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f890
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_13444
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_222
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_89
    SLICE_X49Y44.B5         net (fanout=1)        0.560   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f890
    SLICE_X49Y44.BMUX       Topbb                 0.142   user_ipb_miso[9]_ipb_rdata<2>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5441
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_21
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_21
    SLICE_X46Y44.A3         net (fanout=1)        0.171   user_ipb_miso[9]_ipb_rdata<2>
    SLICE_X46Y44.A          Tilo                  0.034   system/ipb_usr_fabric/mux_rdata<0><19>2
                                                          system/ipb_usr_fabric/mux_rdata<0><2>2
    SLICE_X58Y71.D3         net (fanout=1)        0.890   system/ipb_usr_fabric/mux_rdata<0><2>2
    SLICE_X58Y71.D          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_usr_fabric/mux_rdata<0><2>6
    SLICE_X58Y71.C2         net (fanout=1)        0.167   system/ipb_from_slaves[5]_ipb_rdata<2>
    SLICE_X58Y71.C          Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<2>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X67Y76.B5         net (fanout=3)        0.490   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X67Y76.B          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X67Y76.A2         net (fanout=1)        0.160   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X67Y76.A          Tilo                  0.034   system/fmc1_phase_mon_stats<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3011
    RAMB36_X4Y15.DIADI2     net (fanout=1)        0.359   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X4Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (0.361ns logic, 4.423ns route)
                                                          (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTCreadyCntr_7 (SLICE_X42Y8.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (1.546 - 1.442)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_used_FSM_FFd1 to usr/ttc_decoder_i/TTCreadyCntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y13.AQ      Tcko                  0.098   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X42Y8.D5       net (fanout=15)       0.274   usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X42Y8.CLK      Tah         (-Th)     0.019   usr/ttc_decoder_i/TTCreadyCntr<7>
                                                       usr/ttc_decoder_i/Mcount_TTCreadyCntr_lut<7>
                                                       usr/ttc_decoder_i/Mcount_TTCreadyCntr_xor<7>
                                                       usr/ttc_decoder_i/TTCreadyCntr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.079ns logic, 0.274ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/TTCreadyCntr_4 (SLICE_X42Y8.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Destination:          usr/ttc_decoder_i/TTCreadyCntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (1.546 - 1.442)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_used_FSM_FFd1 to usr/ttc_decoder_i/TTCreadyCntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y13.AQ      Tcko                  0.098   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X42Y8.A5       net (fanout=15)       0.276   usr/ttc_decoder_i/location_used_FSM_FFd1
    SLICE_X42Y8.CLK      Tah         (-Th)     0.017   usr/ttc_decoder_i/TTCreadyCntr<7>
                                                       usr/ttc_decoder_i/Mcount_TTCreadyCntr_lut<4>
                                                       usr/ttc_decoder_i/Mcount_TTCreadyCntr_xor<7>
                                                       usr/ttc_decoder_i/TTCreadyCntr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.081ns logic, 0.276ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP        
 "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.162ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_1 (SLICE_X34Y13.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.165 - 3.346)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y12.D5      net (fanout=3)        1.315   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.918ns logic, 1.825ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y13.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X31Y12.D2      net (fanout=16)       0.844   usr/ttc_decoder_i/phase<1>
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.918ns logic, 1.354ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle_q (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.912 - 0.957)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle_q to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle_q
                                                       usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y12.D1      net (fanout=1)        0.687   usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.962ns logic, 1.197ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_2 (SLICE_X34Y13.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.165 - 3.346)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y12.D5      net (fanout=3)        1.315   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.918ns logic, 1.825ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y13.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X31Y12.D2      net (fanout=16)       0.844   usr/ttc_decoder_i/phase<1>
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.918ns logic, 1.354ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle_q (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.912 - 0.957)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle_q to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle_q
                                                       usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y12.D1      net (fanout=1)        0.687   usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y12.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y13.SR      net (fanout=1)        0.510   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.962ns logic, 1.197ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_used_FSM_FFd1 (SLICE_X37Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/edgeCntr_15 (FF)
  Destination:          usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.088 - 0.101)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/edgeCntr_15 to usr/ttc_decoder_i/location_used_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y17.DQ      Tcko                  0.381   usr/ttc_decoder_i/edgeCntr<15>
                                                       usr/ttc_decoder_i/edgeCntr_15
    SLICE_X36Y13.D2      net (fanout=3)        0.873   usr/ttc_decoder_i/edgeCntr<15>
    SLICE_X36Y13.D       Tilo                  0.068   usr/ttc_decoder_i/use_default
                                                       usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o1
    SLICE_X37Y13.SR      net (fanout=2)        0.882   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
    SLICE_X37Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.962ns logic, 1.755ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/move_location (FF)
  Destination:          usr/ttc_decoder_i/location_used_FSM_FFd1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (3.185 - 3.381)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/move_location to usr/ttc_decoder_i/location_used_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.CQ      Tcko                  0.337   usr/ttc_decoder_i/move_location
                                                       usr/ttc_decoder_i/move_location
    SLICE_X36Y13.D5      net (fanout=3)        0.465   usr/ttc_decoder_i/move_location
    SLICE_X36Y13.D       Tilo                  0.068   usr/ttc_decoder_i/use_default
                                                       usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o1
    SLICE_X37Y13.SR      net (fanout=2)        0.882   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
    SLICE_X37Y13.CLK     Tsrck                 0.513   usr/ttc_decoder_i/location_used_FSM_FFd2
                                                       usr/ttc_decoder_i/location_used_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.918ns logic, 1.347ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_1 (SLICE_X35Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_1 (FF)
  Destination:          usr/ttc_decoder_i/location_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.452 - 0.416)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_1 to usr/ttc_decoder_i/location_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y14.BQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_1
    SLICE_X35Y13.BX      net (fanout=2)        0.103   usr/ttc_decoder_i/new_location<1>
    SLICE_X35Y13.CLK     Tckdi       (-Th)     0.076   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_0 (SLICE_X35Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_0 (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.452 - 0.416)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_0 to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y14.AQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_0
    SLICE_X35Y13.AX      net (fanout=2)        0.104   usr/ttc_decoder_i/new_location<0>
    SLICE_X35Y13.CLK     Tckdi       (-Th)     0.076   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_3 (SLICE_X35Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_3 (FF)
  Destination:          usr/ttc_decoder_i/location_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.452 - 0.416)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_3 to usr/ttc_decoder_i/location_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y14.DQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_3
    SLICE_X35Y13.DX      net (fanout=2)        0.104   usr/ttc_decoder_i/new_location<3>
    SLICE_X35Y13.CLK     Tckdi       (-Th)     0.076   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X56Y25.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X56Y25.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<2>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X68Y38.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      0.600ns|            0|            0|            0|            0|
|  TS_usr_daq_daq_clocks_clkout0|     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  _0                           |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_usr_daq_daq_clocks_clkout0 |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.130ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.130ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.355ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_user_clk125_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_user_clk125_2               |      8.000ns|      4.000ns|      7.800ns|            0|            0|         4073|     32232053|
| TS_usr_daq_daq_clocks_clkout0_|     40.000ns|     34.690ns|          N/A|            0|            0|         7530|            0|
| 1                             |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     20.490ns|          N/A|            0|            0|       140563|            0|
| 5_c_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     31.200ns|          N/A|            0|            0|     31983857|            0|
| 5_a_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     21.455ns|          N/A|            0|            0|       100103|            0|
| 5_b_1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     23.150ns|            0|            0|            0|         5267|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|     23.150ns|            0|            0|            0|         5267|
|  TS_usr_ttc_decoder_i_TTC_CLK_|     24.950ns|     23.150ns|          N/A|            0|            0|         4773|            0|
|  dcm_0                        |             |             |             |             |             |             |             |
|  TS_usr_ttc_decoder_i_TTC_CLK7|      3.564ns|      3.162ns|          N/A|            0|            0|          494|            0|
|  x_dcm_0                      |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK_d|     24.950ns|      2.222ns|          N/A|            0|            0|            0|            0|
| cm                            |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK7x|      3.564ns|      1.700ns|          N/A|            0|            0|            0|            0|
| _dcm                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   30.921|         |         |         |
clk125_2_p     |   30.921|         |         |         |
xpoint1_clk3_n |   14.136|         |         |         |
xpoint1_clk3_p |   14.136|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   30.921|         |         |         |
clk125_2_p     |   30.921|         |         |         |
xpoint1_clk3_n |   14.136|         |         |         |
xpoint1_clk3_p |   14.136|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    7.172|         |         |         |
xpoint1_clk1_p |    7.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    7.172|         |         |         |
xpoint1_clk1_p |    7.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    7.020|         |         |         |
xpoint1_clk3_p |    7.020|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    7.020|         |         |         |
xpoint1_clk3_p |    7.020|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32430129 paths, 0 nets, and 104086 connections

Design statistics:
   Minimum period:  34.690ns{1}   (Maximum frequency:  28.827MHz)
   Maximum path delay from/to any node:   2.909ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 17 21:49:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1183 MB



