module divclkn(input logic clk,
						input logic reset,
						output logic clkn);
					
				logic [12:0] count;
			always_ff@(posedge clk)
				if(reset)
					count <= 13'b0;
				else
					count <= count + 13'b1;
		assign 
				clkn = (count < 25'd2500) ? 0 : 1;
endmodule 
