{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1740637986124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740637986140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740637986157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740637986157 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740637986419 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740637986425 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637986819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637986819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637986819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740637986819 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6192 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637986819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637986819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637986819 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1740637986819 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1740637986833 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 44 " "No exact pin location assignment(s) for 5 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637986881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637986881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637986881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637986881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637986881 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1740637986881 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "111 " "TimeQuest Timing Analyzer is analyzing 111 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1740637987087 ""}
{ "Info" "ISTA_SDC_FOUND" "db/SDC3.sdc " "Reading SDC File: 'db/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1740637987087 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Node: MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740637987103 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740637987103 "|top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1740637987119 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637987119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637987119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637987119 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740637987119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_1st_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637987183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|Im_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|Im_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 3166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 3245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637987183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|always0~0  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1898 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1914 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a12 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a12" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 391 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1894 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a20 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a20" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 623 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2814 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637987183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|Equal0~7  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|Equal0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|en_radix~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|en_radix~0" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RAM.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_radix~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 4447 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637987183 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|Equal0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 4414 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637987183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740637987374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740637987447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "208 Embedded multiplier block " "Packed 208 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1740637987449 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "132 " "Created 132 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1740637987449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740637987449 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1740637987453 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1740637987453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1740637987453 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 27 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637987453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1740637987453 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1740637987453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637987485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740637988226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637988739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740637988739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740637989190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637989190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740637989408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1740637990441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740637990441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637990640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1740637990640 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1740637990640 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740637990640 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1740637990689 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740637990690 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx_o 0 " "Pin \"tx_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[7\] 0 " "Pin \"HEX0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[7\] 0 " "Pin \"HEX1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[7\] 0 " "Pin \"HEX2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[7\] 0 " "Pin \"HEX3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637990706 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1740637990706 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740637991106 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740637991207 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740637991619 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637991809 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1740637991825 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1740637991857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740637992019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637992468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:33:12 2025 " "Processing ended: Thu Feb 27 09:33:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637992468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637992468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637992468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740637992468 ""}
