##############################################################
#
# PlanAhead 14.6
# Date: Sun Oct 13 12:02:51 2013

#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
# BEGIN Project Options
SET addpads=false
SET asysymbol=true
SET busformat=BusFormatAngleBracketNotRipped
SET createndf=false
SET designentry=VHDL
SET device=xc6slx45
SET devicefamily=spartan6
SET flowvendor=Other
SET formalverification=false
SET foundationsym=false
SET implementationfiletype=Ngc
SET package=csg324
SET removerpms=false
SET simulationfiles=Behavioral
SET speedgrade=-3
SET verilogsim=false
SET vhdlsim=true
# END Project Options
# BEGIN Select
SELECT MIG_Virtex-6_and_Spartan-6 xilinx.com:ip:mig:3.92
# END Select
# BEGIN Parameters
CSET component_name=ATLYS_DDR
CSET xml_input_file=./ATLYS_DDR/user_design/mig.prj
# END Parameters
GENERATE
