17:17:15 DEBUG : Logs will be stored at '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/IDE.log'.
17:17:16 INFO  : Platform repository initialization has completed.
17:17:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/temp_xsdb_launch_script.tcl
17:17:17 INFO  : Registering command handlers for Vitis TCF services
17:17:20 INFO  : XSCT server has started successfully.
17:17:20 INFO  : plnx-install-location is set to ''
17:17:20 INFO  : Successfully done setting XSCT server connection channel  
17:17:20 INFO  : Successfully done query RDI_DATADIR 
17:17:20 INFO  : Successfully done setting workspace for the tool. 
17:18:19 INFO  : Result from executing command 'getProjects': mio_gpio_wrapper
17:18:19 INFO  : Result from executing command 'getPlatforms': 
17:18:19 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:18:19 INFO  : Platform 'mio_gpio_wrapper' is added to custom repositories.
17:18:30 INFO  : Platform 'mio_gpio_wrapper' is added to custom repositories.
17:23:38 INFO  : Result from executing command 'getProjects': mio_gpio_wrapper
17:23:38 INFO  : Result from executing command 'getPlatforms': mio_gpio_wrapper|/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/mio_gpio_wrapper.xpfm
17:23:42 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
17:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:24:47 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:25:00 INFO  : 'jtag frequency' command is executed.
17:25:00 INFO  : Context for 'APU' is selected.
17:25:00 INFO  : System reset is completed.
17:25:03 INFO  : 'after 3000' command is executed.
17:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:25:06 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:25:06 INFO  : Context for 'APU' is selected.
17:25:06 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:06 INFO  : Context for 'APU' is selected.
17:25:06 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:25:06 INFO  : 'ps7_init' command is executed.
17:25:06 INFO  : 'ps7_post_config' command is executed.
17:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:06 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:07 INFO  : 'con' command is executed.
17:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:07 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:26:22 INFO  : Disconnected from the channel tcfchan#2.
17:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:26:22 INFO  : 'jtag frequency' command is executed.
17:26:22 INFO  : Context for 'APU' is selected.
17:26:22 INFO  : System reset is completed.
17:26:25 INFO  : 'after 3000' command is executed.
17:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:26:27 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:26:27 INFO  : Context for 'APU' is selected.
17:26:27 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:27 INFO  : Context for 'APU' is selected.
17:26:27 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:26:28 INFO  : 'ps7_init' command is executed.
17:26:28 INFO  : 'ps7_post_config' command is executed.
17:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:28 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:28 INFO  : 'con' command is executed.
17:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:28 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:28:42 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
17:29:44 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:29:58 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:30:04 INFO  : Disconnected from the channel tcfchan#3.
17:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:30:04 INFO  : 'jtag frequency' command is executed.
17:30:04 INFO  : Context for 'APU' is selected.
17:30:04 INFO  : System reset is completed.
17:30:07 INFO  : 'after 3000' command is executed.
17:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:30:10 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:30:10 INFO  : Context for 'APU' is selected.
17:30:10 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:10 INFO  : Context for 'APU' is selected.
17:30:10 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:30:10 INFO  : 'ps7_init' command is executed.
17:30:10 INFO  : 'ps7_post_config' command is executed.
17:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:10 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:10 INFO  : 'con' command is executed.
17:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:10 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:37:26 INFO  : Disconnected from the channel tcfchan#4.
17:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:37:26 INFO  : 'jtag frequency' command is executed.
17:37:26 INFO  : Context for 'APU' is selected.
17:37:26 INFO  : System reset is completed.
17:37:29 INFO  : 'after 3000' command is executed.
17:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:37:32 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:37:32 INFO  : Context for 'APU' is selected.
17:37:32 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:37:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:32 INFO  : Context for 'APU' is selected.
17:37:32 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:37:32 INFO  : 'ps7_init' command is executed.
17:37:32 INFO  : 'ps7_post_config' command is executed.
17:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:32 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:33 INFO  : 'con' command is executed.
17:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:33 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:39:18 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:39:29 INFO  : Disconnected from the channel tcfchan#5.
17:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:39:29 INFO  : 'jtag frequency' command is executed.
17:39:29 INFO  : Context for 'APU' is selected.
17:39:29 INFO  : System reset is completed.
17:39:32 INFO  : 'after 3000' command is executed.
17:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:39:35 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:39:35 INFO  : Context for 'APU' is selected.
17:39:35 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:35 INFO  : Context for 'APU' is selected.
17:39:35 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:39:35 INFO  : 'ps7_init' command is executed.
17:39:35 INFO  : 'ps7_post_config' command is executed.
17:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:35 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:35 INFO  : 'con' command is executed.
17:39:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:35 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:40:45 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:40:59 INFO  : Disconnected from the channel tcfchan#6.
17:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:41:00 INFO  : 'jtag frequency' command is executed.
17:41:00 INFO  : Context for 'APU' is selected.
17:41:00 INFO  : System reset is completed.
17:41:03 INFO  : 'after 3000' command is executed.
17:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:41:05 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:41:05 INFO  : Context for 'APU' is selected.
17:41:05 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:05 INFO  : Context for 'APU' is selected.
17:41:05 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:41:05 INFO  : 'ps7_init' command is executed.
17:41:05 INFO  : 'ps7_post_config' command is executed.
17:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:06 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:06 INFO  : 'con' command is executed.
17:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:06 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:41:19 INFO  : Disconnected from the channel tcfchan#7.
17:41:39 DEBUG : Logs will be stored at '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/IDE.log'.
17:41:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/temp_xsdb_launch_script.tcl
17:41:43 INFO  : Platform repository initialization has completed.
17:41:43 INFO  : XSCT server has started successfully.
17:41:43 INFO  : Successfully done setting XSCT server connection channel  
17:41:43 INFO  : plnx-install-location is set to ''
17:41:43 INFO  : Successfully done setting workspace for the tool. 
17:41:43 INFO  : Successfully done query RDI_DATADIR 
17:41:44 INFO  : Registering command handlers for Vitis TCF services
17:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:42:33 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:42:42 INFO  : 'jtag frequency' command is executed.
17:42:42 INFO  : Context for 'APU' is selected.
17:42:42 INFO  : System reset is completed.
17:42:45 INFO  : 'after 3000' command is executed.
17:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:42:47 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:42:47 INFO  : Context for 'APU' is selected.
17:42:47 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:48 INFO  : Context for 'APU' is selected.
17:42:48 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:42:48 INFO  : 'ps7_init' command is executed.
17:42:48 INFO  : 'ps7_post_config' command is executed.
17:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:48 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:48 INFO  : 'con' command is executed.
17:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:48 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
17:47:07 INFO  : Disconnected from the channel tcfchan#1.
17:47:42 DEBUG : Logs will be stored at '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/IDE.log'.
17:47:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/temp_xsdb_launch_script.tcl
17:47:44 INFO  : Platform repository initialization has completed.
17:47:44 INFO  : Registering command handlers for Vitis TCF services
17:47:45 INFO  : XSCT server has started successfully.
17:47:45 INFO  : Successfully done setting XSCT server connection channel  
17:47:45 INFO  : plnx-install-location is set to ''
17:47:45 INFO  : Successfully done query RDI_DATADIR 
17:47:45 INFO  : Successfully done setting workspace for the tool. 
17:51:54 INFO  : Result from executing command 'getProjects': mio_gpio_wrapper
17:51:54 INFO  : Result from executing command 'getPlatforms': mio_gpio_wrapper|/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/mio_gpio_wrapper.xpfm
17:51:58 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
17:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:52:15 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
17:52:28 INFO  : 'jtag frequency' command is executed.
17:52:28 INFO  : Context for 'APU' is selected.
17:52:28 INFO  : System reset is completed.
17:52:31 INFO  : 'after 3000' command is executed.
17:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
17:52:34 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
17:52:34 INFO  : Context for 'APU' is selected.
17:52:34 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
17:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:34 INFO  : Context for 'APU' is selected.
17:52:34 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
17:52:34 INFO  : 'ps7_init' command is executed.
17:52:34 INFO  : 'ps7_post_config' command is executed.
17:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:34 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:34 INFO  : 'con' command is executed.
17:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:34 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/systemdebugger_mio_gpio_system_standalone.tcl'
18:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:07:57 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:08:16 INFO  : Disconnected from the channel tcfchan#3.
18:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:08:17 INFO  : 'jtag frequency' command is executed.
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : System reset is completed.
18:08:20 INFO  : 'after 3000' command is executed.
18:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:08:23 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:08:23 INFO  : Context for 'APU' is selected.
18:08:23 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:23 INFO  : Context for 'APU' is selected.
18:08:23 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:08:23 INFO  : 'ps7_init' command is executed.
18:08:23 INFO  : 'ps7_post_config' command is executed.
18:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:23 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:23 INFO  : 'con' command is executed.
18:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:23 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:09:14 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:09:46 INFO  : Disconnected from the channel tcfchan#4.
18:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:10:06 INFO  : 'jtag frequency' command is executed.
18:10:06 INFO  : Context for 'APU' is selected.
18:10:07 INFO  : System reset is completed.
18:10:10 INFO  : 'after 3000' command is executed.
18:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:10:12 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:10:12 INFO  : Context for 'APU' is selected.
18:10:12 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:12 INFO  : Context for 'APU' is selected.
18:10:12 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:10:13 INFO  : 'ps7_init' command is executed.
18:10:13 INFO  : 'ps7_post_config' command is executed.
18:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:13 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:13 INFO  : 'con' command is executed.
18:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:13 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:10:40 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:11:14 INFO  : Disconnected from the channel tcfchan#5.
18:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:11:15 INFO  : 'jtag frequency' command is executed.
18:11:15 INFO  : Context for 'APU' is selected.
18:11:15 INFO  : System reset is completed.
18:11:18 INFO  : 'after 3000' command is executed.
18:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:11:21 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:11:21 INFO  : Context for 'APU' is selected.
18:11:21 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:21 INFO  : Context for 'APU' is selected.
18:11:21 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:11:21 INFO  : 'ps7_init' command is executed.
18:11:21 INFO  : 'ps7_post_config' command is executed.
18:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:21 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:21 INFO  : 'con' command is executed.
18:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:21 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:13:16 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:13:46 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:14:17 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:14:40 INFO  : Disconnected from the channel tcfchan#6.
18:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:14:41 INFO  : 'jtag frequency' command is executed.
18:14:41 INFO  : Context for 'APU' is selected.
18:14:41 INFO  : System reset is completed.
18:14:44 INFO  : 'after 3000' command is executed.
18:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:14:46 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:14:46 INFO  : Context for 'APU' is selected.
18:14:46 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:46 INFO  : Context for 'APU' is selected.
18:14:46 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:14:47 INFO  : 'ps7_init' command is executed.
18:14:47 INFO  : 'ps7_post_config' command is executed.
18:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:47 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:47 INFO  : 'con' command is executed.
18:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:47 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:15:00 INFO  : Disconnected from the channel tcfchan#8.
18:15:59 DEBUG : Logs will be stored at '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/IDE.log'.
18:16:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/temp_xsdb_launch_script.tcl
18:16:02 INFO  : Platform repository initialization has completed.
18:16:03 INFO  : Registering command handlers for Vitis TCF services
18:16:03 INFO  : XSCT server has started successfully.
18:16:03 INFO  : plnx-install-location is set to ''
18:16:03 INFO  : Successfully done setting XSCT server connection channel  
18:16:03 INFO  : Successfully done query RDI_DATADIR 
18:16:03 INFO  : Successfully done setting workspace for the tool. 
18:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:17:03 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:17:13 INFO  : 'jtag frequency' command is executed.
18:17:13 INFO  : Context for 'APU' is selected.
18:17:13 INFO  : System reset is completed.
18:17:16 INFO  : 'after 3000' command is executed.
18:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:17:18 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:17:18 INFO  : Context for 'APU' is selected.
18:17:18 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:18 INFO  : Context for 'APU' is selected.
18:17:18 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:17:19 INFO  : 'ps7_init' command is executed.
18:17:19 INFO  : 'ps7_post_config' command is executed.
18:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:19 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:19 INFO  : 'con' command is executed.
18:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:19 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:17:34 INFO  : Disconnected from the channel tcfchan#1.
18:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:17:56 INFO  : 'jtag frequency' command is executed.
18:17:56 INFO  : Context for 'APU' is selected.
18:17:56 INFO  : System reset is completed.
18:17:59 INFO  : 'after 3000' command is executed.
18:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:18:01 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:18:01 INFO  : Context for 'APU' is selected.
18:18:03 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:03 INFO  : Context for 'APU' is selected.
18:18:03 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:18:04 INFO  : 'ps7_init' command is executed.
18:18:04 INFO  : 'ps7_post_config' command is executed.
18:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:04 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:04 INFO  : 'con' command is executed.
18:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:04 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:19:00 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:19:19 INFO  : Disconnected from the channel tcfchan#2.
18:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:19:21 INFO  : 'jtag frequency' command is executed.
18:19:21 INFO  : Context for 'APU' is selected.
18:19:21 INFO  : System reset is completed.
18:19:24 INFO  : 'after 3000' command is executed.
18:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:19:26 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:19:26 INFO  : Context for 'APU' is selected.
18:19:28 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:28 INFO  : Context for 'APU' is selected.
18:19:28 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:19:29 INFO  : 'ps7_init' command is executed.
18:19:29 INFO  : 'ps7_post_config' command is executed.
18:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:29 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:29 INFO  : 'con' command is executed.
18:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:29 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:21:35 INFO  : Disconnected from the channel tcfchan#3.
18:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:21:36 INFO  : 'jtag frequency' command is executed.
18:21:36 INFO  : Context for 'APU' is selected.
18:21:37 INFO  : System reset is completed.
18:21:40 INFO  : 'after 3000' command is executed.
18:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:21:42 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:21:42 INFO  : Context for 'APU' is selected.
18:21:45 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:45 INFO  : Context for 'APU' is selected.
18:21:45 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:21:45 INFO  : 'ps7_init' command is executed.
18:21:45 INFO  : 'ps7_post_config' command is executed.
18:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:45 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:45 INFO  : 'con' command is executed.
18:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:45 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:21:59 INFO  : Disconnected from the channel tcfchan#4.
18:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:22:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:22:16 INFO  : 'jtag frequency' command is executed.
18:22:16 INFO  : Context for 'APU' is selected.
18:22:16 INFO  : System reset is completed.
18:22:19 INFO  : 'after 3000' command is executed.
18:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:22:22 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:22:22 INFO  : Context for 'APU' is selected.
18:22:22 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:22 INFO  : Context for 'APU' is selected.
18:22:22 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:22:22 INFO  : 'ps7_init' command is executed.
18:22:22 INFO  : 'ps7_post_config' command is executed.
18:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:23 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:23 INFO  : 'con' command is executed.
18:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:23 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:24:08 INFO  : Disconnected from the channel tcfchan#5.
18:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:24:09 INFO  : 'jtag frequency' command is executed.
18:24:09 INFO  : Context for 'APU' is selected.
18:24:09 INFO  : System reset is completed.
18:24:12 INFO  : 'after 3000' command is executed.
18:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:24:14 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:24:15 INFO  : 'ps7_init' command is executed.
18:24:15 INFO  : 'ps7_post_config' command is executed.
18:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:15 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:15 INFO  : 'con' command is executed.
18:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:15 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:24:28 INFO  : Result from executing command 'getProjects': mio_gpio_wrapper
18:24:28 INFO  : Result from executing command 'getPlatforms': mio_gpio_wrapper|/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/mio_gpio_wrapper.xpfm
18:24:31 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:24:45 INFO  : Disconnected from the channel tcfchan#6.
18:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:24:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:25:02 INFO  : 'jtag frequency' command is executed.
18:25:02 INFO  : Context for 'APU' is selected.
18:25:02 INFO  : System reset is completed.
18:25:05 INFO  : 'after 3000' command is executed.
18:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:25:07 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:25:07 INFO  : Context for 'APU' is selected.
18:25:07 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:25:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:07 INFO  : Context for 'APU' is selected.
18:25:07 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:25:07 INFO  : 'ps7_init' command is executed.
18:25:07 INFO  : 'ps7_post_config' command is executed.
18:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:08 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:08 INFO  : 'con' command is executed.
18:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:08 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:25:25 INFO  : Checking for BSP changes to sync application flags for project 'mio_gpio'...
18:25:36 INFO  : Disconnected from the channel tcfchan#8.
18:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:25:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
18:25:52 INFO  : 'jtag frequency' command is executed.
18:25:52 INFO  : Context for 'APU' is selected.
18:25:52 INFO  : System reset is completed.
18:25:55 INFO  : 'after 3000' command is executed.
18:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
18:25:57 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit"
18:25:57 INFO  : Context for 'APU' is selected.
18:25:57 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa'.
18:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:57 INFO  : Context for 'APU' is selected.
18:25:57 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl' is done.
18:25:57 INFO  : 'ps7_init' command is executed.
18:25:58 INFO  : 'ps7_post_config' command is executed.
18:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:58 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/bitstream/mio_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_wrapper/export/mio_gpio_wrapper/hw/mio_gpio_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio/Debug/mio_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:58 INFO  : 'con' command is executed.
18:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:58 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_gpio/mio_gpio_vitis/mio_gpio_system/_ide/scripts/debugger_mio_gpio-default.tcl'
18:28:56 INFO  : Disconnected from the channel tcfchan#9.
