<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>
defines: 
time_elapsed: 1.244s
ram usage: 38828 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp988t_avx/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:28</a>: No timescale set for &#34;sparc_ffu_vis&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:28</a>: Compile module &#34;work@sparc_ffu_vis&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:30</a>: Implicit port type (wire) for &#34;vis_dp_rd_data&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:28</a>: Top level module &#34;work@sparc_ffu_vis&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::sparc_ffu_part_add32&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::sparc_ffu_part_add32&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::dp_buffer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::dp_buffer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::mux4ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::dp_mux2es&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::mux3ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::mux4ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>: Cannot find a module definition for &#34;work@sparc_ffu_vis::mux3ds&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 9.

[WRN:EL0512] Nb undefined modules: 5.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp988t_avx/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_ffu_vis
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp988t_avx/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp988t_avx/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_ffu_vis)
 |vpiName:work@sparc_ffu_vis
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_ffu_vis
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sparc_ffu_vis, file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28, parent:work@sparc_ffu_vis
   |vpiDefName:work@sparc_ffu_vis
   |vpiFullName:work@sparc_ffu_vis
   |vpiPort:
   \_port: (vis_dp_rd_data), line:30
     |vpiName:vis_dp_rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vis_dp_rd_data), line:30
         |vpiName:vis_dp_rd_data
         |vpiFullName:work@sparc_ffu_vis.vis_dp_rd_data
   |vpiPort:
   \_port: (dp_vis_rs1_data), line:32
     |vpiName:dp_vis_rs1_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dp_vis_rs1_data), line:32
         |vpiName:dp_vis_rs1_data
         |vpiFullName:work@sparc_ffu_vis.dp_vis_rs1_data
   |vpiPort:
   \_port: (dp_vis_rs2_data), line:32
     |vpiName:dp_vis_rs2_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dp_vis_rs2_data), line:32
         |vpiName:dp_vis_rs2_data
         |vpiFullName:work@sparc_ffu_vis.dp_vis_rs2_data
   |vpiPort:
   \_port: (ctl_vis_sel_add), line:32
     |vpiName:ctl_vis_sel_add
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_add), line:32
         |vpiName:ctl_vis_sel_add
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_add
   |vpiPort:
   \_port: (ctl_vis_sel_log), line:33
     |vpiName:ctl_vis_sel_log
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_log), line:33
         |vpiName:ctl_vis_sel_log
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_log
   |vpiPort:
   \_port: (ctl_vis_sel_align), line:33
     |vpiName:ctl_vis_sel_align
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_align), line:33
         |vpiName:ctl_vis_sel_align
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_align
   |vpiPort:
   \_port: (ctl_vis_add32), line:33
     |vpiName:ctl_vis_add32
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_add32), line:33
         |vpiName:ctl_vis_add32
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_add32
   |vpiPort:
   \_port: (ctl_vis_subtract), line:34
     |vpiName:ctl_vis_subtract
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_subtract), line:34
         |vpiName:ctl_vis_subtract
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_subtract
   |vpiPort:
   \_port: (ctl_vis_cin), line:34
     |vpiName:ctl_vis_cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_cin), line:34
         |vpiName:ctl_vis_cin
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_cin
   |vpiPort:
   \_port: (ctl_vis_align0), line:34
     |vpiName:ctl_vis_align0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align0), line:34
         |vpiName:ctl_vis_align0
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align0
   |vpiPort:
   \_port: (ctl_vis_align2), line:34
     |vpiName:ctl_vis_align2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align2), line:34
         |vpiName:ctl_vis_align2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align2
   |vpiPort:
   \_port: (ctl_vis_align4), line:35
     |vpiName:ctl_vis_align4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align4), line:35
         |vpiName:ctl_vis_align4
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align4
   |vpiPort:
   \_port: (ctl_vis_align6), line:35
     |vpiName:ctl_vis_align6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align6), line:35
         |vpiName:ctl_vis_align6
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align6
   |vpiPort:
   \_port: (ctl_vis_align_odd), line:35
     |vpiName:ctl_vis_align_odd
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align_odd), line:35
         |vpiName:ctl_vis_align_odd
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align_odd
   |vpiPort:
   \_port: (ctl_vis_log_sel_pass), line:36
     |vpiName:ctl_vis_log_sel_pass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_pass), line:36
         |vpiName:ctl_vis_log_sel_pass
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_pass
   |vpiPort:
   \_port: (ctl_vis_log_sel_nand), line:36
     |vpiName:ctl_vis_log_sel_nand
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_nand), line:36
         |vpiName:ctl_vis_log_sel_nand
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_nand
   |vpiPort:
   \_port: (ctl_vis_log_sel_nor), line:36
     |vpiName:ctl_vis_log_sel_nor
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_nor), line:36
         |vpiName:ctl_vis_log_sel_nor
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_nor
   |vpiPort:
   \_port: (ctl_vis_log_sel_xor), line:37
     |vpiName:ctl_vis_log_sel_xor
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_xor), line:37
         |vpiName:ctl_vis_log_sel_xor
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_xor
   |vpiPort:
   \_port: (ctl_vis_log_invert_rs1), line:37
     |vpiName:ctl_vis_log_invert_rs1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_invert_rs1), line:37
         |vpiName:ctl_vis_log_invert_rs1
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs1
   |vpiPort:
   \_port: (ctl_vis_log_invert_rs2), line:38
     |vpiName:ctl_vis_log_invert_rs2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_invert_rs2), line:38
         |vpiName:ctl_vis_log_invert_rs2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs2
   |vpiPort:
   \_port: (ctl_vis_log_constant), line:38
     |vpiName:ctl_vis_log_constant
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_constant), line:38
         |vpiName:ctl_vis_log_constant
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_constant
   |vpiPort:
   \_port: (ctl_vis_log_pass_const), line:39
     |vpiName:ctl_vis_log_pass_const
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_const), line:39
         |vpiName:ctl_vis_log_pass_const
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_const
   |vpiPort:
   \_port: (ctl_vis_log_pass_rs1), line:39
     |vpiName:ctl_vis_log_pass_rs1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_rs1), line:39
         |vpiName:ctl_vis_log_pass_rs1
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_rs1
   |vpiPort:
   \_port: (ctl_vis_log_pass_rs2), line:40
     |vpiName:ctl_vis_log_pass_rs2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_rs2), line:40
         |vpiName:ctl_vis_log_pass_rs2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_rs2
   |vpiContAssign:
   \_cont_assign: , line:91
     |vpiRhs:
     \_part_select: , line:91, parent:dp_vis_rs1_data
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (dp_vis_rs1_data)
       |vpiLeftRange:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:91, parent:add_in_rs1
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (add_in_rs1)
       |vpiLeftRange:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:92
     |vpiRhs:
     \_operation: , line:92
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:92, parent:dp_vis_rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dp_vis_rs2_data)
         |vpiLeftRange:
         \_constant: , line:92
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:92
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:92
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:92
           |vpiConstType:7
           |vpiDecompile:64
           |vpiSize:32
           |INT:64
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (ctl_vis_subtract), line:92
             |vpiName:ctl_vis_subtract
             |vpiFullName:work@sparc_ffu_vis.ctl_vis_subtract
     |vpiLhs:
     \_part_select: , line:92, parent:add_in_rs2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (add_in_rs2)
       |vpiLeftRange:
       \_constant: , line:92
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:92
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:136
     |vpiRhs:
     \_operation: , line:136
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:136, parent:dp_vis_rs1_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dp_vis_rs1_data)
         |vpiLeftRange:
         \_constant: , line:136
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:136
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:136
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:136
           |vpiConstType:7
           |vpiDecompile:64
           |vpiSize:32
           |INT:64
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (ctl_vis_log_invert_rs1), line:136
             |vpiName:ctl_vis_log_invert_rs1
             |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs1
     |vpiLhs:
     \_part_select: , line:136, parent:logic_rs1
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (logic_rs1)
       |vpiLeftRange:
       \_constant: , line:136
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:136
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:137
     |vpiRhs:
     \_operation: , line:137
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:137, parent:dp_vis_rs2_data
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dp_vis_rs2_data)
         |vpiLeftRange:
         \_constant: , line:137
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:137
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:137
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:137
           |vpiConstType:7
           |vpiDecompile:64
           |vpiSize:32
           |INT:64
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (ctl_vis_log_invert_rs2), line:137
             |vpiName:ctl_vis_log_invert_rs2
             |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs2
     |vpiLhs:
     \_part_select: , line:137, parent:logic_rs2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (logic_rs2)
       |vpiLeftRange:
       \_constant: , line:137
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:137
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:140
     |vpiRhs:
     \_operation: , line:140
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:140
         |vpiOpType:29
         |vpiOperand:
         \_part_select: , line:140, parent:logic_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (logic_rs1)
           |vpiLeftRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:140, parent:logic_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (logic_rs2)
           |vpiLeftRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_part_select: , line:140, parent:logic_nor
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (logic_nor)
       |vpiLeftRange:
       \_constant: , line:140
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:140
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:141
     |vpiRhs:
     \_operation: , line:141
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:141
         |vpiOpType:28
         |vpiOperand:
         \_part_select: , line:141, parent:logic_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (logic_rs1)
           |vpiLeftRange:
           \_constant: , line:141
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:141
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:141, parent:logic_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (logic_rs2)
           |vpiLeftRange:
           \_constant: , line:141
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:141
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_part_select: , line:141, parent:logic_nand
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (logic_nand)
       |vpiLeftRange:
       \_constant: , line:141
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:141
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:142
     |vpiRhs:
     \_operation: , line:142
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:142, parent:logic_rs1
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (logic_rs1)
         |vpiLeftRange:
         \_constant: , line:142
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:142
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:142, parent:logic_rs2
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (logic_rs2)
         |vpiLeftRange:
         \_constant: , line:142
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:142
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_part_select: , line:142, parent:logic_xor
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (logic_xor)
       |vpiLeftRange:
       \_constant: , line:142
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:142
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (align_data1), line:69
     |vpiName:align_data1
     |vpiFullName:work@sparc_ffu_vis.align_data1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (align_rs1), line:70
     |vpiName:align_rs1
     |vpiFullName:work@sparc_ffu_vis.align_rs1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (align_rs2), line:71
     |vpiName:align_rs2
     |vpiFullName:work@sparc_ffu_vis.align_rs2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (add_out), line:73
     |vpiName:add_out
     |vpiFullName:work@sparc_ffu_vis.add_out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (log_out), line:74
     |vpiName:log_out
     |vpiFullName:work@sparc_ffu_vis.log_out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (align_out), line:75
     |vpiName:align_out
     |vpiFullName:work@sparc_ffu_vis.align_out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (add_in_rs1), line:76
     |vpiName:add_in_rs1
     |vpiFullName:work@sparc_ffu_vis.add_in_rs1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (add_in_rs2), line:77
     |vpiName:add_in_rs2
     |vpiFullName:work@sparc_ffu_vis.add_in_rs2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_nor), line:79
     |vpiName:logic_nor
     |vpiFullName:work@sparc_ffu_vis.logic_nor
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_pass), line:80
     |vpiName:logic_pass
     |vpiFullName:work@sparc_ffu_vis.logic_pass
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_xor), line:81
     |vpiName:logic_xor
     |vpiFullName:work@sparc_ffu_vis.logic_xor
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_nand), line:82
     |vpiName:logic_nand
     |vpiFullName:work@sparc_ffu_vis.logic_nand
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_rs1), line:83
     |vpiName:logic_rs1
     |vpiFullName:work@sparc_ffu_vis.logic_rs1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (logic_rs2), line:84
     |vpiName:logic_rs2
     |vpiFullName:work@sparc_ffu_vis.logic_rs2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vis_dp_rd_data), line:30
   |vpiNet:
   \_logic_net: (dp_vis_rs1_data), line:32
   |vpiNet:
   \_logic_net: (dp_vis_rs2_data), line:32
   |vpiNet:
   \_logic_net: (ctl_vis_sel_add), line:32
   |vpiNet:
   \_logic_net: (ctl_vis_sel_log), line:33
   |vpiNet:
   \_logic_net: (ctl_vis_sel_align), line:33
   |vpiNet:
   \_logic_net: (ctl_vis_add32), line:33
   |vpiNet:
   \_logic_net: (ctl_vis_subtract), line:34
   |vpiNet:
   \_logic_net: (ctl_vis_cin), line:34
   |vpiNet:
   \_logic_net: (ctl_vis_align0), line:34
   |vpiNet:
   \_logic_net: (ctl_vis_align2), line:34
   |vpiNet:
   \_logic_net: (ctl_vis_align4), line:35
   |vpiNet:
   \_logic_net: (ctl_vis_align6), line:35
   |vpiNet:
   \_logic_net: (ctl_vis_align_odd), line:35
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_pass), line:36
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_nand), line:36
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_nor), line:36
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_xor), line:37
   |vpiNet:
   \_logic_net: (ctl_vis_log_invert_rs1), line:37
   |vpiNet:
   \_logic_net: (ctl_vis_log_invert_rs2), line:38
   |vpiNet:
   \_logic_net: (ctl_vis_log_constant), line:38
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_const), line:39
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_rs1), line:39
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_rs2), line:40
 |uhdmtopModules:
 \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiDefName:work@sparc_ffu_vis
   |vpiName:work@sparc_ffu_vis
   |vpiPort:
   \_port: (vis_dp_rd_data), line:30, parent:work@sparc_ffu_vis
     |vpiName:vis_dp_rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vis_dp_rd_data), line:30, parent:work@sparc_ffu_vis
         |vpiName:vis_dp_rd_data
         |vpiFullName:work@sparc_ffu_vis.vis_dp_rd_data
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dp_vis_rs1_data), line:32, parent:work@sparc_ffu_vis
     |vpiName:dp_vis_rs1_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dp_vis_rs1_data), line:32, parent:work@sparc_ffu_vis
         |vpiName:dp_vis_rs1_data
         |vpiFullName:work@sparc_ffu_vis.dp_vis_rs1_data
         |vpiRange:
         \_range: , line:43
           |vpiLeftRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dp_vis_rs2_data), line:32, parent:work@sparc_ffu_vis
     |vpiName:dp_vis_rs2_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dp_vis_rs2_data), line:32, parent:work@sparc_ffu_vis
         |vpiName:dp_vis_rs2_data
         |vpiFullName:work@sparc_ffu_vis.dp_vis_rs2_data
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctl_vis_sel_add), line:32, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_sel_add
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_add), line:32, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_sel_add
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_add
   |vpiPort:
   \_port: (ctl_vis_sel_log), line:33, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_sel_log
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_log), line:33, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_sel_log
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_log
   |vpiPort:
   \_port: (ctl_vis_sel_align), line:33, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_sel_align
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_sel_align), line:33, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_sel_align
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_sel_align
   |vpiPort:
   \_port: (ctl_vis_add32), line:33, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_add32
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_add32), line:33, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_add32
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_add32
   |vpiPort:
   \_port: (ctl_vis_subtract), line:34, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_subtract
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_subtract), line:34, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_subtract
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_subtract
   |vpiPort:
   \_port: (ctl_vis_cin), line:34, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_cin), line:34, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_cin
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_cin
   |vpiPort:
   \_port: (ctl_vis_align0), line:34, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_align0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align0), line:34, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_align0
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align0
   |vpiPort:
   \_port: (ctl_vis_align2), line:34, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_align2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align2), line:34, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_align2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align2
   |vpiPort:
   \_port: (ctl_vis_align4), line:35, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_align4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align4), line:35, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_align4
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align4
   |vpiPort:
   \_port: (ctl_vis_align6), line:35, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_align6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align6), line:35, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_align6
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align6
   |vpiPort:
   \_port: (ctl_vis_align_odd), line:35, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_align_odd
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_align_odd), line:35, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_align_odd
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_align_odd
   |vpiPort:
   \_port: (ctl_vis_log_sel_pass), line:36, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_sel_pass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_pass), line:36, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_sel_pass
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_pass
   |vpiPort:
   \_port: (ctl_vis_log_sel_nand), line:36, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_sel_nand
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_nand), line:36, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_sel_nand
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_nand
   |vpiPort:
   \_port: (ctl_vis_log_sel_nor), line:36, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_sel_nor
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_nor), line:36, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_sel_nor
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_nor
   |vpiPort:
   \_port: (ctl_vis_log_sel_xor), line:37, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_sel_xor
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_sel_xor), line:37, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_sel_xor
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_sel_xor
   |vpiPort:
   \_port: (ctl_vis_log_invert_rs1), line:37, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_invert_rs1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_invert_rs1), line:37, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_invert_rs1
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs1
   |vpiPort:
   \_port: (ctl_vis_log_invert_rs2), line:38, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_invert_rs2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_invert_rs2), line:38, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_invert_rs2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_invert_rs2
   |vpiPort:
   \_port: (ctl_vis_log_constant), line:38, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_constant
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_constant), line:38, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_constant
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_constant
   |vpiPort:
   \_port: (ctl_vis_log_pass_const), line:39, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_pass_const
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_const), line:39, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_pass_const
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_const
   |vpiPort:
   \_port: (ctl_vis_log_pass_rs1), line:39, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_pass_rs1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_rs1), line:39, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_pass_rs1
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_rs1
   |vpiPort:
   \_port: (ctl_vis_log_pass_rs2), line:40, parent:work@sparc_ffu_vis
     |vpiName:ctl_vis_log_pass_rs2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctl_vis_log_pass_rs2), line:40, parent:work@sparc_ffu_vis
         |vpiName:ctl_vis_log_pass_rs2
         |vpiFullName:work@sparc_ffu_vis.ctl_vis_log_pass_rs2
   |vpiModule:
   \_module: work@sparc_ffu_vis::sparc_ffu_part_add32 (part_adder_hi), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:93, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::sparc_ffu_part_add32
     |vpiName:part_adder_hi
     |vpiFullName:work@sparc_ffu_vis.part_adder_hi
     |vpiPort:
     \_port: (z), parent:part_adder_hi
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (add_out), line:93
         |vpiName:add_out
         |vpiActual:
         \_logic_net: (add_out), line:73, parent:work@sparc_ffu_vis
           |vpiName:add_out
           |vpiFullName:work@sparc_ffu_vis.add_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:73
             |vpiLeftRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (add32), parent:part_adder_hi
       |vpiName:add32
       |vpiHighConn:
       \_ref_obj: (ctl_vis_add32), line:94
         |vpiName:ctl_vis_add32
         |vpiActual:
         \_logic_net: (ctl_vis_add32), line:33, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (a), parent:part_adder_hi
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (add_in_rs1), line:95
         |vpiName:add_in_rs1
         |vpiActual:
         \_logic_net: (add_in_rs1), line:76, parent:work@sparc_ffu_vis
           |vpiName:add_in_rs1
           |vpiFullName:work@sparc_ffu_vis.add_in_rs1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:76
             |vpiLeftRange:
             \_constant: , line:76
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:76
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), parent:part_adder_hi
       |vpiName:b
       |vpiHighConn:
       \_ref_obj: (add_in_rs2), line:96
         |vpiName:add_in_rs2
         |vpiActual:
         \_logic_net: (add_in_rs2), line:77, parent:work@sparc_ffu_vis
           |vpiName:add_in_rs2
           |vpiFullName:work@sparc_ffu_vis.add_in_rs2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:77
             |vpiLeftRange:
             \_constant: , line:77
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:77
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (cin), parent:part_adder_hi
       |vpiName:cin
       |vpiHighConn:
       \_ref_obj: (ctl_vis_cin), line:97
         |vpiName:ctl_vis_cin
         |vpiActual:
         \_logic_net: (ctl_vis_cin), line:34, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::sparc_ffu_part_add32 (part_adder_lo), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:98, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::sparc_ffu_part_add32
     |vpiName:part_adder_lo
     |vpiFullName:work@sparc_ffu_vis.part_adder_lo
     |vpiPort:
     \_port: (z), parent:part_adder_lo
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (add_out), line:98
         |vpiName:add_out
         |vpiActual:
         \_logic_net: (add_out), line:73, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (add32), parent:part_adder_lo
       |vpiName:add32
       |vpiHighConn:
       \_ref_obj: (ctl_vis_add32), line:99
         |vpiName:ctl_vis_add32
         |vpiActual:
         \_logic_net: (ctl_vis_add32), line:33, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (a), parent:part_adder_lo
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (add_in_rs1), line:100
         |vpiName:add_in_rs1
         |vpiActual:
         \_logic_net: (add_in_rs1), line:76, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (b), parent:part_adder_lo
       |vpiName:b
       |vpiHighConn:
       \_ref_obj: (add_in_rs2), line:101
         |vpiName:add_in_rs2
         |vpiActual:
         \_logic_net: (add_in_rs2), line:77, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (cin), parent:part_adder_lo
       |vpiName:cin
       |vpiHighConn:
       \_ref_obj: (ctl_vis_cin), line:102
         |vpiName:ctl_vis_cin
         |vpiActual:
         \_logic_net: (ctl_vis_cin), line:34, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::dp_buffer (align_rs1_buf), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:111, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::dp_buffer
     |vpiName:align_rs1_buf
     |vpiFullName:work@sparc_ffu_vis.align_rs1_buf
     |vpiPort:
     \_port: (dout), parent:align_rs1_buf
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (align_rs1), line:111
         |vpiName:align_rs1
         |vpiActual:
         \_logic_net: (align_rs1), line:70, parent:work@sparc_ffu_vis
           |vpiName:align_rs1
           |vpiFullName:work@sparc_ffu_vis.align_rs1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:70
             |vpiLeftRange:
             \_constant: , line:70
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:70
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), parent:align_rs1_buf
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (dp_vis_rs1_data), line:111
         |vpiName:dp_vis_rs1_data
         |vpiActual:
         \_logic_net: (dp_vis_rs1_data), line:32, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::dp_buffer (align_rs2_buf), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:112, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::dp_buffer
     |vpiName:align_rs2_buf
     |vpiFullName:work@sparc_ffu_vis.align_rs2_buf
     |vpiPort:
     \_port: (dout), parent:align_rs2_buf
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (align_rs2), line:112
         |vpiName:align_rs2
         |vpiActual:
         \_logic_net: (align_rs2), line:71, parent:work@sparc_ffu_vis
           |vpiName:align_rs2
           |vpiFullName:work@sparc_ffu_vis.align_rs2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:71
             |vpiLeftRange:
             \_constant: , line:71
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:71
               |vpiConstType:7
               |vpiDecompile:8
               |vpiSize:32
               |INT:8
     |vpiPort:
     \_port: (in), parent:align_rs2_buf
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (dp_vis_rs2_data), line:112
         |vpiName:dp_vis_rs2_data
         |vpiActual:
         \_logic_net: (dp_vis_rs2_data), line:32, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::mux4ds (falign_mux1), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:113, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::mux4ds
     |vpiName:falign_mux1
     |vpiFullName:work@sparc_ffu_vis.falign_mux1
     |vpiPort:
     \_port: (dout), parent:falign_mux1
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (align_data1), line:113
         |vpiName:align_data1
         |vpiActual:
         \_logic_net: (align_data1), line:69, parent:work@sparc_ffu_vis
           |vpiName:align_data1
           |vpiFullName:work@sparc_ffu_vis.align_data1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:69
             |vpiLeftRange:
             \_constant: , line:69
               |vpiConstType:7
               |vpiDecompile:71
               |vpiSize:32
               |INT:71
             |vpiRightRange:
             \_constant: , line:69
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:falign_mux1
       |vpiName:in0
       |vpiHighConn:
       \_operation: , line:114
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:114, parent:align_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs1)
           |vpiLeftRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:114, parent:align_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs2)
           |vpiLeftRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:56
             |vpiSize:32
             |INT:56
     |vpiPort:
     \_port: (in1), parent:falign_mux1
       |vpiName:in1
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:115, parent:align_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs1)
           |vpiLeftRange:
           \_constant: , line:115
             |vpiConstType:7
             |vpiDecompile:47
             |vpiSize:32
             |INT:47
           |vpiRightRange:
           \_constant: , line:115
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:115, parent:align_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs2)
           |vpiLeftRange:
           \_constant: , line:115
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:115
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
     |vpiPort:
     \_port: (in2), parent:falign_mux1
       |vpiName:in2
       |vpiHighConn:
       \_operation: , line:116
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:116, parent:align_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs1)
           |vpiLeftRange:
           \_constant: , line:116
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:116
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:116, parent:align_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs2)
           |vpiLeftRange:
           \_constant: , line:116
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:116
             |vpiConstType:7
             |vpiDecompile:24
             |vpiSize:32
             |INT:24
     |vpiPort:
     \_port: (in3), parent:falign_mux1
       |vpiName:in3
       |vpiHighConn:
       \_operation: , line:117
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:117, parent:align_rs1
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs1)
           |vpiLeftRange:
           \_constant: , line:117
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:117
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:117, parent:align_rs2
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (align_rs2)
           |vpiLeftRange:
           \_constant: , line:117
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:117
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
     |vpiPort:
     \_port: (sel0), parent:falign_mux1
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (ctl_vis_align0), line:118
         |vpiName:ctl_vis_align0
         |vpiActual:
         \_logic_net: (ctl_vis_align0), line:34, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel1), parent:falign_mux1
       |vpiName:sel1
       |vpiHighConn:
       \_ref_obj: (ctl_vis_align2), line:119
         |vpiName:ctl_vis_align2
         |vpiActual:
         \_logic_net: (ctl_vis_align2), line:34, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel2), parent:falign_mux1
       |vpiName:sel2
       |vpiHighConn:
       \_ref_obj: (ctl_vis_align4), line:120
         |vpiName:ctl_vis_align4
         |vpiActual:
         \_logic_net: (ctl_vis_align4), line:35, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel3), parent:falign_mux1
       |vpiName:sel3
       |vpiHighConn:
       \_ref_obj: (ctl_vis_align6), line:121
         |vpiName:ctl_vis_align6
         |vpiActual:
         \_logic_net: (ctl_vis_align6), line:35, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::dp_mux2es (falign_mux2), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:122, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::dp_mux2es
     |vpiName:falign_mux2
     |vpiFullName:work@sparc_ffu_vis.falign_mux2
     |vpiPort:
     \_port: (dout), parent:falign_mux2
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (align_out), line:122
         |vpiName:align_out
         |vpiActual:
         \_logic_net: (align_out), line:75, parent:work@sparc_ffu_vis
           |vpiName:align_out
           |vpiFullName:work@sparc_ffu_vis.align_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:75
             |vpiLeftRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:falign_mux2
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (align_data1), line:123
         |vpiName:align_data1
         |vpiActual:
         \_logic_net: (align_data1), line:69, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (in1), parent:falign_mux2
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (align_data1), line:124
         |vpiName:align_data1
         |vpiActual:
         \_logic_net: (align_data1), line:69, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel), parent:falign_mux2
       |vpiName:sel
       |vpiHighConn:
       \_ref_obj: (ctl_vis_align_odd), line:125
         |vpiName:ctl_vis_align_odd
         |vpiActual:
         \_logic_net: (ctl_vis_align_odd), line:35, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::mux3ds (pass_mux), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:145, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::mux3ds
     |vpiName:pass_mux
     |vpiFullName:work@sparc_ffu_vis.pass_mux
     |vpiPort:
     \_port: (dout), parent:pass_mux
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (logic_pass), line:145
         |vpiName:logic_pass
         |vpiActual:
         \_logic_net: (logic_pass), line:80, parent:work@sparc_ffu_vis
           |vpiName:logic_pass
           |vpiFullName:work@sparc_ffu_vis.logic_pass
           |vpiNetType:1
           |vpiRange:
           \_range: , line:80
             |vpiLeftRange:
             \_constant: , line:80
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:80
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:pass_mux
       |vpiName:in0
       |vpiHighConn:
       \_operation: , line:146
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:146
           |vpiConstType:7
           |vpiDecompile:64
           |vpiSize:32
           |INT:64
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (ctl_vis_log_constant), line:146
             |vpiName:ctl_vis_log_constant
     |vpiPort:
     \_port: (in1), parent:pass_mux
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (logic_rs1), line:147
         |vpiName:logic_rs1
         |vpiActual:
         \_logic_net: (logic_rs1), line:83, parent:work@sparc_ffu_vis
           |vpiName:logic_rs1
           |vpiFullName:work@sparc_ffu_vis.logic_rs1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:83
             |vpiLeftRange:
             \_constant: , line:83
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:83
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in2), parent:pass_mux
       |vpiName:in2
       |vpiHighConn:
       \_ref_obj: (logic_rs2), line:148
         |vpiName:logic_rs2
         |vpiActual:
         \_logic_net: (logic_rs2), line:84, parent:work@sparc_ffu_vis
           |vpiName:logic_rs2
           |vpiFullName:work@sparc_ffu_vis.logic_rs2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:84
             |vpiLeftRange:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (sel0), parent:pass_mux
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_pass_const), line:149
         |vpiName:ctl_vis_log_pass_const
         |vpiActual:
         \_logic_net: (ctl_vis_log_pass_const), line:39, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel1), parent:pass_mux
       |vpiName:sel1
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_pass_rs1), line:150
         |vpiName:ctl_vis_log_pass_rs1
         |vpiActual:
         \_logic_net: (ctl_vis_log_pass_rs1), line:39, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel2), parent:pass_mux
       |vpiName:sel2
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_pass_rs2), line:151
         |vpiName:ctl_vis_log_pass_rs2
         |vpiActual:
         \_logic_net: (ctl_vis_log_pass_rs2), line:40, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::mux4ds (logic_mux), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:154, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::mux4ds
     |vpiName:logic_mux
     |vpiFullName:work@sparc_ffu_vis.logic_mux
     |vpiPort:
     \_port: (dout), parent:logic_mux
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (log_out), line:154
         |vpiName:log_out
         |vpiActual:
         \_logic_net: (log_out), line:74, parent:work@sparc_ffu_vis
           |vpiName:log_out
           |vpiFullName:work@sparc_ffu_vis.log_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:logic_mux
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (logic_nor), line:155
         |vpiName:logic_nor
         |vpiActual:
         \_logic_net: (logic_nor), line:79, parent:work@sparc_ffu_vis
           |vpiName:logic_nor
           |vpiFullName:work@sparc_ffu_vis.logic_nor
           |vpiNetType:1
           |vpiRange:
           \_range: , line:79
             |vpiLeftRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in1), parent:logic_mux
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (logic_nand), line:156
         |vpiName:logic_nand
         |vpiActual:
         \_logic_net: (logic_nand), line:82, parent:work@sparc_ffu_vis
           |vpiName:logic_nand
           |vpiFullName:work@sparc_ffu_vis.logic_nand
           |vpiNetType:1
           |vpiRange:
           \_range: , line:82
             |vpiLeftRange:
             \_constant: , line:82
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:82
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in2), parent:logic_mux
       |vpiName:in2
       |vpiHighConn:
       \_ref_obj: (logic_xor), line:157
         |vpiName:logic_xor
         |vpiActual:
         \_logic_net: (logic_xor), line:81, parent:work@sparc_ffu_vis
           |vpiName:logic_xor
           |vpiFullName:work@sparc_ffu_vis.logic_xor
           |vpiNetType:1
           |vpiRange:
           \_range: , line:81
             |vpiLeftRange:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in3), parent:logic_mux
       |vpiName:in3
       |vpiHighConn:
       \_ref_obj: (logic_pass), line:158
         |vpiName:logic_pass
         |vpiActual:
         \_logic_net: (logic_pass), line:80, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel0), parent:logic_mux
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_sel_nor), line:159
         |vpiName:ctl_vis_log_sel_nor
         |vpiActual:
         \_logic_net: (ctl_vis_log_sel_nor), line:36, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel1), parent:logic_mux
       |vpiName:sel1
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_sel_nand), line:160
         |vpiName:ctl_vis_log_sel_nand
         |vpiActual:
         \_logic_net: (ctl_vis_log_sel_nand), line:36, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel2), parent:logic_mux
       |vpiName:sel2
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_sel_xor), line:161
         |vpiName:ctl_vis_log_sel_xor
         |vpiActual:
         \_logic_net: (ctl_vis_log_sel_xor), line:37, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel3), parent:logic_mux
       |vpiName:sel3
       |vpiHighConn:
       \_ref_obj: (ctl_vis_log_sel_pass), line:162
         |vpiName:ctl_vis_log_sel_pass
         |vpiActual:
         \_logic_net: (ctl_vis_log_sel_pass), line:36, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiModule:
   \_module: work@sparc_ffu_vis::mux3ds (output_mux), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:169, parent:work@sparc_ffu_vis
     |vpiDefName:work@sparc_ffu_vis::mux3ds
     |vpiName:output_mux
     |vpiFullName:work@sparc_ffu_vis.output_mux
     |vpiPort:
     \_port: (dout), parent:output_mux
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (vis_dp_rd_data), line:169
         |vpiName:vis_dp_rd_data
         |vpiActual:
         \_logic_net: (vis_dp_rd_data), line:30, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (in0), parent:output_mux
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (add_out), line:170
         |vpiName:add_out
         |vpiActual:
         \_logic_net: (add_out), line:73, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (in1), parent:output_mux
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (log_out), line:171
         |vpiName:log_out
         |vpiActual:
         \_logic_net: (log_out), line:74, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (in2), parent:output_mux
       |vpiName:in2
       |vpiHighConn:
       \_ref_obj: (align_out), line:172
         |vpiName:align_out
         |vpiActual:
         \_logic_net: (align_out), line:75, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel0), parent:output_mux
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (ctl_vis_sel_add), line:173
         |vpiName:ctl_vis_sel_add
         |vpiActual:
         \_logic_net: (ctl_vis_sel_add), line:32, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel1), parent:output_mux
       |vpiName:sel1
       |vpiHighConn:
       \_ref_obj: (ctl_vis_sel_log), line:174
         |vpiName:ctl_vis_sel_log
         |vpiActual:
         \_logic_net: (ctl_vis_sel_log), line:33, parent:work@sparc_ffu_vis
     |vpiPort:
     \_port: (sel2), parent:output_mux
       |vpiName:sel2
       |vpiHighConn:
       \_ref_obj: (ctl_vis_sel_align), line:175
         |vpiName:ctl_vis_sel_align
         |vpiActual:
         \_logic_net: (ctl_vis_sel_align), line:33, parent:work@sparc_ffu_vis
     |vpiInstance:
     \_module: work@sparc_ffu_vis (work@sparc_ffu_vis), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v</a>, line:28
   |vpiNet:
   \_logic_net: (align_data1), line:69, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (align_rs1), line:70, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (align_rs2), line:71, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (add_out), line:73, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (log_out), line:74, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (align_out), line:75, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (add_in_rs1), line:76, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (add_in_rs2), line:77, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_nor), line:79, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_pass), line:80, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_xor), line:81, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_nand), line:82, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_rs1), line:83, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (logic_rs2), line:84, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (vis_dp_rd_data), line:30, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (dp_vis_rs1_data), line:32, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (dp_vis_rs2_data), line:32, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_sel_add), line:32, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_sel_log), line:33, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_sel_align), line:33, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_add32), line:33, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_subtract), line:34, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_cin), line:34, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_align0), line:34, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_align2), line:34, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_align4), line:35, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_align6), line:35, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_align_odd), line:35, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_pass), line:36, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_nand), line:36, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_nor), line:36, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_sel_xor), line:37, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_invert_rs1), line:37, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_invert_rs2), line:38, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_constant), line:38, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_const), line:39, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_rs1), line:39, parent:work@sparc_ffu_vis
   |vpiNet:
   \_logic_net: (ctl_vis_log_pass_rs2), line:40, parent:work@sparc_ffu_vis
Object: \work_sparc_ffu_vis of type 3000
Object: \work_sparc_ffu_vis of type 32
Object: \vis_dp_rd_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dp_vis_rs1_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dp_vis_rs2_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctl_vis_sel_add of type 44
Object: \ctl_vis_sel_log of type 44
Object: \ctl_vis_sel_align of type 44
Object: \ctl_vis_add32 of type 44
Object: \ctl_vis_subtract of type 44
Object: \ctl_vis_cin of type 44
Object: \ctl_vis_align0 of type 44
Object: \ctl_vis_align2 of type 44
Object: \ctl_vis_align4 of type 44
Object: \ctl_vis_align6 of type 44
Object: \ctl_vis_align_odd of type 44
Object: \ctl_vis_log_sel_pass of type 44
Object: \ctl_vis_log_sel_nand of type 44
Object: \ctl_vis_log_sel_nor of type 44
Object: \ctl_vis_log_sel_xor of type 44
Object: \ctl_vis_log_invert_rs1 of type 44
Object: \ctl_vis_log_invert_rs2 of type 44
Object: \ctl_vis_log_constant of type 44
Object: \ctl_vis_log_pass_const of type 44
Object: \ctl_vis_log_pass_rs1 of type 44
Object: \ctl_vis_log_pass_rs2 of type 44
Object: \part_adder_hi of type 32
Object: \z of type 44
Object: \add32 of type 44
Object: \a of type 44
Object: \b of type 44
Object: \cin of type 44
Object: \part_adder_lo of type 32
Object: \z of type 44
Object: \add32 of type 44
Object: \a of type 44
Object: \b of type 44
Object: \cin of type 44
Object: \align_rs1_buf of type 32
Object: \dout of type 44
Object: \in of type 44
Object: \align_rs2_buf of type 32
Object: \dout of type 44
Object: \in of type 44
Object: \falign_mux1 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \in3 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \sel2 of type 44
Object: \sel3 of type 44
Object: \falign_mux2 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel of type 44
Object: \pass_mux of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \sel2 of type 44
Object: \logic_mux of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \in3 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \sel2 of type 44
Object: \sel3 of type 44
Object: \output_mux of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \sel2 of type 44
Object: \align_data1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \align_rs1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \align_rs2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \add_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \log_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \align_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \add_in_rs1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \add_in_rs2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_nor of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_pass of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_xor of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_nand of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_rs1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \logic_rs2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vis_dp_rd_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dp_vis_rs1_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dp_vis_rs2_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctl_vis_sel_add of type 36
Object: \ctl_vis_sel_log of type 36
Object: \ctl_vis_sel_align of type 36
Object: \ctl_vis_add32 of type 36
Object: \ctl_vis_subtract of type 36
Object: \ctl_vis_cin of type 36
Object: \ctl_vis_align0 of type 36
Object: \ctl_vis_align2 of type 36
Object: \ctl_vis_align4 of type 36
Object: \ctl_vis_align6 of type 36
Object: \ctl_vis_align_odd of type 36
Object: \ctl_vis_log_sel_pass of type 36
Object: \ctl_vis_log_sel_nand of type 36
Object: \ctl_vis_log_sel_nor of type 36
Object: \ctl_vis_log_sel_xor of type 36
Object: \ctl_vis_log_invert_rs1 of type 36
Object: \ctl_vis_log_invert_rs2 of type 36
Object: \ctl_vis_log_constant of type 36
Object: \ctl_vis_log_pass_const of type 36
Object: \ctl_vis_log_pass_rs1 of type 36
Object: \ctl_vis_log_pass_rs2 of type 36
Object: \work_sparc_ffu_vis of type 32
Object: \vis_dp_rd_data of type 44
Object: \dp_vis_rs1_data of type 44
Object: \dp_vis_rs2_data of type 44
Object: \ctl_vis_sel_add of type 44
Object: \ctl_vis_sel_log of type 44
Object: \ctl_vis_sel_align of type 44
Object: \ctl_vis_add32 of type 44
Object: \ctl_vis_subtract of type 44
Object: \ctl_vis_cin of type 44
Object: \ctl_vis_align0 of type 44
Object: \ctl_vis_align2 of type 44
Object: \ctl_vis_align4 of type 44
Object: \ctl_vis_align6 of type 44
Object: \ctl_vis_align_odd of type 44
Object: \ctl_vis_log_sel_pass of type 44
Object: \ctl_vis_log_sel_nand of type 44
Object: \ctl_vis_log_sel_nor of type 44
Object: \ctl_vis_log_sel_xor of type 44
Object: \ctl_vis_log_invert_rs1 of type 44
Object: \ctl_vis_log_invert_rs2 of type 44
Object: \ctl_vis_log_constant of type 44
Object: \ctl_vis_log_pass_const of type 44
Object: \ctl_vis_log_pass_rs1 of type 44
Object: \ctl_vis_log_pass_rs2 of type 44
Object:  of type 8
Object:  of type 42
Object: \add_in_rs1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \dp_vis_rs1_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \add_in_rs2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dp_vis_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \ctl_vis_subtract of type 608
Object:  of type 8
Object:  of type 42
Object: \logic_rs1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dp_vis_rs1_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \ctl_vis_log_invert_rs1 of type 608
Object:  of type 8
Object:  of type 42
Object: \logic_rs2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dp_vis_rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \ctl_vis_log_invert_rs2 of type 608
Object:  of type 8
Object:  of type 42
Object: \logic_nor of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \logic_rs1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \logic_rs2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \logic_nand of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \logic_rs1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \logic_rs2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \logic_xor of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \logic_rs1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \logic_rs2 of type 608
Object:  of type 7
Object:  of type 7
Object: \align_data1 of type 36
Object: \align_rs1 of type 36
Object: \align_rs2 of type 36
Object: \add_out of type 36
Object: \log_out of type 36
Object: \align_out of type 36
Object: \add_in_rs1 of type 36
Object: \add_in_rs2 of type 36
Object: \logic_nor of type 36
Object: \logic_pass of type 36
Object: \logic_xor of type 36
Object: \logic_nand of type 36
Object: \logic_rs1 of type 36
Object: \logic_rs2 of type 36
Object: \vis_dp_rd_data of type 36
Object: \dp_vis_rs1_data of type 36
Object: \dp_vis_rs2_data of type 36
Object: \ctl_vis_sel_add of type 36
Object: \ctl_vis_sel_log of type 36
Object: \ctl_vis_sel_align of type 36
Object: \ctl_vis_add32 of type 36
Object: \ctl_vis_subtract of type 36
Object: \ctl_vis_cin of type 36
Object: \ctl_vis_align0 of type 36
Object: \ctl_vis_align2 of type 36
Object: \ctl_vis_align4 of type 36
Object: \ctl_vis_align6 of type 36
Object: \ctl_vis_align_odd of type 36
Object: \ctl_vis_log_sel_pass of type 36
Object: \ctl_vis_log_sel_nand of type 36
Object: \ctl_vis_log_sel_nor of type 36
Object: \ctl_vis_log_sel_xor of type 36
Object: \ctl_vis_log_invert_rs1 of type 36
Object: \ctl_vis_log_invert_rs2 of type 36
Object: \ctl_vis_log_constant of type 36
Object: \ctl_vis_log_pass_const of type 36
Object: \ctl_vis_log_pass_rs1 of type 36
Object: \ctl_vis_log_pass_rs2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_ffu_vis::dp_buffer&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3182ee0] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183000] str=&#39;\dout&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183140] str=&#39;\in&#39; port=36
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3182ee0] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183000] str=&#39;\dout&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183140] str=&#39;\in&#39; basic_prep port=36 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_ffu_vis&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x317c170] str=&#39;\work_sparc_ffu_vis&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:30</a>.0-30.0&gt; [0x317c410] str=&#39;\vis_dp_rd_data&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317c6a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317cbc0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317ce10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317ca00] str=&#39;\dp_vis_rs1_data&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317cfc0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317d300] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317d4b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317d170] str=&#39;\dp_vis_rs2_data&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317d660]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317d980] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317db30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317d7f0] str=&#39;\ctl_vis_sel_add&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317dd30] str=&#39;\ctl_vis_sel_log&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317dea0] str=&#39;\ctl_vis_sel_align&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317e060] str=&#39;\ctl_vis_add32&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e210] str=&#39;\ctl_vis_subtract&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e3c0] str=&#39;\ctl_vis_cin&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e600] str=&#39;\ctl_vis_align0&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e760] str=&#39;\ctl_vis_align2&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317e910] str=&#39;\ctl_vis_align4&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317eac0] str=&#39;\ctl_vis_align6&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317ec70] str=&#39;\ctl_vis_align_odd&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317ee20] str=&#39;\ctl_vis_log_sel_pass&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317efd0] str=&#39;\ctl_vis_log_sel_nand&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317f180] str=&#39;\ctl_vis_log_sel_nor&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:37</a>.0-37.0&gt; [0x317f440] str=&#39;\ctl_vis_log_sel_xor&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:37</a>.0-37.0&gt; [0x317f5f0] str=&#39;\ctl_vis_log_invert_rs1&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:38</a>.0-38.0&gt; [0x317f7a0] str=&#39;\ctl_vis_log_invert_rs2&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:38</a>.0-38.0&gt; [0x317f950] str=&#39;\ctl_vis_log_constant&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:39</a>.0-39.0&gt; [0x317fb00] str=&#39;\ctl_vis_log_pass_const&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:39</a>.0-39.0&gt; [0x317fcb0] str=&#39;\ctl_vis_log_pass_rs1&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:40</a>.0-40.0&gt; [0x317fe60] str=&#39;\ctl_vis_log_pass_rs2&#39; input port=24
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180010] str=&#39;\part_adder_hi&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180a10] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180b50] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180c70] str=&#39;\add_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180eb0] str=&#39;\add32&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180fd0] str=&#39;\ctl_vis_add32&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31811b0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31812d0] str=&#39;\add_in_rs1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31814d0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31815f0] str=&#39;\add_in_rs2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3181840] str=&#39;\cin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3181960] str=&#39;\ctl_vis_cin&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181b40] str=&#39;\part_adder_lo&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3181c60] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181dc0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181ee0] str=&#39;\add_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x31820e0] str=&#39;\add32&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182200] str=&#39;\ctl_vis_add32&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x31823e0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182500] str=&#39;\add_in_rs1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182700] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182820] str=&#39;\add_in_rs2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182a70] str=&#39;\cin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182b90] str=&#39;\ctl_vis_cin&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3182d70] str=&#39;\align_rs1_buf&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183310] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183450] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183570] str=&#39;\align_rs1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183770] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183890] str=&#39;\dp_vis_rs1_data&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183a70] str=&#39;\align_rs2_buf&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183be0] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183d20] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183e40] str=&#39;\align_rs2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3184040] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3184160] str=&#39;\dp_vis_rs2_data&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3184340] str=&#39;\falign_mux1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31850d0] str=&#39;\work_sparc_ffu_vis::mux4ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31851f0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185310] str=&#39;\align_data1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31854f0] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185610]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31857f0] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185b10] str=&#39;\in2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185c30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185e80] str=&#39;\in3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185fa0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31861a0] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31862c0] str=&#39;\ctl_vis_align0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31864c0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31865e0] str=&#39;\ctl_vis_align2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31867e0] str=&#39;\sel2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186900] str=&#39;\ctl_vis_align4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186b40] str=&#39;\sel3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186c60] str=&#39;\ctl_vis_align6&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3186e40] str=&#39;\falign_mux2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31875e0] str=&#39;\work_sparc_ffu_vis::dp_mux2es&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187700] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187820] str=&#39;\align_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187a20] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187b40] str=&#39;\align_data1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187d20] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187e40] str=&#39;\align_data1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3188040] str=&#39;\sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3188160] str=&#39;\ctl_vis_align_odd&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3188390] str=&#39;\pass_mux&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188ec0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3188fe0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189100] str=&#39;\logic_pass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189300] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189420]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189600] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189720] str=&#39;\logic_rs1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189920] str=&#39;\in2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189a40] str=&#39;\logic_rs2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189c90] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189db0] str=&#39;\ctl_vis_log_pass_const&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189fb0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a0d0] str=&#39;\ctl_vis_log_pass_rs1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a2d0] str=&#39;\sel2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a3f0] str=&#39;\ctl_vis_log_pass_rs2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a5d0] str=&#39;\logic_mux&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x318a740] str=&#39;\work_sparc_ffu_vis::mux4ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a8a0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a9c0] str=&#39;\log_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318abc0] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318ace0] str=&#39;\logic_nor&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318aec0] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318afe0] str=&#39;\logic_nand&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b1e0] str=&#39;\in2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b300] str=&#39;\logic_xor&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b550] str=&#39;\in3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b670] str=&#39;\logic_pass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7c60] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7dd0] str=&#39;\ctl_vis_log_sel_nor&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7fd0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a80f0] str=&#39;\ctl_vis_log_sel_nand&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a82f0] str=&#39;\sel2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8410] str=&#39;\ctl_vis_log_sel_xor&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8650] str=&#39;\sel3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8770] str=&#39;\ctl_vis_log_sel_pass&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8950] str=&#39;\output_mux&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31a8ac0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8c20] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8d40] str=&#39;\vis_dp_rd_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8f40] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9060] str=&#39;\add_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9240] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9360] str=&#39;\log_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9560] str=&#39;\in2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9680] str=&#39;\align_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a98d0] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a99f0] str=&#39;\ctl_vis_sel_add&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9bf0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9d10] str=&#39;\ctl_vis_sel_log&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9f10] str=&#39;\sel2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31aa030] str=&#39;\ctl_vis_sel_align&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa420] str=&#39;\align_data1&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa540]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa7d0] bits=&#39;00000000000000000000000001000111&#39;(32) range=[31:0] int=71
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa980] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aa660] str=&#39;\align_rs1&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aab30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aae10] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aafc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31aaca0] str=&#39;\align_rs2&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab170]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab450] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab600] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31ab2e0] str=&#39;\add_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31ab7b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31aba90] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31abc40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ab920] str=&#39;\log_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31abdf0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ac080] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ac1a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31abf60] str=&#39;\align_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac2c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac500] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac620] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac3e0] str=&#39;\add_in_rs1&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac740]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac980] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31acaa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31ac860] str=&#39;\add_in_rs2&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31acbc0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31ace50] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31acfc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31acce0] str=&#39;\logic_nor&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad130]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad410] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad580] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad2a0] str=&#39;\logic_pass&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad710]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad9f0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31adba0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ad880] str=&#39;\logic_xor&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31add50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ae030] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ae1e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31adec0] str=&#39;\logic_nand&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae390]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae670] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae820] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31ae500] str=&#39;\logic_rs1&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31ae9d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31aecb0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31aee60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31aeb40] str=&#39;\logic_rs2&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af010]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af2f0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af4a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31afae0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31afed0] str=&#39;\add_in_rs1&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0030]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0290] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0170] str=&#39;\dp_vis_rs1_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b05f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b08f0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0aa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0780]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0c50] str=&#39;\add_in_rs2&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x317c2f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0ee0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0dc0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1120] str=&#39;\dp_vis_rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1240]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1480] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b15a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1360]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b17e0] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b16c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1900] str=&#39;\ctl_vis_subtract&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1a20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1b40] str=&#39;\logic_rs1&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1c60]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1ea0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1fc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1d80]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b20e0] str=&#39;\dp_vis_rs1_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2200]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2440] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2320]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b27a0] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b2680]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b28c0] str=&#39;\ctl_vis_log_invert_rs1&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b29e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2b00] str=&#39;\logic_rs2&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2c20]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2e60] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2d40]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b30a0] str=&#39;\dp_vis_rs2_data&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b31c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3400] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b32e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3760] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b3640]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3880] str=&#39;\ctl_vis_log_invert_rs2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b39a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3ac0] str=&#39;\logic_nor&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3be0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3e20] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3f40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3d00]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4060]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b41d0] str=&#39;\logic_rs1&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4340]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4580] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b47c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b46a0] str=&#39;\logic_rs2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b48e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4b20] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4db0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4c90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4ed0] str=&#39;\logic_nand&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4ff0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5230] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b53a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5110]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5510]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5680] str=&#39;\logic_rs1&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b57f0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5b20] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5cd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5990] str=&#39;\logic_rs2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5ea0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b61a0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b6350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6030]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6500] str=&#39;\logic_xor&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6670]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b68b0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b69d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6790]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6af0] str=&#39;\logic_rs1&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6c60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6ea0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7130] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7010] str=&#39;\logic_rs2&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7250]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b74e0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7650] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x317c170] str=&#39;\work_sparc_ffu_vis&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:30</a>.0-30.0&gt; [0x317c410] str=&#39;\vis_dp_rd_data&#39; output reg basic_prep port=1 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317c6a0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317cbc0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:67</a>.0-67.0&gt; [0x317ce10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317ca00] str=&#39;\dp_vis_rs1_data&#39; input basic_prep port=2 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317cfc0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317d300] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:43</a>.0-43.0&gt; [0x317d4b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317d170] str=&#39;\dp_vis_rs2_data&#39; input basic_prep port=3 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317d660] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317d980] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:44</a>.0-44.0&gt; [0x317db30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:32</a>.0-32.0&gt; [0x317d7f0] str=&#39;\ctl_vis_sel_add&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317dd30] str=&#39;\ctl_vis_sel_log&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317dea0] str=&#39;\ctl_vis_sel_align&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:33</a>.0-33.0&gt; [0x317e060] str=&#39;\ctl_vis_add32&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e210] str=&#39;\ctl_vis_subtract&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e3c0] str=&#39;\ctl_vis_cin&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e600] str=&#39;\ctl_vis_align0&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:34</a>.0-34.0&gt; [0x317e760] str=&#39;\ctl_vis_align2&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317e910] str=&#39;\ctl_vis_align4&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317eac0] str=&#39;\ctl_vis_align6&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:35</a>.0-35.0&gt; [0x317ec70] str=&#39;\ctl_vis_align_odd&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317ee20] str=&#39;\ctl_vis_log_sel_pass&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317efd0] str=&#39;\ctl_vis_log_sel_nand&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:36</a>.0-36.0&gt; [0x317f180] str=&#39;\ctl_vis_log_sel_nor&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:37</a>.0-37.0&gt; [0x317f440] str=&#39;\ctl_vis_log_sel_xor&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:37</a>.0-37.0&gt; [0x317f5f0] str=&#39;\ctl_vis_log_invert_rs1&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:38</a>.0-38.0&gt; [0x317f7a0] str=&#39;\ctl_vis_log_invert_rs2&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:38</a>.0-38.0&gt; [0x317f950] str=&#39;\ctl_vis_log_constant&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:39</a>.0-39.0&gt; [0x317fb00] str=&#39;\ctl_vis_log_pass_const&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:39</a>.0-39.0&gt; [0x317fcb0] str=&#39;\ctl_vis_log_pass_rs1&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:40</a>.0-40.0&gt; [0x317fe60] str=&#39;\ctl_vis_log_pass_rs2&#39; input basic_prep port=24 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180010] str=&#39;\part_adder_hi&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180a10] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180b50] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180c70 -&gt; 0x31ab2e0] str=&#39;\add_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180eb0] str=&#39;\add32&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3180fd0 -&gt; 0x317e060] str=&#39;\ctl_vis_add32&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31811b0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31812d0 -&gt; 0x31ac3e0] str=&#39;\add_in_rs1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31814d0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x31815f0 -&gt; 0x31ac860] str=&#39;\add_in_rs2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3181840] str=&#39;\cin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:93</a>.0-93.0&gt; [0x3181960 -&gt; 0x317e3c0] str=&#39;\ctl_vis_cin&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181b40] str=&#39;\part_adder_lo&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3181c60] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181dc0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3181ee0 -&gt; 0x31ab2e0] str=&#39;\add_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x31820e0] str=&#39;\add32&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182200 -&gt; 0x317e060] str=&#39;\ctl_vis_add32&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x31823e0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182500 -&gt; 0x31ac3e0] str=&#39;\add_in_rs1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182700] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182820 -&gt; 0x31ac860] str=&#39;\add_in_rs2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182a70] str=&#39;\cin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-98" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:98</a>.0-98.0&gt; [0x3182b90 -&gt; 0x317e3c0] str=&#39;\ctl_vis_cin&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3182d70] str=&#39;\align_rs1_buf&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183310] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183450] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183570 -&gt; 0x31aa660] str=&#39;\align_rs1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183770] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:111</a>.0-111.0&gt; [0x3183890 -&gt; 0x317ca00] str=&#39;\dp_vis_rs1_data&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183a70] str=&#39;\align_rs2_buf&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3183be0] str=&#39;\work_sparc_ffu_vis::dp_buffer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183d20] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3183e40 -&gt; 0x31aaca0] str=&#39;\align_rs2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3184040] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-112" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:112</a>.0-112.0&gt; [0x3184160 -&gt; 0x317d170] str=&#39;\dp_vis_rs2_data&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3184340] str=&#39;\falign_mux1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31850d0] str=&#39;\work_sparc_ffu_vis::mux4ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31851f0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185310 -&gt; 0x31aa420] str=&#39;\align_data1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31854f0] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185610 -&gt; 0x31fe060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31857f0] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185910 -&gt; 0x31fe060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185b10] str=&#39;\in2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185c30 -&gt; 0x31fe060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185e80] str=&#39;\in3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3185fa0 -&gt; 0x31fe060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31861a0] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31862c0 -&gt; 0x317e600] str=&#39;\ctl_vis_align0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31864c0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31865e0 -&gt; 0x317e760] str=&#39;\ctl_vis_align2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x31867e0] str=&#39;\sel2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186900 -&gt; 0x317e910] str=&#39;\ctl_vis_align4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186b40] str=&#39;\sel3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>.0-113.0&gt; [0x3186c60 -&gt; 0x317eac0] str=&#39;\ctl_vis_align6&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3186e40] str=&#39;\falign_mux2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31875e0] str=&#39;\work_sparc_ffu_vis::dp_mux2es&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187700] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187820 -&gt; 0x31abf60] str=&#39;\align_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187a20] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187b40 -&gt; 0x31aa420] str=&#39;\align_data1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187d20] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3187e40 -&gt; 0x31aa420] str=&#39;\align_data1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3188040] str=&#39;\sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-122" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:122</a>.0-122.0&gt; [0x3188160 -&gt; 0x317ec70] str=&#39;\ctl_vis_align_odd&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3188390] str=&#39;\pass_mux&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188ec0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3188fe0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189100 -&gt; 0x31ad2a0] str=&#39;\logic_pass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189300] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189420 -&gt; 0x31fe060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189600] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189720 -&gt; 0x31ae500] str=&#39;\logic_rs1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189920] str=&#39;\in2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189a40 -&gt; 0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189c90] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189db0 -&gt; 0x317fb00] str=&#39;\ctl_vis_log_pass_const&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x3189fb0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a0d0 -&gt; 0x317fcb0] str=&#39;\ctl_vis_log_pass_rs1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a2d0] str=&#39;\sel2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:145</a>.0-145.0&gt; [0x318a3f0 -&gt; 0x317fe60] str=&#39;\ctl_vis_log_pass_rs2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a5d0] str=&#39;\logic_mux&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x318a740] str=&#39;\work_sparc_ffu_vis::mux4ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a8a0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318a9c0 -&gt; 0x31ab920] str=&#39;\log_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318abc0] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318ace0 -&gt; 0x31acce0] str=&#39;\logic_nor&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318aec0] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318afe0 -&gt; 0x31adec0] str=&#39;\logic_nand&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b1e0] str=&#39;\in2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b300 -&gt; 0x31ad880] str=&#39;\logic_xor&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b550] str=&#39;\in3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x318b670 -&gt; 0x31ad2a0] str=&#39;\logic_pass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7c60] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7dd0 -&gt; 0x317f180] str=&#39;\ctl_vis_log_sel_nor&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a7fd0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a80f0 -&gt; 0x317efd0] str=&#39;\ctl_vis_log_sel_nand&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a82f0] str=&#39;\sel2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8410 -&gt; 0x317f440] str=&#39;\ctl_vis_log_sel_xor&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8650] str=&#39;\sel3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-154" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:154</a>.0-154.0&gt; [0x31a8770 -&gt; 0x317ee20] str=&#39;\ctl_vis_log_sel_pass&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8950] str=&#39;\output_mux&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31a8ac0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8c20] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8d40 -&gt; 0x317c410] str=&#39;\vis_dp_rd_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a8f40] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9060 -&gt; 0x31ab2e0] str=&#39;\add_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9240] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9360 -&gt; 0x31ab920] str=&#39;\log_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9560] str=&#39;\in2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9680 -&gt; 0x31abf60] str=&#39;\align_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a98d0] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a99f0 -&gt; 0x317d7f0] str=&#39;\ctl_vis_sel_add&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9bf0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9d10 -&gt; 0x317dd30] str=&#39;\ctl_vis_sel_log&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31a9f10] str=&#39;\sel2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-169" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:169</a>.0-169.0&gt; [0x31aa030 -&gt; 0x317dea0] str=&#39;\ctl_vis_sel_align&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa420] str=&#39;\align_data1&#39; basic_prep range=[71:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa540] basic_prep range=[71:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa7d0] bits=&#39;00000000000000000000000001000111&#39;(32) basic_prep range=[31:0] int=71
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:69</a>.0-69.0&gt; [0x31aa980] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aa660] str=&#39;\align_rs1&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aab30] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aae10] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:70</a>.0-70.0&gt; [0x31aafc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31aaca0] str=&#39;\align_rs2&#39; basic_prep range=[63:8]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab170] basic_prep range=[63:8]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab450] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:71</a>.0-71.0&gt; [0x31ab600] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31ab2e0] str=&#39;\add_out&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31ab7b0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31aba90] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:73</a>.0-73.0&gt; [0x31abc40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ab920] str=&#39;\log_out&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31abdf0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ac080] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:74</a>.0-74.0&gt; [0x31ac1a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31abf60] str=&#39;\align_out&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac2c0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac500] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:75</a>.0-75.0&gt; [0x31ac620] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac3e0] str=&#39;\add_in_rs1&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac740] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31ac980] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:76</a>.0-76.0&gt; [0x31acaa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31ac860] str=&#39;\add_in_rs2&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31acbc0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31ace50] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:77</a>.0-77.0&gt; [0x31acfc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31acce0] str=&#39;\logic_nor&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad130] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad410] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:79</a>.0-79.0&gt; [0x31ad580] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad2a0] str=&#39;\logic_pass&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad710] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31ad9f0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:80</a>.0-80.0&gt; [0x31adba0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ad880] str=&#39;\logic_xor&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31add50] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ae030] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:81</a>.0-81.0&gt; [0x31ae1e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31adec0] str=&#39;\logic_nand&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae390] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae670] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:82</a>.0-82.0&gt; [0x31ae820] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31ae500] str=&#39;\logic_rs1&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31ae9d0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31aecb0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:83</a>.0-83.0&gt; [0x31aee60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af010] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af2f0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:84</a>.0-84.0&gt; [0x31af4a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31afae0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31afed0 -&gt; 0x31ac3e0] str=&#39;\add_in_rs1&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0030] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0290] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0170 -&gt; 0x317ca00] str=&#39;\dp_vis_rs1_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b05f0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b08f0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:91</a>.0-91.0&gt; [0x31b0aa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0780] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0c50 -&gt; 0x31ac860] str=&#39;\add_in_rs2&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x317c2f0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0ee0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b0dc0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1120 -&gt; 0x317d170] str=&#39;\dp_vis_rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1240] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1480] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b15a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1360] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b17e0] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b16c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:92</a>.0-92.0&gt; [0x31b1900 -&gt; 0x317e210] str=&#39;\ctl_vis_subtract&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1a20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1b40 -&gt; 0x31ae500] str=&#39;\logic_rs1&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1c60] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1ea0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1fc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b1d80] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b20e0 -&gt; 0x317ca00] str=&#39;\dp_vis_rs1_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2200] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2440] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b2320] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b27a0] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b2680] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-136" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:136</a>.0-136.0&gt; [0x31b28c0 -&gt; 0x317f5f0] str=&#39;\ctl_vis_log_invert_rs1&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b29e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2b00 -&gt; 0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2c20] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2e60] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b2d40] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b30a0 -&gt; 0x317d170] str=&#39;\dp_vis_rs2_data&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b31c0] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3400] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3520] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b32e0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3760] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b3640] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:137</a>.0-137.0&gt; [0x31b3880 -&gt; 0x317f7a0] str=&#39;\ctl_vis_log_invert_rs2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b39a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3ac0 -&gt; 0x31acce0] str=&#39;\logic_nor&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3be0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3e20] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3f40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b3d00] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4060] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b41d0 -&gt; 0x31ae500] str=&#39;\logic_rs1&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4340] basic_prep range=[63:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4580] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b47c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b46a0 -&gt; 0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b48e0] basic_prep range=[63:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4b20] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:140</a>.0-140.0&gt; [0x31b4db0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4c90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4ed0 -&gt; 0x31adec0] str=&#39;\logic_nand&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b4ff0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5230] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b53a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5110] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5510] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5680 -&gt; 0x31ae500] str=&#39;\logic_rs1&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b57f0] basic_prep range=[63:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5b20] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5cd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5990 -&gt; 0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b5ea0] basic_prep range=[63:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b61a0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-141" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:141</a>.0-141.0&gt; [0x31b6350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6030] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6500 -&gt; 0x31ad880] str=&#39;\logic_xor&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6670] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b68b0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b69d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6790] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6af0 -&gt; 0x31ae500] str=&#39;\logic_rs1&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6c60] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b6ea0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7130] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7010 -&gt; 0x31aeb40] str=&#39;\logic_rs2&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7250] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b74e0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-142" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:142</a>.0-142.0&gt; [0x31b7650] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:0</a>.0-0.0&gt; [0x31fe060] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_vis.v.html#l-113" target="file-frame">third_party/tests/utd-sv/sparc_ffu_vis.v:113</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sparc_ffu_vis::mux4ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184460] str=&#39;\work_sparc_ffu_vis::mux4ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184580] str=&#39;\dout&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31846e0] str=&#39;\in0&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184820] str=&#39;\in1&#39; port=41
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184940] str=&#39;\in2&#39; port=42
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184a60] str=&#39;\in3&#39; port=43
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184b80] str=&#39;\sel0&#39; port=44
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184ca0] str=&#39;\sel1&#39; port=45
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184dc0] str=&#39;\sel2&#39; port=46
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184ee0] str=&#39;\sel3&#39; port=47
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184460] str=&#39;\work_sparc_ffu_vis::mux4ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184580] str=&#39;\dout&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31846e0] str=&#39;\in0&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184820] str=&#39;\in1&#39; basic_prep port=41 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184940] str=&#39;\in2&#39; basic_prep port=42 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184a60] str=&#39;\in3&#39; basic_prep port=43 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184b80] str=&#39;\sel0&#39; basic_prep port=44 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184ca0] str=&#39;\sel1&#39; basic_prep port=45 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184dc0] str=&#39;\sel2&#39; basic_prep port=46 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3184ee0] str=&#39;\sel3&#39; basic_prep port=47 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_ffu_vis::sparc_ffu_part_add32&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180190] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31802d0] str=&#39;\z&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180450] str=&#39;\add32&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180590] str=&#39;\a&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31806b0] str=&#39;\b&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31807d0] str=&#39;\cin&#39; port=29
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180190] str=&#39;\work_sparc_ffu_vis::sparc_ffu_part_add32&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31802d0] str=&#39;\z&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180450] str=&#39;\add32&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3180590] str=&#39;\a&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31806b0] str=&#39;\b&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31807d0] str=&#39;\cin&#39; basic_prep port=29 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_ffu_vis::dp_mux2es&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3186fb0] str=&#39;\work_sparc_ffu_vis::dp_mux2es&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31870d0] str=&#39;\dout&#39; port=48
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187210] str=&#39;\in0&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187350] str=&#39;\in1&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187470] str=&#39;\sel&#39; port=51
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3186fb0] str=&#39;\work_sparc_ffu_vis::dp_mux2es&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31870d0] str=&#39;\dout&#39; basic_prep port=48 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187210] str=&#39;\in0&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187350] str=&#39;\in1&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3187470] str=&#39;\sel&#39; basic_prep port=51 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_ffu_vis::mux3ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31884b0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31885d0] str=&#39;\dout&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188750] str=&#39;\in0&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188890] str=&#39;\in1&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31889b0] str=&#39;\in2&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188ad0] str=&#39;\sel0&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188bf0] str=&#39;\sel1&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188d10] str=&#39;\sel2&#39; port=58
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31884b0] str=&#39;\work_sparc_ffu_vis::mux3ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31885d0] str=&#39;\dout&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188750] str=&#39;\in0&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188890] str=&#39;\in1&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31889b0] str=&#39;\in2&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188ad0] str=&#39;\sel0&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188bf0] str=&#39;\sel1&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3188d10] str=&#39;\sel2&#39; basic_prep port=58 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sparc_ffu_vis::mux3ds&#39; referenced in module `work_sparc_ffu_vis&#39; in cell `output_mux&#39; does not have a port named &#39;sel2&#39;.

</pre>
</body>