

================================================================
== Vitis HLS Report for 'pFFT'
================================================================
* Date:           Tue Apr  8 14:32:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37953|    41729|  0.380 ms|  0.417 ms|  37954|  41730|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1366_1  |    37952|    41728|  593 ~ 652|          -|          -|    64|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1366]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln1363 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [posit_lib.cpp:1363]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %signal_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %result_real, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %result_real"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %result_imag, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %result_imag"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%signal_r_read = read i40 @_ssdm_op_Read.ap_auto.i40P0A, i40 %signal_r" [posit_lib.cpp:1373]   --->   Operation 13 'read' 'signal_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln1366 = store i7 0, i7 %k" [posit_lib.cpp:1366]   --->   Operation 14 'store' 'store_ln1366' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1366 = br void %for.body" [posit_lib.cpp:1366]   --->   Operation 15 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [posit_lib.cpp:1373]   --->   Operation 16 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.89ns)   --->   "%icmp_ln1366 = icmp_eq  i7 %k_1, i7 64" [posit_lib.cpp:1366]   --->   Operation 17 'icmp' 'icmp_ln1366' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.89ns)   --->   "%add_ln1366 = add i7 %k_1, i7 1" [posit_lib.cpp:1366]   --->   Operation 18 'add' 'add_ln1366' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1366 = br i1 %icmp_ln1366, void %for.body.split, void %for.end" [posit_lib.cpp:1366]   --->   Operation 19 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln1366 = store i7 %add_ln1366, i7 %k" [posit_lib.cpp:1366]   --->   Operation 20 'store' 'store_ln1366' <Predicate = (!icmp_ln1366)> <Delay = 0.48>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1378 = ret" [posit_lib.cpp:1378]   --->   Operation 21 'ret' 'ret_ln1378' <Predicate = (icmp_ln1366)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1373 = trunc i7 %k_1" [posit_lib.cpp:1373]   --->   Operation 22 'trunc' 'trunc_ln1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (7.09ns)   --->   "%call_ret = call i78 @pAccumulateFC, i6 %trunc_ln1373, i40 %signal_r_read, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1373]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 7.09> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1366 = zext i7 %k_1" [posit_lib.cpp:1366]   --->   Operation 24 'zext' 'zext_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1366 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1366]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln1366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [posit_lib.cpp:1366]   --->   Operation 26 'specloopname' 'specloopname_ln1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ret = call i78 @pAccumulateFC, i6 %trunc_ln1373, i40 %signal_r_read, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1373]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%realSum_sign = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 28 'extractvalue' 'realSum_sign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%realSum_isZero = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 29 'extractvalue' 'realSum_isZero' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%realSum_regime = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 30 'extractvalue' 'realSum_regime' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%realSum_exponent = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 31 'extractvalue' 'realSum_exponent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%realSum_mantissa = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 32 'extractvalue' 'realSum_mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%imagSum_sign = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 33 'extractvalue' 'imagSum_sign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%imagSum_isZero = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 34 'extractvalue' 'imagSum_isZero' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%imagSum_regime = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 35 'extractvalue' 'imagSum_regime' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%imagSum_exponent = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 36 'extractvalue' 'imagSum_exponent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%imagSum_mantissa = extractvalue i78 %call_ret" [posit_lib.cpp:1373]   --->   Operation 37 'extractvalue' 'imagSum_mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln1375_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i30.i1.i6.i1.i1.i1, i30 %realSum_mantissa, i1 %realSum_exponent, i6 %realSum_regime, i1 0, i1 %realSum_isZero, i1 %realSum_sign" [posit_lib.cpp:1375]   --->   Operation 38 'bitconcatenate' 'or_ln1375_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%result_real_addr = getelementptr i40 %result_real, i64 0, i64 %zext_ln1366" [posit_lib.cpp:1375]   --->   Operation 39 'getelementptr' 'result_real_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1375 = store i40 %or_ln1375_4, i6 %result_real_addr" [posit_lib.cpp:1375]   --->   Operation 40 'store' 'store_ln1375' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln1376_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i30.i1.i6.i1.i1.i1, i30 %imagSum_mantissa, i1 %imagSum_exponent, i6 %imagSum_regime, i1 0, i1 %imagSum_isZero, i1 %imagSum_sign" [posit_lib.cpp:1376]   --->   Operation 41 'bitconcatenate' 'or_ln1376_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%result_imag_addr = getelementptr i40 %result_imag, i64 0, i64 %zext_ln1366" [posit_lib.cpp:1376]   --->   Operation 42 'getelementptr' 'result_imag_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1376 = store i40 %or_ln1376_4, i6 %result_imag_addr" [posit_lib.cpp:1376]   --->   Operation 43 'store' 'store_ln1376' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1366 = br void %for.body" [posit_lib.cpp:1366]   --->   Operation 44 'br' 'br_ln1366' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 7 bit ('k', posit_lib.cpp:1366) [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln1366', posit_lib.cpp:1366) of constant 0 on local variable 'k', posit_lib.cpp:1366 [28]  (0.489 ns)

 <State 2>: 1.386ns
The critical path consists of the following:
	'load' operation 7 bit ('k', posit_lib.cpp:1373) on local variable 'k', posit_lib.cpp:1366 [31]  (0.000 ns)
	'add' operation 7 bit ('add_ln1366', posit_lib.cpp:1366) [33]  (0.897 ns)
	'store' operation 0 bit ('store_ln1366', posit_lib.cpp:1366) of variable 'add_ln1366', posit_lib.cpp:1366 on local variable 'k', posit_lib.cpp:1366 [57]  (0.489 ns)

 <State 3>: 7.098ns
The critical path consists of the following:
	'call' operation 78 bit ('call_ret', posit_lib.cpp:1373) to 'pAccumulateFC' [40]  (7.098 ns)

 <State 4>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('result_real_addr', posit_lib.cpp:1375) [52]  (0.000 ns)
	'store' operation 0 bit ('store_ln1375', posit_lib.cpp:1375) of variable 'or_ln1375_4', posit_lib.cpp:1375 on array 'result_real' [53]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
