[View]
Entity=lpgbtfpga
Architecture=behavioral
TopLevelType=1
[file:.\src\lpgbtfpga_downlink.vhd]
Enabled=1
[file:.\src\lpgbtfpga_package.vhd]
Enabled=1
[file:.\src\lpgbtfpga_uplink.vhd]
Enabled=1
[file:.\src\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\Folder 1\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\Folder 1\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\Folder 2\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\Folder 2\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\Folder 2\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\Folder 2\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\down\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\down\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\up\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\up\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\up\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\up\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\up\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\up\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\up\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\downlink.asdb]
Enabled=1
[file:.\src\downlink.awc]
Enabled=1
[file:.\src\uplink.asdb]
Enabled=1
[file:.\src\uplink.awc]
Enabled=1
[file:.\src\download-25ns.asdb]
Enabled=1
[file:.\src\download-25ns.awc]
Enabled=1
[file:.\src\Simulations\downlink.asdb]
Enabled=1
[file:.\src\Simulations\downlink.awc]
Enabled=1
[file:.\src\Simulations\uplink.asdb]
Enabled=1
[file:.\src\Simulations\uplink.awc]
Enabled=1
[file:.\src\Simulations\download-25ns.asdb]
Enabled=1
[file:.\src\Simulations\download-25ns.awc]
Enabled=1
[file:.\src\serdes_ideal.vhd]
Enabled=1
[file:.\src\MGT\serdes_ideal.vhd]
Enabled=1
[file:.\src\MGT.asdb]
Enabled=1
[file:.\src\MGT.awc]
Enabled=1
[file:.\src\lpgbtfpga.vhd]
Enabled=1
[file:.\src\Simulations\MGT.awc]
Enabled=1
[file:.\src\Simulations\MGT.asdb]
Enabled=1
[file:.\src\lpGBT\down\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\lpGBT\down\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\lpGBT\down\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\lpGBT\down\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\lpGBT\down\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\lpGBT\up\descrambler_51bitOrder49.vhd]
Enabled=1
[file:.\src\lpGBT\up\descrambler_53bitOrder49.vhd]
Enabled=1
[file:.\src\lpGBT\up\descrambler_58bitOrder58.vhd]
Enabled=1
[file:.\src\lpGBT\up\descrambler_60bitOrder58.vhd]
Enabled=1
[file:.\src\lpGBT\up\fec_rsDecoderN15K13.vhd]
Enabled=1
[file:.\src\lpGBT\up\fec_rsDecoderN31K29.vhd]
Enabled=1
[file:.\src\lpGBT\up\lpgbtfpga_decoder.vhd]
Enabled=1
[file:.\src\lpGBT\up\lpgbtfpga_deinterleaver.vhd]
Enabled=1
[file:.\src\lpGBT\up\lpgbtfpga_descrambler.vhd]
Enabled=1
[file:.\src\lpGBT\up\lpgbtfpga_framealigner.vhd]
Enabled=1
[file:.\src\lpGBT\up\lpgbtfpga_rxgearbox.vhd]
Enabled=1
[file:.\src\lpGBT\lpgbtfpga_package.vhd]
Enabled=1
[file:.\src\lpGBT\lpgbtfpga_downlink.vhd]
Enabled=1
[file:.\src\lpGBT\lpgbtfpga_uplink.vhd]
Enabled=1
[file:.\src\cdc_rx.vhd]
Enabled=1
[file:.\src\cdc_tx.vhd]
Enabled=1
[file:.\src\bus_multiplexer_pkg.vhd]
Enabled=1
[file:.\src\lpgbtfpga_patternchecker.vhd]
Enabled=1
[file:.\src\lpgbtfpga_patterngen.vhd]
Enabled=1
[file:.\src\prbs7_1b_checker.vhd]
Enabled=1
[file:.\src\prbs7_1b_generator.vhd]
Enabled=1
[file:.\src\prbs7_2b_checker.vhd]
Enabled=1
[file:.\src\prbs7_2b_generator.vhd]
Enabled=1
[file:.\src\prbs7_4b_checker.vhd]
Enabled=1
[file:.\src\prbs7_4b_generator.vhd]
Enabled=1
[file:.\src\prbs7_8b_checker.vhd]
Enabled=1
[file:.\src\prbs7_8b_generator.vhd]
Enabled=1
[file:.\src\prbs7_16b_checker.vhd]
Enabled=1
[file:.\src\prbs7_32b_checker.vhd]
Enabled=1
[file:.\src\prbs7_64b_generator.vhd]
Enabled=1
[file:.\src\lpgbtfpga_patterngen.vhd]
Enabled=1
[file:.\src\prbs\prbs7_1b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_1b_generator.vhd]
Enabled=1
[file:.\src\prbs\prbs7_2b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_2b_generator.vhd]
Enabled=1
[file:.\src\prbs\prbs7_4b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_4b_generator.vhd]
Enabled=1
[file:.\src\prbs\prbs7_8b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_8b_generator.vhd]
Enabled=1
[file:.\src\prbs\prbs7_16b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_32b_checker.vhd]
Enabled=1
[file:.\src\prbs\prbs7_64b_generator.vhd]
Enabled=1
[file:.\src\top_tb.vhd]
Enabled=1
[file:.\src\lpgbt_model_wrapper.vhd]
Enabled=1
[file:.\src\lpGBT_model.v]
Enabled=1
[file:.\src\lpGBTDefines.v]
Enabled=1
[file:.\src\lpGBT-FPGA\lpgbtfpga.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\cdc_rx.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\cdc_tx.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\MGT.asdb]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\MGT.awc]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\downlink.asdb]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\downlink.awc]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\uplink.asdb]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\uplink.awc]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\download-25ns.asdb]
Enabled=1
[file:.\src\lpGBT-FPGA\Simulations\download-25ns.awc]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_1b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_1b_generator.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_2b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_2b_generator.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_4b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_4b_generator.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_8b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_8b_generator.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_16b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_32b_checker.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\prbs\prbs7_64b_generator.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\lpgbtfpga_uplink.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\lpgbtfpga_downlink.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\lpgbtfpga_package.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\down\lpgbtfpga_encoder.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\down\lpgbtfpga_interleaver.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\down\lpgbtfpga_scrambler.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\down\lpgbtfpga_txgearbox.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\lpGBT\down\rs_encoder_N7K5.vhd]
Enabled=1
[file:.\src\lpGBT-FPGA\MGT\serdes_ideal.vhd]
Enabled=1
[file:.\src\lpgbtFpga_tb.vhd]
Enabled=1
