set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {memram01.vho memram01_vhd.sdo}}
	{{"Fast Model"} {memram01_fast.vho memram01_vhd_fast.sdo}}
}
