package ccache.caches

import chisel3._ 
import chisel3.util._ 
// import math
import c
import jigsaw.rams.fpga.BlockRamWithMasking

class DMCache(cacheAddrWidth:Int, dataAddrWidth:Int, dataWidth:Int) extends Module {
    val io = IO(new Bundle{

      val reqIn = 
        
    })
    
}