
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o testled_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui testled_impl_1.udb 
// Netlist created on Wed Nov 13 16:54:23 2019
// Netlist written on Wed Nov 13 16:54:32 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Pong ( j13, j01, j02, j03, j04, j05, j14, j15, j16, j17, clk_in, j06 );
  input  j13, j14, j15, j16, j17, clk_in;
  output j01, j02, j03, j04, j05, j06;
  wire   \enable_gen/n97[22] , \enable_gen/n97[21] , \enable_gen/n21523 , 
         \enable_gen/countergmv[22] , \enable_gen/n13605 , 
         \enable_gen/countergmv[21] , n3073, \enable_gen/n3134 , clk, 
         \enable_gen/n97[20] , \enable_gen/n97[19] , \enable_gen/n21514 , 
         \enable_gen/countergmv[20] , \enable_gen/n13603 , 
         \enable_gen/countergmv[19] , \enable_gen/n97[18] , 
         \enable_gen/n97[17] , \enable_gen/n21469 , 
         \enable_gen/countergmv[18] , \enable_gen/n13601 , 
         \enable_gen/countergmv[17] , \enable_gen/n97[16] , 
         \enable_gen/n97[15] , \enable_gen/n21460 , 
         \enable_gen/countergmv[16] , \enable_gen/n13599 , 
         \enable_gen/countergmv[15] , \enable_gen/n97[14] , 
         \enable_gen/n97[13] , \enable_gen/n21457 , 
         \enable_gen/countergmv[14] , \enable_gen/n13597 , 
         \enable_gen/countergmv[13] , \enable_gen/n97[12] , 
         \enable_gen/n97[11] , \enable_gen/n21454 , 
         \enable_gen/countergmv[12] , \enable_gen/n13595 , 
         \enable_gen/countergmv[11] , \enable_gen/n97[10] , 
         \enable_gen/n97[9] , \enable_gen/n21451 , \enable_gen/countergmv[10] , 
         \enable_gen/n13593 , \enable_gen/countergmv[9] , \enable_gen/n97[8] , 
         \enable_gen/n97[7] , \enable_gen/n21448 , \enable_gen/countergmv[8] , 
         \enable_gen/n13591 , \enable_gen/countergmv[7] , \enable_gen/n97[6] , 
         \enable_gen/n97[5] , \enable_gen/n21445 , \enable_gen/countergmv[6] , 
         \enable_gen/n13589 , \enable_gen/n18 , \enable_gen/n97[4] , 
         \enable_gen/n97[3] , \enable_gen/n21442 , \enable_gen/n19 , 
         \enable_gen/n13587 , \enable_gen/n20 , \enable_gen/n97[2] , 
         \enable_gen/n97[1] , \enable_gen/n21439 , \enable_gen/n21 , 
         \enable_gen/n13585 , \enable_gen/n22 , \enable_gen/n97[0] , 
         \enable_gen/n21436 , \enable_gen/n23 , \j06_pad.vcc , 
         \enable_gen/n81[18] , \enable_gen/n81[17] , \enable_gen/n21517 , 
         \enable_gen/counter[18] , \enable_gen/n13581 , 
         \enable_gen/counter[17] , \enable_gen/n3220 , \enable_gen/n81[16] , 
         \enable_gen/n81[15] , \enable_gen/n21496 , \enable_gen/counter[16] , 
         \enable_gen/n13579 , \enable_gen/counter[15] , \enable_gen/n81[14] , 
         \enable_gen/n81[13] , \enable_gen/n21493 , \enable_gen/counter[14] , 
         \enable_gen/n13577 , \enable_gen/counter[13] , \enable_gen/n81[12] , 
         \enable_gen/n81[11] , \enable_gen/n21490 , \enable_gen/counter[12] , 
         \enable_gen/n13575 , \enable_gen/counter[11] , \enable_gen/n81[10] , 
         \enable_gen/n81[9] , \enable_gen/n21487 , \enable_gen/counter[10] , 
         \enable_gen/n13573 , \enable_gen/counter[9] , \enable_gen/n81[8] , 
         \enable_gen/n81[7] , \enable_gen/n21484 , \enable_gen/counter[8] , 
         \enable_gen/n13571 , \enable_gen/counter[7] , \enable_gen/n81[6] , 
         \enable_gen/n81[5] , \enable_gen/n21481 , \enable_gen/counter[6] , 
         \enable_gen/n13569 , \enable_gen/n14 , \enable_gen/n81[4] , 
         \enable_gen/n81[3] , \enable_gen/n21478 , \enable_gen/n15 , 
         \enable_gen/n13567 , \enable_gen/n16 , \enable_gen/n81[2] , 
         \enable_gen/n81[1] , \enable_gen/n21475 , \enable_gen/n17 , 
         \enable_gen/n13565 , \enable_gen/n18_adj_1862 , \enable_gen/n81[0] , 
         \enable_gen/n21472 , \enable_gen/n19_adj_1866 , 
         \col_ctrl/n52_adj_1861[8] , \col_ctrl/n52_adj_1861[7] , 
         \col_ctrl/n21562 , \col_ctrl/n510 , \y_ball[9] , \col_ctrl/n13352 , 
         \y_ball[8] , n3074, n3209, \col_ctrl/n21559 , \y_ball[7] , 
         \col_ctrl/n13350 , \y_ball[6] , \col_ctrl/n52_adj_1861[5] , 
         \col_ctrl/n52_adj_1861[6] , \col_ctrl/n52_adj_1861[3] , 
         \col_ctrl/n21556 , \y_ball[5] , \col_ctrl/n13348 , \y_ball[4] , 
         \col_ctrl/n52_adj_1861[4] , \col_ctrl/n52_adj_1861[1] , 
         \col_ctrl/n21553 , \y_ball[3] , \col_ctrl/n13346 , \y_ball[2] , 
         \col_ctrl/n52_adj_1861[2] , \col_ctrl/n52_adj_1860[8] , 
         \col_ctrl/n52_adj_1860[7] , \col_ctrl/n21613 , \col_ctrl/n554 , 
         \y_padB[9] , \col_ctrl/n13527 , \y_padB[8] , n3086, n3818, 
         \col_ctrl/n52[8] , \col_ctrl/n52[7] , \col_ctrl/n21505 , 
         \col_ctrl/n476 , \x_ball[9] , \col_ctrl/n13422 , \x_ball[8] , game_en, 
         n3810, \col_ctrl/n21610 , \y_padB[7] , \col_ctrl/n13525 , \y_padB[6] , 
         \col_ctrl/n52_adj_1860[5] , \col_ctrl/n52_adj_1860[6] , 
         \col_ctrl/n52_adj_1860[4] , \col_ctrl/n52_adj_1860[3] , 
         \col_ctrl/n21607 , \y_padB[5] , \col_ctrl/n13523 , \y_padB[4] , 
         \col_ctrl/n52[6] , \col_ctrl/n52[5] , \col_ctrl/n21502 , \x_ball[7] , 
         \col_ctrl/n13420 , \x_ball[6] , \col_ctrl/n52[4] , \col_ctrl/n52[3] , 
         \col_ctrl/n21499 , \x_ball[5] , \col_ctrl/n13418 , \x_ball[4] , 
         \col_ctrl/n52_adj_1860[1] , \col_ctrl/n21547 , \y_padB[3] , 
         \col_ctrl/n13521 , \y_padB[2] , \col_ctrl/n52_adj_1860[2] , 
         \col_ctrl/n52_adj_1860[0] , \col_ctrl/n21544 , \y_padB[1] , 
         \col_ctrl/n52[2] , \col_ctrl/n52[1] , \col_ctrl/n21466 , \x_ball[3] , 
         \col_ctrl/n13416 , \x_ball[2] , \col_ctrl/n52[0] , \col_ctrl/n21463 , 
         \x_ball[1] , \col_ctrl/n52_adj_1859[8] , \col_ctrl/n52_adj_1859[7] , 
         \col_ctrl/n21538 , \col_ctrl/n532 , \y_padA[9] , \col_ctrl/n13412 , 
         \y_padA[8] , n3077, \col_ctrl/n21550 , \y_ball[1] , 
         \col_ctrl/n52_adj_1861[0] , \col_ctrl/n21535 , \y_padA[7] , 
         \col_ctrl/n13410 , \y_padA[6] , \col_ctrl/n52_adj_1859[5] , 
         \col_ctrl/n52_adj_1859[6] , \col_ctrl/n52_adj_1859[4] , 
         \col_ctrl/n52_adj_1859[3] , \col_ctrl/n21532 , \y_padA[5] , 
         \col_ctrl/n13408 , \y_padA[4] , \col_ctrl/n52_adj_1859[1] , 
         \col_ctrl/n21529 , \y_padA[3] , \col_ctrl/n13406 , \y_padA[2] , 
         \col_ctrl/n52_adj_1859[2] , \col_ctrl/n52_adj_1859[0] , 
         \col_ctrl/n21526 , \y_padA[1] , \vga_ctrl/n45[9] , \vga_ctrl/n21586 , 
         \vga_ctrl/n13562 , \ypix[9] , \vga_ctrl/n3078 , \vga_ctrl/n3174 , 
         \vga_ctrl/n45[8] , \vga_ctrl/n45[7] , \vga_ctrl/n21565 , \ypix[8] , 
         \vga_ctrl/n13560 , \ypix[7] , \vga_ctrl/n45[6] , \vga_ctrl/n45[5] , 
         \vga_ctrl/n21541 , \ypix[6] , \vga_ctrl/n13558 , \ypix[5] , 
         \vga_ctrl/n45[4] , \vga_ctrl/n45[3] , \vga_ctrl/n21520 , \ypix[4] , 
         \vga_ctrl/n13556 , \ypix[3] , \vga_ctrl/n45[2] , \vga_ctrl/n45[1] , 
         \vga_ctrl/n21511 , \ypix[2] , \vga_ctrl/n13554 , \ypix[1] , 
         \vga_ctrl/n45[0] , \vga_ctrl/n21508 , \ypix[0] , 
         \vga_ctrl/n45_adj_1809[9] , \vga_ctrl/n21583 , \vga_ctrl/n13551 , 
         \xpix[9] , \vga_ctrl/n3181 , \vga_ctrl/n45_adj_1809[8] , 
         \vga_ctrl/n45_adj_1809[7] , \vga_ctrl/n21580 , \xpix[8] , 
         \vga_ctrl/n13549 , \xpix[7] , \vga_ctrl/n45_adj_1809[6] , 
         \vga_ctrl/n45_adj_1809[5] , \vga_ctrl/n21577 , \xpix[6] , 
         \vga_ctrl/n13547 , \xpix[5] , \vga_ctrl/n45_adj_1809[4] , 
         \vga_ctrl/n45_adj_1809[3] , \vga_ctrl/n21574 , \xpix[4] , 
         \vga_ctrl/n13545 , \xpix[3] , \vga_ctrl/n45_adj_1809[2] , 
         \vga_ctrl/n45_adj_1809[1] , \vga_ctrl/n21571 , \xpix[2] , 
         \vga_ctrl/n13543 , \xpix[1] , \vga_ctrl/n45_adj_1809[0] , 
         \vga_ctrl/n21568 , \xpix[0] , \rst_gen_inst/n137[25] , 
         \rst_gen_inst/n21604 , \rst_gen_inst/n13462 , 
         \rst_gen_inst/rst_cnt[25] , \rst_gen_inst/n1023 , rst_cnt_25__N_53, 
         \rst_gen_inst/n137[24] , \rst_gen_inst/n137[23] , 
         \rst_gen_inst/n21601 , \rst_gen_inst/rst_cnt[24] , 
         \rst_gen_inst/n13460 , \rst_gen_inst/rst_cnt[23] , 
         \rst_gen_inst/n137[22] , \rst_gen_inst/n137[21] , 
         \rst_gen_inst/n21598 , \rst_gen_inst/rst_cnt[22] , 
         \rst_gen_inst/n13458 , \rst_gen_inst/rst_cnt[21] , 
         \rst_gen_inst/n137[20] , \rst_gen_inst/n137[19] , 
         \rst_gen_inst/n21595 , \rst_gen_inst/rst_cnt[20] , 
         \rst_gen_inst/n13456 , \rst_gen_inst/rst_cnt[19] , 
         \rst_gen_inst/n137[18] , \rst_gen_inst/n137[17] , 
         \rst_gen_inst/n21592 , \rst_gen_inst/rst_cnt[18] , 
         \rst_gen_inst/n13454 , \rst_gen_inst/rst_cnt[17] , 
         \rst_gen_inst/n137[16] , \rst_gen_inst/n137[15] , 
         \rst_gen_inst/n21589 , \rst_gen_inst/rst_cnt[16] , 
         \rst_gen_inst/n13452 , \rst_gen_inst/rst_cnt[15] , 
         \rst_gen_inst/n137[14] , \rst_gen_inst/n137[13] , 
         \rst_gen_inst/n21187 , \rst_gen_inst/rst_cnt[14] , 
         \rst_gen_inst/n13450 , \rst_gen_inst/rst_cnt[13] , 
         \rst_gen_inst/n137[12] , \rst_gen_inst/n137[11] , 
         \rst_gen_inst/n21184 , \rst_gen_inst/rst_cnt[12] , 
         \rst_gen_inst/n13448 , \rst_gen_inst/rst_cnt[11] , 
         \rst_gen_inst/n137[10] , \rst_gen_inst/n137[9] , 
         \rst_gen_inst/n21181 , \rst_gen_inst/rst_cnt[10] , 
         \rst_gen_inst/n13446 , \rst_gen_inst/rst_cnt[9] , 
         \rst_gen_inst/n137[8] , \rst_gen_inst/n137[7] , \rst_gen_inst/n21178 , 
         \rst_gen_inst/rst_cnt[8] , \rst_gen_inst/n13444 , 
         \rst_gen_inst/rst_cnt[7] , \rst_gen_inst/n137[6] , 
         \rst_gen_inst/n137[5] , \rst_gen_inst/n21175 , 
         \rst_gen_inst/rst_cnt[6] , \rst_gen_inst/n13442 , 
         \rst_gen_inst/rst_cnt[5] , \rst_gen_inst/n137[4] , 
         \rst_gen_inst/n137[3] , \rst_gen_inst/n21172 , 
         \rst_gen_inst/rst_cnt[4] , \rst_gen_inst/n13440 , 
         \rst_gen_inst/rst_cnt[3] , \rst_gen_inst/n137[2] , 
         \rst_gen_inst/n137[1] , \rst_gen_inst/n21169 , 
         \rst_gen_inst/rst_cnt[2] , \rst_gen_inst/n13438 , 
         \rst_gen_inst/rst_cnt[1] , \rst_gen_inst/n137[0] , 
         \rst_gen_inst/n21163 , lock, \rst_gen_inst/rst_cnt[0] , 
         \disp_ctrl/n21247 , \disp_ctrl/n13494 , \p_padB_N_641[3] , 
         \p_padB_N_641[4] , \disp_ctrl/n13496 , \disp_ctrl/n21388 , 
         \disp_ctrl/n13401 , \p_padA_N_430[10] , 
         \disp_ctrl/p_padA_s_N_842[10] , \disp_ctrl/p_padA_s_N_842[11] , 
         \disp_ctrl/n13403 , \disp_ctrl/n21241 , \p_padB_N_641[2] , 
         \disp_ctrl/n21349 , \p_ball_N_219[10]/sig_000/FeedThruLUT , 
         \disp_ctrl/n13491 , \p_ball_N_219[9] , \p_ball_s1_N_731[9] , 
         \disp_ctrl/p_ball_s1_N_731[10] , \disp_ctrl/p_ball_s1_N_731[11] , 
         \disp_ctrl/n21364 , \p_padA_N_430[9] , \disp_ctrl/n13399 , 
         \p_padA_N_430[8] , \disp_ctrl/p_padA_s_N_842[8] , 
         \disp_ctrl/p_padA_s_N_842[9] , \disp_ctrl/n21322 , \disp_ctrl/n13358 , 
         \disp_ctrl/p_ball_s1_N_720[3] , \disp_ctrl/p_ball_s1_N_720[4] , 
         \disp_ctrl/n13360 , \disp_ctrl/n21346 , \p_ball_N_219[8] , 
         \disp_ctrl/n13489 , \p_ball_N_219[7] , \p_ball_s1_N_731[7] , 
         \p_ball_s1_N_731[8] , \disp_ctrl/n21343 , \p_ball_N_219[6] , 
         \disp_ctrl/n13487 , \p_ball_N_219[5] , \p_ball_s1_N_731[5] , 
         \p_ball_s1_N_731[6] , \disp_ctrl/n21361 , \p_padA_N_430[7] , 
         \disp_ctrl/n13397 , \p_padA_N_430[6] , \disp_ctrl/p_padA_s_N_842[6] , 
         \disp_ctrl/p_padA_s_N_842[7] , \disp_ctrl/n21340 , \p_ball_N_219[4] , 
         \disp_ctrl/n13485 , \p_ball_N_219[3] , \p_ball_s1_N_731[3] , 
         \p_ball_s1_N_731[4] , \disp_ctrl/n21319 , \disp_ctrl/n13356 , 
         \disp_ctrl/p_ball_s1_N_720[1] , \disp_ctrl/p_ball_s1_N_720[2] , 
         \disp_ctrl/n21316 , \y_ball[0] , \disp_ctrl/p_ball_s1_N_720[0] , 
         \disp_ctrl/n21337 , \p_ball_N_219[2] , \disp_ctrl/n13483 , 
         \p_ball_N_219[1] , \p_ball_s1_N_731[1] , \p_ball_s1_N_731[2] , 
         \disp_ctrl/n21283 , \disp_ctrl/n13615 , \disp_ctrl/p_padB_s_N_915[8] , 
         \p_padB_s_N_915[9] , \p_padB_N_501[10] , \disp_ctrl/n21334 , 
         \p_ball_s1_N_731[0] , \disp_ctrl/n21358 , \p_padA_N_430[5] , 
         \disp_ctrl/n13395 , \p_padA_N_430[4] , \disp_ctrl/p_padA_s_N_842[4] , 
         \disp_ctrl/p_padA_s_N_842[5] , \disp_ctrl/n21232 , \disp_ctrl/n13480 , 
         \disp_ctrl/n21280 , \disp_ctrl/n13613 , \disp_ctrl/p_padB_s_N_915[6] , 
         \disp_ctrl/p_padB_s_N_915[7] , \disp_ctrl/n21355 , \p_padA_N_430[3] , 
         \disp_ctrl/n13393 , \p_padA_N_430[2] , \disp_ctrl/p_padA_s_N_842[2] , 
         \disp_ctrl/p_padA_s_N_842[3] , \disp_ctrl/n21277 , \disp_ctrl/n13611 , 
         \disp_ctrl/p_padB_s_N_915[4] , \disp_ctrl/p_padB_s_N_915[5] , 
         \disp_ctrl/n21226 , \disp_ctrl/n13478 , \disp_ctrl/n21274 , 
         \disp_ctrl/n13609 , \disp_ctrl/p_padB_s_N_915[2] , 
         \disp_ctrl/p_padB_s_N_915[3] , \disp_ctrl/n21352 , 
         \disp_ctrl/p_padA_s_N_842[1] , \disp_ctrl/n21220 , \disp_ctrl/n13476 , 
         \disp_ctrl/n21271 , \disp_ctrl/p_padB_s_N_915[1] , \disp_ctrl/n21214 , 
         \disp_ctrl/n13474 , \disp_ctrl/n21385 , \disp_ctrl/n13390 , 
         \disp_ctrl/p_padA_s_N_875[12] , \disp_ctrl/n21208 , 
         \disp_ctrl/n21382 , \disp_ctrl/n13388 , 
         \disp_ctrl/p_padA_s_N_875[10] , \disp_ctrl/p_padA_s_N_875[11] , 
         \disp_ctrl/n21379 , \disp_ctrl/n13386 , \disp_ctrl/p_padA_s_N_875[8] , 
         \disp_ctrl/p_padA_s_N_875[9] , \disp_ctrl/n21202 , \disp_ctrl/n13471 , 
         \disp_ctrl/p_padA_s_N_804[8] , \p_padA_s_N_804[9] , 
         \p_padA_N_290[10] , \disp_ctrl/n21199 , \disp_ctrl/n13469 , 
         \disp_ctrl/p_padA_s_N_804[6] , \disp_ctrl/p_padA_s_N_804[7] , 
         \disp_ctrl/n21196 , \disp_ctrl/n13467 , \disp_ctrl/p_padA_s_N_804[4] , 
         \disp_ctrl/p_padA_s_N_804[5] , \disp_ctrl/n21193 , \disp_ctrl/n13465 , 
         \disp_ctrl/p_padA_s_N_804[2] , \disp_ctrl/p_padA_s_N_804[3] , 
         \disp_ctrl/n21190 , \disp_ctrl/p_padA_s_N_804[1] , \disp_ctrl/n21376 , 
         \disp_ctrl/n13384 , \disp_ctrl/p_padA_s_N_875[6] , 
         \disp_ctrl/p_padA_s_N_875[7] , \disp_ctrl/n21373 , \disp_ctrl/n13382 , 
         \disp_ctrl/p_padA_s_N_875[4] , \disp_ctrl/p_padA_s_N_875[5] , 
         \disp_ctrl/n21370 , \disp_ctrl/n13380 , \disp_ctrl/p_padA_s_N_875[2] , 
         \disp_ctrl/p_padA_s_N_875[3] , \disp_ctrl/n21418 , \disp_ctrl/n13333 , 
         \disp_ctrl/p_padB_s_N_986[2] , \disp_ctrl/p_padB_s_N_986[3] , 
         \disp_ctrl/n13335 , \disp_ctrl/n21427 , \p_padB_N_641[9] , 
         \disp_ctrl/n13339 , \p_padB_N_641[8] , \disp_ctrl/p_padB_s_N_986[8] , 
         \disp_ctrl/p_padB_s_N_986[9] , \disp_ctrl/n13341 , \disp_ctrl/n21424 , 
         \p_padB_N_641[7] , \disp_ctrl/n13337 , \p_padB_N_641[6] , 
         \disp_ctrl/p_padB_s_N_986[6] , \disp_ctrl/p_padB_s_N_986[7] , 
         \disp_ctrl/n21367 , \disp_ctrl/p_padA_s_N_875[1] , \disp_ctrl/n21235 , 
         \disp_ctrl/n13539 , \p_padA_N_323[11] , \p_padA_N_323[12] , 
         \disp_ctrl/n21412 , \disp_ctrl/n13377 , 
         \disp_ctrl/p_padB_s_N_953[12] , \disp_ctrl/n21229 , 
         \disp_ctrl/n13537 , \p_padA_N_323[9] , \p_padA_N_323[10] , 
         \disp_ctrl/n21268 , \disp_ctrl/n13434 , \p_padB_N_534[11] , 
         \p_padB_N_534[12] , \disp_ctrl/n21409 , \disp_ctrl/n13375 , 
         \p_padB_N_641[10] , \disp_ctrl/p_padB_s_N_953[10] , 
         \disp_ctrl/p_padB_s_N_953[11] , \disp_ctrl/n21406 , 
         \disp_ctrl/n13373 , \disp_ctrl/p_padB_s_N_953[8] , 
         \disp_ctrl/p_padB_s_N_953[9] , \disp_ctrl/n21262 , \disp_ctrl/n13432 , 
         \p_padB_N_534[9] , \p_padB_N_534[10] , \disp_ctrl/n21223 , 
         \disp_ctrl/n13535 , \p_padA_N_323[7] , \p_padA_N_323[8] , 
         \disp_ctrl/n21217 , \disp_ctrl/n13533 , \p_padA_N_323[5] , 
         \p_padA_N_323[6] , \disp_ctrl/n21256 , \disp_ctrl/n13430 , 
         \p_padB_N_534[7] , \p_padB_N_534[8] , \disp_ctrl/n21211 , 
         \disp_ctrl/n13531 , \p_padA_N_323[3] , \p_padA_N_323[4] , 
         \disp_ctrl/n21205 , \disp_ctrl/p_padA_N_323[2] , \disp_ctrl/n21250 , 
         \disp_ctrl/n13428 , \p_padB_N_641[5] , \p_padB_N_534[5] , 
         \p_padB_N_534[6] , \disp_ctrl/n21403 , \disp_ctrl/n13371 , 
         \disp_ctrl/p_padB_s_N_953[6] , \disp_ctrl/p_padB_s_N_953[7] , 
         \disp_ctrl/n21244 , \disp_ctrl/n13426 , \p_padB_N_534[3] , 
         \p_padB_N_534[4] , \disp_ctrl/n21238 , \p_padB_N_534[2] , 
         \disp_ctrl/n21400 , \disp_ctrl/n13369 , \disp_ctrl/p_padB_s_N_953[4] , 
         \disp_ctrl/p_padB_s_N_953[5] , \disp_ctrl/n21298 , \disp_ctrl/n13518 , 
         \p_ball_N_219[10] , \disp_ctrl/n21397 , \disp_ctrl/n13367 , 
         \disp_ctrl/p_padB_s_N_953[2] , \disp_ctrl/p_padB_s_N_953[3] , 
         \disp_ctrl/n21415 , \disp_ctrl/p_padB_s_N_986[1] , \disp_ctrl/n21295 , 
         \disp_ctrl/n13516 , \disp_ctrl/n21292 , \disp_ctrl/n13514 , 
         \disp_ctrl/n21394 , \disp_ctrl/p_padB_s_N_953[1] , \disp_ctrl/n21430 , 
         \disp_ctrl/p_padB_s_N_986[10] , \disp_ctrl/p_padB_s_N_986[11] , 
         \disp_ctrl/n13343 , \disp_ctrl/n21433 , 
         \disp_ctrl/p_padB_s_N_986[12] , \disp_ctrl/n21421 , 
         \disp_ctrl/p_padB_s_N_986[4] , \disp_ctrl/p_padB_s_N_986[5] , 
         \disp_ctrl/n21289 , \disp_ctrl/n13512 , \disp_ctrl/n21286 , 
         \disp_ctrl/n21331 , \disp_ctrl/n13364 , 
         \disp_ctrl/p_ball_s1_N_720[9] , \disp_ctrl/n21313 , 
         \disp_ctrl/n13509 , \p_ball_N_185[8] , \p_ball_N_185[9] , 
         \p_ball_N_185[10] , \disp_ctrl/n21310 , \disp_ctrl/n13507 , 
         \p_ball_N_185[6] , \p_ball_N_185[7] , \disp_ctrl/n21307 , 
         \disp_ctrl/n13505 , \p_ball_N_185[4] , \p_ball_N_185[5] , 
         \disp_ctrl/n21304 , \disp_ctrl/n13503 , \p_ball_N_185[2] , 
         \p_ball_N_185[3] , \disp_ctrl/n21328 , \disp_ctrl/n13362 , 
         \disp_ctrl/p_ball_s1_N_720[7] , \disp_ctrl/p_ball_s1_N_720[8] , 
         \disp_ctrl/n21325 , \disp_ctrl/p_ball_s1_N_720[5] , 
         \disp_ctrl/p_ball_s1_N_720[6] , \disp_ctrl/n21301 , \p_ball_N_185[1] , 
         \disp_ctrl/n21265 , \disp_ctrl/n13500 , \disp_ctrl/n21259 , 
         \disp_ctrl/n13498 , \disp_ctrl/n21391 , 
         \disp_ctrl/p_padA_s_N_842[12] , \disp_ctrl/n21253 , \col_ctrl/n14628 , 
         \col_ctrl/n17[1] , \scrA[0] , n3026, \col_ctrl/n16086 , \scrA[1] , 
         \col_ctrl/n2852 , n595, n8898, \col_ctrl/n17[2] , \col_ctrl/n13292 , 
         \scrA[2] , \col_ctrl/n17_adj_1858[0] , \col_ctrl/n17_adj_1858[1] , 
         \col_ctrl/scrB[0] , \col_ctrl/wall_col_N_1590 , \col_ctrl/scrB[1] , 
         n3815, \col_ctrl/n17_adj_1858[2] , \col_ctrl/scrB[2] , 
         \col_ctrl/n720[6] , \col_ctrl/n720[3] , \col_ctrl/n19013 , 
         \col_ctrl/n605 , A_up_c, \col_ctrl/n3124 , \col_ctrl/n594[3] , 
         \col_ctrl/n594[1] , wall_col_N_1589, n523, \col_ctrl/n3208 , 
         \col_ctrl/n594[6] , \col_ctrl/n594[5] , \col_ctrl/n846[6] , 
         \col_ctrl/n846[3] , n1060, \col_ctrl/n3201 , n7_adj_1911, rst_n, 
         \vga_ctrl/rgb_2__N_100[0] , altcol_N_134, pixval_N_132, n17564, j04_c, 
         pixval, \vga_ctrl/n1975 , j02_c, p_padA_N_322, 
         \disp_ctrl/p_padA_s_N_803 , \disp_ctrl/p_padA_s_N_800 , n5401, 
         \disp_ctrl/n12_c , \disp_ctrl/n15 , \disp_ctrl/n22 , \disp_ctrl/n23 , 
         \disp_ctrl/n21 , \disp_ctrl/n16101 , n19547, p_padB_N_500, 
         \disp_ctrl/n19612 , \disp_ctrl/p_padB_N_566 , \col_ctrl/n10 , n3101, 
         n2912, n2908, \disp_ctrl/scrB_mod/n2693 , n7952, n16083, 
         \col_ctrl/n19037 , n3017, \disp_ctrl/scrB_mod/n12 , 
         \disp_ctrl/scrB_mod/n8009 , n6_adj_1900, \col_ctrl/n20585 , 
         \col_ctrl/n19041 , \col_ctrl/n20110 , \col_ctrl/n5 , n18, n7994, 
         \col_ctrl/n20113 , \col_ctrl/n19038 , n16832, 
         \disp_ctrl/scrB_mod/n8188 , n5835, n16765, 
         \disp_ctrl/scrB_mod/n12_adj_1664 , \col_ctrl/n4 , \vga_ctrl/n11 , 
         n109, n2983, n2931, \disp_ctrl/scrA_mod/n19055 , \disp_ctrl/n17048 , 
         \disp_ctrl/n1942 , \disp_ctrl/n5_adj_1692 , \disp_ctrl/right_N_179 , 
         \disp_ctrl/n19016 , n8204, lossA, \disp_ctrl/n12_adj_1677 , n5819, 
         \disp_ctrl/scrA_mod/n19044 , \disp_ctrl/scrA_mod/n20584 , n2916, 
         \disp_ctrl/scrA_mod/n10_c , n8_adj_1869, n2936, 
         \disp_ctrl/scrA_mod/n20116 , \disp_ctrl/n2950 , n105, 
         \disp_ctrl/scrA_mod/n24 , \disp_ctrl/scrA_mod/n16883 , n6_adj_1887, 
         \disp_ctrl/scrA_mod/n19053 , n19030, \disp_ctrl/scrA_mod/n20119 , 
         \disp_ctrl/scrA_mod/n19048 , \disp_ctrl/scrA_mod/n19049 , 
         \disp_ctrl/altcolA , n17_adj_1891, n17_2, n19603, n16_adj_1892, 
         n19411, n19469, n19604, n4_adj_1882, n19571, n19579, n14_adj_1871, 
         n19311, n8_adj_1906, n19513, n19580, n13, n13_adj_1894, n19173, n15, 
         n11, n19367, n5_adj_1904, n7, n19238, n6_adj_1905, n9_adj_1880, n2860, 
         n10_adj_1903, \disp_ctrl/n17_adj_1717 , n19561, n19543, n16_adj_1883, 
         n19562, n18_adj_1889, n2932, n2969, n8158, \disp_ctrl/n8026 , n16056, 
         n3028, \disp_ctrl/scrA_mod/n4 , \disp_ctrl/scrA_mod/n4_adj_1661 , 
         \disp_ctrl/scrA_mod/n20 , \disp_ctrl/scrA_mod/n16073 , 
         \disp_ctrl/n19267 , n114, n134, p_padB_N_533, \enable_gen/n8222 , 
         pause_c, \enable_gen/n16939 , \enable_gen/n16909 , \enable_gen/n8150 , 
         \enable_gen/n16841 , \enable_gen/n6 , \enable_gen/n9 , 
         \enable_gen/n10 , \enable_gen/n16965 , \enable_gen/n7 , 
         x_ball_dir_N_1542, n6_adj_1913, x_ball_dir_N_1541, x_ball_dir_N_1505, 
         n17562, n7_adj_1910, \disp_ctrl/n16070 , \disp_ctrl/n5_adj_1756 , 
         \disp_ctrl/n6_adj_1757 , \disp_ctrl/n13_adj_1702 , \disp_ctrl/n8_c , 
         n7_adj_1890, \disp_ctrl/n3 , n10, \disp_ctrl/n8_adj_1673 , n5, n9, 
         \disp_ctrl/n16933 , n2007, n16059, \col_ctrl/n2656 , n16954, n8202, 
         n4_adj_1870, n19581, n4, n19585, n4_adj_1898, \disp_ctrl/n19599 , 
         n19588, n19587, p_ball_N_218, \disp_ctrl/n19489 , 
         \disp_ctrl/n5_adj_1748 , \disp_ctrl/n10_adj_1709 , n20604, n19291, 
         n14, n19501, n19289, n20608, n19586, n6, \disp_ctrl/n17542 , 
         n6_adj_1872, n19493, \p_ball_N_185[10]/sig_001/FeedThruLUT , 
         p_ball_N_184, n10_adj_1888, n16, n20657, n19283, n19590, 
         \disp_ctrl/n8_adj_1689 , n4_adj_1873, n19577, n19551, p_padA_N_289, 
         \disp_ctrl/n16_adj_1774 , \disp_ctrl/n19385 , 
         \disp_ctrl/n10_adj_1775 , \disp_ctrl/n17_adj_1776 , n19583, 
         n14_adj_1867, n19301, n8, n19507, n19584, n19582, n19589, n6_adj_1877, 
         n19021, n20624, n19349, n19484, n10_adj_1902, n19347, n20627, n19531, 
         n19598, n19597, n8_adj_1907, n6_adj_1884, n19248, 
         \disp_ctrl/n11_adj_1777 , n19193, n5_adj_1912, n6_adj_1908, n20615, 
         n19321, n10_adj_1875, n16_adj_1874, n19319, n20618, n19517, n19576, 
         n19575, n8_adj_1876, \disp_ctrl/n13_adj_1779 , n19222, n6_adj_1878, 
         p_padA_N_358, n7850, n2713, n19258, n8_adj_1885, n8_adj_1896, n19105, 
         n15_adj_1893, n11_adj_1895, n1062, \rst_gen_inst/n14634 , 
         \rst_gen_inst/n16010 , B_up_c, \col_ctrl/n16830 , \col_ctrl/n16866 , 
         \col_ctrl/n19023 , n19574, n19573, n19522, \disp_ctrl/n8_adj_1743 , 
         \disp_ctrl/n15_adj_1766 , n14_adj_1879, n19329, n20667, n19523, 
         n19327, n20671, n19572, \col_ctrl/n11 , \disp_ctrl/n11_adj_1724 , 
         \col_ctrl/n13 , \col_ctrl/n9 , \col_ctrl/n19204 , \col_ctrl/n19339 , 
         \col_ctrl/n15 , \col_ctrl/n15_adj_1819 , \col_ctrl/n19569 , 
         \col_ctrl/n14_adj_1854 , \col_ctrl/n19529 , \col_ctrl/n19570 , 
         x_ball_dir, x_ball_dir_N_1401, \col_ctrl/n7_adj_1853 , n16111, 
         pad_col_N_1626, n3079, pad_col, \col_ctrl/n11_adj_1814 , 
         \col_ctrl/n19183 , \col_ctrl/n13_adj_1815 , \col_ctrl/n9_adj_1817 , 
         \col_ctrl/n19357 , \col_ctrl/n19565 , \col_ctrl/n14_adj_1851 , 
         \col_ctrl/n19537 , \col_ctrl/n19566 , \col_ctrl/n9_adj_1848 , 
         \col_ctrl/n9_adj_1845 , \col_ctrl/n14_adj_1846 , \col_ctrl/n16980 , 
         y_ball_dir, \col_ctrl/n14_adj_1850 , \col_ctrl/n9_adj_1849 , 
         \col_ctrl/n17593 , altcolB, n3010, n8_adj_1914, n8005, n14_adj_1901, 
         n7897, n8184, n16833, n2243, \col_ctrl/n6 , \col_ctrl/n6_adj_1844 , 
         \col_ctrl/n16905 , A_down_c, \col_ctrl/n2521 , 
         \col_ctrl/n45_adj_1847 , \col_ctrl/y_ball_dir_N_1583 , 
         \col_ctrl/n16946 , \col_ctrl/n12 , \disp_ctrl/n7_adj_1708 , 
         \col_ctrl/n4_adj_1852 , \col_ctrl/n19563 , x_ball_dir_N_1439, 
         \col_ctrl/n4_adj_1855 , \col_ctrl/n19567 , \col_ctrl/n4_adj_1856 , 
         \col_ctrl/n16952 , \col_ctrl/n6_adj_1857 , n6_adj_1881, n6_adj_1886, 
         n19559, \vga_ctrl/vsync_N_117 , \vga_ctrl/n12_c , \vga_ctrl/n8134 , 
         \vga_ctrl/n16297 , \vga_ctrl/n8254 , j05_c, \vga_ctrl/n8_c , 
         \vga_ctrl/n7 , \vga_ctrl/n6_c , \disp_ctrl/n10_adj_1767 , 
         \vga_ctrl/n4 , \vga_ctrl/n8104 , \disp_ctrl/n8014 , n3024, n8160, 
         \vga_ctrl/n135 , \vga_ctrl/n8138 , \disp_ctrl/n13 , 
         \vga_ctrl/n4_adj_1808 , n131, \vga_ctrl/n6_adj_1799 , 
         \disp_ctrl/scrA_mod/n8098 , \disp_ctrl/scrA_mod/n16075 , n7958, 
         n16068, n113, p_padB_s_N_914, n12, \disp_ctrl/n16_adj_1693 , 
         \disp_ctrl/n19377 , \disp_ctrl/n17 , \disp_ctrl/n10_adj_1694 , 
         n8_adj_1915, \disp_ctrl/n13_adj_1676 , \vga_ctrl/n13 , n6_adj_1899, 
         \disp_ctrl/n19591 , \disp_ctrl/n19592 , \vga_ctrl/n7_adj_1805 , 
         \vga_ctrl/n8_adj_1806 , p_padA_N_252, n2858, n10_adj_1909, 
         \vga_ctrl/n16777 , \disp_ctrl/n7_adj_1716 , n16924, 
         \disp_ctrl/scrA_mod/n16077 , \disp_ctrl/n6_adj_1749 , 
         \disp_ctrl/n8_adj_1747 , \disp_ctrl/n19594 , n6_adj_1897, n19601, 
         \rst_gen_inst/n17 , \rst_gen_inst/n16 , \rst_gen_inst/n38 , n3222, 
         n16063, \rst_gen_inst/n25 , \rst_gen_inst/n23 , \rst_gen_inst/n24 , 
         \rst_gen_inst/n26 , n19214, \disp_ctrl/n18_c , \disp_ctrl/n14_c , 
         \disp_ctrl/n19 , \disp_ctrl/n22_adj_1681 , \disp_ctrl/n16104 , 
         \disp_ctrl/n17584 , \disp_ctrl/n11_adj_1675 , 
         \disp_ctrl/n15_adj_1667 , \disp_ctrl/n16 , \disp_ctrl/n10_c , 
         \disp_ctrl/n16_adj_1668 , \disp_ctrl/n11 , \disp_ctrl/n6_c , 
         \disp_ctrl/n5_c , \disp_ctrl/n4_c , \disp_ctrl/n2 , 
         \disp_ctrl/n16_adj_1718 , \disp_ctrl/n3_adj_1670 , \disp_ctrl/n16960 , 
         \disp_ctrl/n14_adj_1678 , \disp_ctrl/n10_adj_1695 , 
         \disp_ctrl/n22_adj_1697 , \disp_ctrl/n17588 , 
         \disp_ctrl/n21_adj_1696 , \disp_ctrl/p_ball_s2_N_765 , 
         \disp_ctrl/n17544 , \disp_ctrl/n13_adj_1707 , \disp_ctrl/n20 , 
         \disp_ctrl/n11_adj_1741 , \disp_ctrl/n19497 , \disp_ctrl/n19486 , 
         \disp_ctrl/n17_adj_1754 , \disp_ctrl/n9_adj_1761 , \disp_ctrl/n19596 , 
         \disp_ctrl/n19595 , \disp_ctrl/n15_adj_1727 , \disp_ctrl/n19265 , 
         \disp_ctrl/n11_adj_1690 , \enable_gen/gmv_flash_N_1263 , gmv_flash, 
         \disp_ctrl/n19558 , \disp_ctrl/n19557 , \disp_ctrl/n3_adj_1701 , 
         \disp_ctrl/n17_adj_1700 , \disp_ctrl/n13_adj_1699 , 
         \disp_ctrl/n5_adj_1698 , \disp_ctrl/n17560 , 
         \disp_ctrl/p_padB_s_N_1018 , \disp_ctrl/n17558 , 
         \disp_ctrl/n13_adj_1706 , \disp_ctrl/n15_adj_1705 , 
         \disp_ctrl/n19163 , \disp_ctrl/n11_adj_1704 , \disp_ctrl/n19155 , 
         \disp_ctrl/n6_adj_1710 , \disp_ctrl/n6_adj_1711 , 
         \disp_ctrl/n20_adj_1714 , \disp_ctrl/n19_adj_1712 , 
         \disp_ctrl/n22_adj_1715 , \disp_ctrl/n21_adj_1713 , 
         \disp_ctrl/n16827 , \disp_ctrl/n16943 , \disp_ctrl/n18_adj_1720 , 
         \disp_ctrl/n22_adj_1719 , \disp_ctrl/n9_adj_1733 , \disp_ctrl/n19123 , 
         \col_ctrl/n846[7] , \disp_ctrl/n15_adj_1721 , \disp_ctrl/n19611 , 
         \disp_ctrl/n19438 , \disp_ctrl/n19453 , \disp_ctrl/n19477 , 
         \disp_ctrl/n9_adj_1722 , \disp_ctrl/n16_adj_1729 , \disp_ctrl/n19069 , 
         \disp_ctrl/n13_adj_1723 , \col_ctrl/n720[7] , 
         \disp_ctrl/n15_adj_1725 , \disp_ctrl/n19615 , \disp_ctrl/n19429 , 
         \disp_ctrl/n19613 , \disp_ctrl/n19434 , \disp_ctrl/n19616 , 
         \disp_ctrl/n13_adj_1726 , \disp_ctrl/n14_adj_1728 , 
         \disp_ctrl/n17576 , \disp_ctrl/n9_adj_1730 , \disp_ctrl/n19086 , 
         \disp_ctrl/n13_adj_1731 , \disp_ctrl/n11_adj_1739 , 
         \disp_ctrl/n17556 , \disp_ctrl/n16_adj_1734 , 
         \disp_ctrl/p_ball_s2_N_764 , \disp_ctrl/n17546 , \disp_ctrl/n19463 , 
         \disp_ctrl/n19431 , \disp_ctrl/n19458 , \disp_ctrl/n10_adj_1742 , 
         n6_adj_1868, \disp_ctrl/n19120 , \disp_ctrl/n11_adj_1772 , 
         \disp_ctrl/n13_adj_1771 , \disp_ctrl/n9_adj_1770 , \disp_ctrl/n19403 , 
         \disp_ctrl/n3_adj_1736 , \disp_ctrl/n18_adj_1737 , \disp_ctrl/n17570 , 
         \disp_ctrl/n6_adj_1738 , \disp_ctrl/n19465 , \disp_ctrl/n19423 , 
         \disp_ctrl/n6_adj_1744 , \disp_ctrl/n13_adj_1762 , 
         \disp_ctrl/n11_adj_1763 , \disp_ctrl/n19399 , \disp_ctrl/n6_adj_1745 , 
         \disp_ctrl/n19481 , \disp_ctrl/n8_adj_1740 , \disp_ctrl/n6_adj_1746 , 
         \disp_ctrl/n8_adj_1703 , \disp_ctrl/p_padB_N_463 , \disp_ctrl/n3035 , 
         \disp_ctrl/n16058 , \disp_ctrl/n16215 , \disp_ctrl/n7_adj_1750 , 
         \disp_ctrl/n19593 , \disp_ctrl/n15_adj_1760 , \disp_ctrl/n19480 , 
         \disp_ctrl/p_padA_N_429 , \disp_ctrl/p_padA_N_424 , 
         \disp_ctrl/p_padB_N_640 , \disp_ctrl/n19472 , \disp_ctrl/n19471 , 
         \disp_ctrl/n8_adj_1751 , \disp_ctrl/n4_adj_1753 , \disp_ctrl/n19609 , 
         \disp_ctrl/n15_adj_1778 , \disp_ctrl/n17578 , \disp_ctrl/n17568 , 
         \disp_ctrl/n17572 , \disp_ctrl/n4_adj_1755 , \disp_ctrl/n19607 , 
         \disp_ctrl/n16_adj_1758 , \disp_ctrl/n19600 , \disp_ctrl/n2933 , 
         \disp_ctrl/n6_adj_1765 , \disp_ctrl/n19606 , \disp_ctrl/n19605 , 
         \disp_ctrl/n15_adj_1769 , \disp_ctrl/n14_adj_1768 , 
         \disp_ctrl/n4_adj_1773 , \disp_ctrl/n19617 , \disp_ctrl/n6_adj_1752 , 
         \disp_ctrl/n6_adj_1780 , \disp_ctrl/n19555 , 
         \disp_ctrl/scrA_mod/n8_adj_1662 , \disp_ctrl/scrA_mod/n16941 , n19602, 
         n19560, \col_ctrl/n19568 , \col_ctrl/n19564 , n19578, 
         \disp_ctrl/n19610 , \disp_ctrl/n19608 , \disp_ctrl/n19556 , 
         \vga_ctrl/hsync_N_109 , \vga_ctrl/n8_adj_1789 , j01_c, n3219, n16108, 
         \enable_gen/n3220$n0 , B_down_c, \col_ctrl/n594[7] , 
         \wall_col_N_1589$n1 , wall_col, j06_c, \NULL/sig_000/FeedThruLUT , 
         clk_in_c, \mypll/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .DI1(\enable_gen/n97[22] ), .DI0(\enable_gen/n97[21] ), 
    .D1(\enable_gen/n21523 ), .C1(\enable_gen/countergmv[22] ), 
    .D0(\enable_gen/n13605 ), .C0(\enable_gen/countergmv[21] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13605 ), 
    .CIN1(\enable_gen/n21523 ), .Q0(\enable_gen/countergmv[21] ), 
    .Q1(\enable_gen/countergmv[22] ), .F0(\enable_gen/n97[21] ), 
    .F1(\enable_gen/n97[22] ), .COUT0(\enable_gen/n21523 ));
  SLICE_1 SLICE_1( .DI1(\enable_gen/n97[20] ), .DI0(\enable_gen/n97[19] ), 
    .D1(\enable_gen/n21514 ), .C1(\enable_gen/countergmv[20] ), 
    .D0(\enable_gen/n13603 ), .C0(\enable_gen/countergmv[19] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13603 ), 
    .CIN1(\enable_gen/n21514 ), .Q0(\enable_gen/countergmv[19] ), 
    .Q1(\enable_gen/countergmv[20] ), .F0(\enable_gen/n97[19] ), 
    .F1(\enable_gen/n97[20] ), .COUT1(\enable_gen/n13605 ), 
    .COUT0(\enable_gen/n21514 ));
  SLICE_2 SLICE_2( .DI1(\enable_gen/n97[18] ), .DI0(\enable_gen/n97[17] ), 
    .D1(\enable_gen/n21469 ), .C1(\enable_gen/countergmv[18] ), 
    .D0(\enable_gen/n13601 ), .C0(\enable_gen/countergmv[17] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13601 ), 
    .CIN1(\enable_gen/n21469 ), .Q0(\enable_gen/countergmv[17] ), 
    .Q1(\enable_gen/countergmv[18] ), .F0(\enable_gen/n97[17] ), 
    .F1(\enable_gen/n97[18] ), .COUT1(\enable_gen/n13603 ), 
    .COUT0(\enable_gen/n21469 ));
  SLICE_3 SLICE_3( .DI1(\enable_gen/n97[16] ), .DI0(\enable_gen/n97[15] ), 
    .D1(\enable_gen/n21460 ), .C1(\enable_gen/countergmv[16] ), 
    .D0(\enable_gen/n13599 ), .C0(\enable_gen/countergmv[15] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13599 ), 
    .CIN1(\enable_gen/n21460 ), .Q0(\enable_gen/countergmv[15] ), 
    .Q1(\enable_gen/countergmv[16] ), .F0(\enable_gen/n97[15] ), 
    .F1(\enable_gen/n97[16] ), .COUT1(\enable_gen/n13601 ), 
    .COUT0(\enable_gen/n21460 ));
  SLICE_4 SLICE_4( .DI1(\enable_gen/n97[14] ), .DI0(\enable_gen/n97[13] ), 
    .D1(\enable_gen/n21457 ), .C1(\enable_gen/countergmv[14] ), 
    .D0(\enable_gen/n13597 ), .C0(\enable_gen/countergmv[13] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13597 ), 
    .CIN1(\enable_gen/n21457 ), .Q0(\enable_gen/countergmv[13] ), 
    .Q1(\enable_gen/countergmv[14] ), .F0(\enable_gen/n97[13] ), 
    .F1(\enable_gen/n97[14] ), .COUT1(\enable_gen/n13599 ), 
    .COUT0(\enable_gen/n21457 ));
  SLICE_5 SLICE_5( .DI1(\enable_gen/n97[12] ), .DI0(\enable_gen/n97[11] ), 
    .D1(\enable_gen/n21454 ), .C1(\enable_gen/countergmv[12] ), 
    .D0(\enable_gen/n13595 ), .C0(\enable_gen/countergmv[11] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13595 ), 
    .CIN1(\enable_gen/n21454 ), .Q0(\enable_gen/countergmv[11] ), 
    .Q1(\enable_gen/countergmv[12] ), .F0(\enable_gen/n97[11] ), 
    .F1(\enable_gen/n97[12] ), .COUT1(\enable_gen/n13597 ), 
    .COUT0(\enable_gen/n21454 ));
  SLICE_6 SLICE_6( .DI1(\enable_gen/n97[10] ), .DI0(\enable_gen/n97[9] ), 
    .D1(\enable_gen/n21451 ), .C1(\enable_gen/countergmv[10] ), 
    .D0(\enable_gen/n13593 ), .C0(\enable_gen/countergmv[9] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13593 ), 
    .CIN1(\enable_gen/n21451 ), .Q0(\enable_gen/countergmv[9] ), 
    .Q1(\enable_gen/countergmv[10] ), .F0(\enable_gen/n97[9] ), 
    .F1(\enable_gen/n97[10] ), .COUT1(\enable_gen/n13595 ), 
    .COUT0(\enable_gen/n21451 ));
  SLICE_7 SLICE_7( .DI1(\enable_gen/n97[8] ), .DI0(\enable_gen/n97[7] ), 
    .D1(\enable_gen/n21448 ), .C1(\enable_gen/countergmv[8] ), 
    .D0(\enable_gen/n13591 ), .C0(\enable_gen/countergmv[7] ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13591 ), 
    .CIN1(\enable_gen/n21448 ), .Q0(\enable_gen/countergmv[7] ), 
    .Q1(\enable_gen/countergmv[8] ), .F0(\enable_gen/n97[7] ), 
    .F1(\enable_gen/n97[8] ), .COUT1(\enable_gen/n13593 ), 
    .COUT0(\enable_gen/n21448 ));
  SLICE_8 SLICE_8( .DI1(\enable_gen/n97[6] ), .DI0(\enable_gen/n97[5] ), 
    .D1(\enable_gen/n21445 ), .C1(\enable_gen/countergmv[6] ), 
    .D0(\enable_gen/n13589 ), .C0(\enable_gen/n18 ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN0(\enable_gen/n13589 ), 
    .CIN1(\enable_gen/n21445 ), .Q0(\enable_gen/n18 ), 
    .Q1(\enable_gen/countergmv[6] ), .F0(\enable_gen/n97[5] ), 
    .F1(\enable_gen/n97[6] ), .COUT1(\enable_gen/n13591 ), 
    .COUT0(\enable_gen/n21445 ));
  SLICE_9 SLICE_9( .DI1(\enable_gen/n97[4] ), .DI0(\enable_gen/n97[3] ), 
    .D1(\enable_gen/n21442 ), .C1(\enable_gen/n19 ), .D0(\enable_gen/n13587 ), 
    .C0(\enable_gen/n20 ), .CE(n3073), .LSR(\enable_gen/n3134 ), .CLK(clk), 
    .CIN0(\enable_gen/n13587 ), .CIN1(\enable_gen/n21442 ), 
    .Q0(\enable_gen/n20 ), .Q1(\enable_gen/n19 ), .F0(\enable_gen/n97[3] ), 
    .F1(\enable_gen/n97[4] ), .COUT1(\enable_gen/n13589 ), 
    .COUT0(\enable_gen/n21442 ));
  SLICE_10 SLICE_10( .DI1(\enable_gen/n97[2] ), .DI0(\enable_gen/n97[1] ), 
    .D1(\enable_gen/n21439 ), .C1(\enable_gen/n21 ), .D0(\enable_gen/n13585 ), 
    .C0(\enable_gen/n22 ), .CE(n3073), .LSR(\enable_gen/n3134 ), .CLK(clk), 
    .CIN0(\enable_gen/n13585 ), .CIN1(\enable_gen/n21439 ), 
    .Q0(\enable_gen/n22 ), .Q1(\enable_gen/n21 ), .F0(\enable_gen/n97[1] ), 
    .F1(\enable_gen/n97[2] ), .COUT1(\enable_gen/n13587 ), 
    .COUT0(\enable_gen/n21439 ));
  SLICE_11 SLICE_11( .DI1(\enable_gen/n97[0] ), .D1(\enable_gen/n21436 ), 
    .C1(\enable_gen/n23 ), .B1(\j06_pad.vcc ), .CE(n3073), 
    .LSR(\enable_gen/n3134 ), .CLK(clk), .CIN1(\enable_gen/n21436 ), 
    .Q1(\enable_gen/n23 ), .F1(\enable_gen/n97[0] ), 
    .COUT1(\enable_gen/n13585 ), .COUT0(\enable_gen/n21436 ));
  SLICE_12 SLICE_12( .DI1(\enable_gen/n81[18] ), .DI0(\enable_gen/n81[17] ), 
    .D1(\enable_gen/n21517 ), .C1(\enable_gen/counter[18] ), 
    .D0(\enable_gen/n13581 ), .C0(\enable_gen/counter[17] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13581 ), 
    .CIN1(\enable_gen/n21517 ), .Q0(\enable_gen/counter[17] ), 
    .Q1(\enable_gen/counter[18] ), .F0(\enable_gen/n81[17] ), 
    .F1(\enable_gen/n81[18] ), .COUT0(\enable_gen/n21517 ));
  SLICE_13 SLICE_13( .DI1(\enable_gen/n81[16] ), .DI0(\enable_gen/n81[15] ), 
    .D1(\enable_gen/n21496 ), .C1(\enable_gen/counter[16] ), 
    .D0(\enable_gen/n13579 ), .C0(\enable_gen/counter[15] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13579 ), 
    .CIN1(\enable_gen/n21496 ), .Q0(\enable_gen/counter[15] ), 
    .Q1(\enable_gen/counter[16] ), .F0(\enable_gen/n81[15] ), 
    .F1(\enable_gen/n81[16] ), .COUT1(\enable_gen/n13581 ), 
    .COUT0(\enable_gen/n21496 ));
  SLICE_14 SLICE_14( .DI1(\enable_gen/n81[14] ), .DI0(\enable_gen/n81[13] ), 
    .D1(\enable_gen/n21493 ), .C1(\enable_gen/counter[14] ), 
    .D0(\enable_gen/n13577 ), .C0(\enable_gen/counter[13] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13577 ), 
    .CIN1(\enable_gen/n21493 ), .Q0(\enable_gen/counter[13] ), 
    .Q1(\enable_gen/counter[14] ), .F0(\enable_gen/n81[13] ), 
    .F1(\enable_gen/n81[14] ), .COUT1(\enable_gen/n13579 ), 
    .COUT0(\enable_gen/n21493 ));
  SLICE_15 SLICE_15( .DI1(\enable_gen/n81[12] ), .DI0(\enable_gen/n81[11] ), 
    .D1(\enable_gen/n21490 ), .C1(\enable_gen/counter[12] ), 
    .D0(\enable_gen/n13575 ), .C0(\enable_gen/counter[11] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13575 ), 
    .CIN1(\enable_gen/n21490 ), .Q0(\enable_gen/counter[11] ), 
    .Q1(\enable_gen/counter[12] ), .F0(\enable_gen/n81[11] ), 
    .F1(\enable_gen/n81[12] ), .COUT1(\enable_gen/n13577 ), 
    .COUT0(\enable_gen/n21490 ));
  SLICE_16 SLICE_16( .DI1(\enable_gen/n81[10] ), .DI0(\enable_gen/n81[9] ), 
    .D1(\enable_gen/n21487 ), .C1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/n13573 ), .C0(\enable_gen/counter[9] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13573 ), 
    .CIN1(\enable_gen/n21487 ), .Q0(\enable_gen/counter[9] ), 
    .Q1(\enable_gen/counter[10] ), .F0(\enable_gen/n81[9] ), 
    .F1(\enable_gen/n81[10] ), .COUT1(\enable_gen/n13575 ), 
    .COUT0(\enable_gen/n21487 ));
  SLICE_17 SLICE_17( .DI1(\enable_gen/n81[8] ), .DI0(\enable_gen/n81[7] ), 
    .D1(\enable_gen/n21484 ), .C1(\enable_gen/counter[8] ), 
    .D0(\enable_gen/n13571 ), .C0(\enable_gen/counter[7] ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13571 ), 
    .CIN1(\enable_gen/n21484 ), .Q0(\enable_gen/counter[7] ), 
    .Q1(\enable_gen/counter[8] ), .F0(\enable_gen/n81[7] ), 
    .F1(\enable_gen/n81[8] ), .COUT1(\enable_gen/n13573 ), 
    .COUT0(\enable_gen/n21484 ));
  SLICE_18 SLICE_18( .DI1(\enable_gen/n81[6] ), .DI0(\enable_gen/n81[5] ), 
    .D1(\enable_gen/n21481 ), .C1(\enable_gen/counter[6] ), 
    .D0(\enable_gen/n13569 ), .C0(\enable_gen/n14 ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN0(\enable_gen/n13569 ), 
    .CIN1(\enable_gen/n21481 ), .Q0(\enable_gen/n14 ), 
    .Q1(\enable_gen/counter[6] ), .F0(\enable_gen/n81[5] ), 
    .F1(\enable_gen/n81[6] ), .COUT1(\enable_gen/n13571 ), 
    .COUT0(\enable_gen/n21481 ));
  SLICE_19 SLICE_19( .DI1(\enable_gen/n81[4] ), .DI0(\enable_gen/n81[3] ), 
    .D1(\enable_gen/n21478 ), .C1(\enable_gen/n15 ), .D0(\enable_gen/n13567 ), 
    .C0(\enable_gen/n16 ), .CE(n3073), .LSR(\enable_gen/n3220 ), .CLK(clk), 
    .CIN0(\enable_gen/n13567 ), .CIN1(\enable_gen/n21478 ), 
    .Q0(\enable_gen/n16 ), .Q1(\enable_gen/n15 ), .F0(\enable_gen/n81[3] ), 
    .F1(\enable_gen/n81[4] ), .COUT1(\enable_gen/n13569 ), 
    .COUT0(\enable_gen/n21478 ));
  SLICE_20 SLICE_20( .DI1(\enable_gen/n81[2] ), .DI0(\enable_gen/n81[1] ), 
    .D1(\enable_gen/n21475 ), .C1(\enable_gen/n17 ), .D0(\enable_gen/n13565 ), 
    .C0(\enable_gen/n18_adj_1862 ), .CE(n3073), .LSR(\enable_gen/n3220 ), 
    .CLK(clk), .CIN0(\enable_gen/n13565 ), .CIN1(\enable_gen/n21475 ), 
    .Q0(\enable_gen/n18_adj_1862 ), .Q1(\enable_gen/n17 ), 
    .F0(\enable_gen/n81[1] ), .F1(\enable_gen/n81[2] ), 
    .COUT1(\enable_gen/n13567 ), .COUT0(\enable_gen/n21475 ));
  SLICE_21 SLICE_21( .DI1(\enable_gen/n81[0] ), .D1(\enable_gen/n21472 ), 
    .C1(\enable_gen/n19_adj_1866 ), .B1(\j06_pad.vcc ), .CE(n3073), 
    .LSR(\enable_gen/n3220 ), .CLK(clk), .CIN1(\enable_gen/n21472 ), 
    .Q1(\enable_gen/n19_adj_1866 ), .F1(\enable_gen/n81[0] ), 
    .COUT1(\enable_gen/n13565 ), .COUT0(\enable_gen/n21472 ));
  SLICE_22 SLICE_22( .DI1(\col_ctrl/n52_adj_1861[8] ), 
    .DI0(\col_ctrl/n52_adj_1861[7] ), .D1(\col_ctrl/n21562 ), 
    .C1(\col_ctrl/n510 ), .B1(\y_ball[9] ), .D0(\col_ctrl/n13352 ), 
    .C0(\col_ctrl/n510 ), .B0(\y_ball[8] ), .CE(n3074), .LSR(n3209), .CLK(clk), 
    .CIN0(\col_ctrl/n13352 ), .CIN1(\col_ctrl/n21562 ), .Q0(\y_ball[8] ), 
    .Q1(\y_ball[9] ), .F0(\col_ctrl/n52_adj_1861[7] ), 
    .F1(\col_ctrl/n52_adj_1861[8] ), .COUT0(\col_ctrl/n21562 ));
  SLICE_23 SLICE_23( .D1(\col_ctrl/n21559 ), .C1(\col_ctrl/n510 ), 
    .B1(\y_ball[7] ), .D0(\col_ctrl/n13350 ), .C0(\col_ctrl/n510 ), 
    .B0(\y_ball[6] ), .CIN0(\col_ctrl/n13350 ), .CIN1(\col_ctrl/n21559 ), 
    .F0(\col_ctrl/n52_adj_1861[5] ), .F1(\col_ctrl/n52_adj_1861[6] ), 
    .COUT1(\col_ctrl/n13352 ), .COUT0(\col_ctrl/n21559 ));
  SLICE_24 SLICE_24( .DI0(\col_ctrl/n52_adj_1861[3] ), .D1(\col_ctrl/n21556 ), 
    .C1(\col_ctrl/n510 ), .B1(\y_ball[5] ), .D0(\col_ctrl/n13348 ), 
    .C0(\col_ctrl/n510 ), .B0(\y_ball[4] ), .CE(n3074), .LSR(n3209), .CLK(clk), 
    .CIN0(\col_ctrl/n13348 ), .CIN1(\col_ctrl/n21556 ), .Q0(\y_ball[4] ), 
    .F0(\col_ctrl/n52_adj_1861[3] ), .F1(\col_ctrl/n52_adj_1861[4] ), 
    .COUT1(\col_ctrl/n13350 ), .COUT0(\col_ctrl/n21556 ));
  SLICE_25 SLICE_25( .DI0(\col_ctrl/n52_adj_1861[1] ), .D1(\col_ctrl/n21553 ), 
    .C1(\col_ctrl/n510 ), .B1(\y_ball[3] ), .D0(\col_ctrl/n13346 ), 
    .C0(\col_ctrl/n510 ), .B0(\y_ball[2] ), .CE(n3074), .LSR(n3209), .CLK(clk), 
    .CIN0(\col_ctrl/n13346 ), .CIN1(\col_ctrl/n21553 ), .Q0(\y_ball[2] ), 
    .F0(\col_ctrl/n52_adj_1861[1] ), .F1(\col_ctrl/n52_adj_1861[2] ), 
    .COUT1(\col_ctrl/n13348 ), .COUT0(\col_ctrl/n21553 ));
  SLICE_26 SLICE_26( .DI1(\col_ctrl/n52_adj_1860[8] ), 
    .DI0(\col_ctrl/n52_adj_1860[7] ), .D1(\col_ctrl/n21613 ), 
    .C1(\col_ctrl/n554 ), .B1(\y_padB[9] ), .D0(\col_ctrl/n13527 ), 
    .C0(\col_ctrl/n554 ), .B0(\y_padB[8] ), .CE(n3086), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13527 ), .CIN1(\col_ctrl/n21613 ), .Q0(\y_padB[8] ), 
    .Q1(\y_padB[9] ), .F0(\col_ctrl/n52_adj_1860[7] ), 
    .F1(\col_ctrl/n52_adj_1860[8] ), .COUT0(\col_ctrl/n21613 ));
  SLICE_27 SLICE_27( .DI1(\col_ctrl/n52[8] ), .DI0(\col_ctrl/n52[7] ), 
    .D1(\col_ctrl/n21505 ), .C1(\col_ctrl/n476 ), .B1(\x_ball[9] ), 
    .D0(\col_ctrl/n13422 ), .C0(\col_ctrl/n476 ), .B0(\x_ball[8] ), 
    .CE(game_en), .LSR(n3810), .CLK(clk), .CIN0(\col_ctrl/n13422 ), 
    .CIN1(\col_ctrl/n21505 ), .Q0(\x_ball[8] ), .Q1(\x_ball[9] ), 
    .F0(\col_ctrl/n52[7] ), .F1(\col_ctrl/n52[8] ), .COUT0(\col_ctrl/n21505 ));
  SLICE_28 SLICE_28( .D1(\col_ctrl/n21610 ), .C1(\col_ctrl/n554 ), 
    .B1(\y_padB[7] ), .D0(\col_ctrl/n13525 ), .C0(\col_ctrl/n554 ), 
    .B0(\y_padB[6] ), .CIN0(\col_ctrl/n13525 ), .CIN1(\col_ctrl/n21610 ), 
    .F0(\col_ctrl/n52_adj_1860[5] ), .F1(\col_ctrl/n52_adj_1860[6] ), 
    .COUT1(\col_ctrl/n13527 ), .COUT0(\col_ctrl/n21610 ));
  SLICE_29 SLICE_29( .DI1(\col_ctrl/n52_adj_1860[4] ), 
    .DI0(\col_ctrl/n52_adj_1860[3] ), .D1(\col_ctrl/n21607 ), 
    .C1(\col_ctrl/n554 ), .B1(\y_padB[5] ), .D0(\col_ctrl/n13523 ), 
    .C0(\col_ctrl/n554 ), .B0(\y_padB[4] ), .CE(n3086), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13523 ), .CIN1(\col_ctrl/n21607 ), .Q0(\y_padB[4] ), 
    .Q1(\y_padB[5] ), .F0(\col_ctrl/n52_adj_1860[3] ), 
    .F1(\col_ctrl/n52_adj_1860[4] ), .COUT1(\col_ctrl/n13525 ), 
    .COUT0(\col_ctrl/n21607 ));
  SLICE_30 SLICE_30( .DI1(\col_ctrl/n52[6] ), .DI0(\col_ctrl/n52[5] ), 
    .D1(\col_ctrl/n21502 ), .C1(\col_ctrl/n476 ), .B1(\x_ball[7] ), 
    .D0(\col_ctrl/n13420 ), .C0(\col_ctrl/n476 ), .B0(\x_ball[6] ), 
    .CE(game_en), .LSR(n3810), .CLK(clk), .CIN0(\col_ctrl/n13420 ), 
    .CIN1(\col_ctrl/n21502 ), .Q0(\x_ball[6] ), .Q1(\x_ball[7] ), 
    .F0(\col_ctrl/n52[5] ), .F1(\col_ctrl/n52[6] ), .COUT1(\col_ctrl/n13422 ), 
    .COUT0(\col_ctrl/n21502 ));
  SLICE_31 SLICE_31( .DI1(\col_ctrl/n52[4] ), .DI0(\col_ctrl/n52[3] ), 
    .D1(\col_ctrl/n21499 ), .C1(\col_ctrl/n476 ), .B1(\x_ball[5] ), 
    .D0(\col_ctrl/n13418 ), .C0(\col_ctrl/n476 ), .B0(\x_ball[4] ), 
    .CE(game_en), .LSR(n3810), .CLK(clk), .CIN0(\col_ctrl/n13418 ), 
    .CIN1(\col_ctrl/n21499 ), .Q0(\x_ball[4] ), .Q1(\x_ball[5] ), 
    .F0(\col_ctrl/n52[3] ), .F1(\col_ctrl/n52[4] ), .COUT1(\col_ctrl/n13420 ), 
    .COUT0(\col_ctrl/n21499 ));
  SLICE_32 SLICE_32( .DI0(\col_ctrl/n52_adj_1860[1] ), .D1(\col_ctrl/n21547 ), 
    .C1(\col_ctrl/n554 ), .B1(\y_padB[3] ), .D0(\col_ctrl/n13521 ), 
    .C0(\col_ctrl/n554 ), .B0(\y_padB[2] ), .CE(n3086), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13521 ), .CIN1(\col_ctrl/n21547 ), .Q0(\y_padB[2] ), 
    .F0(\col_ctrl/n52_adj_1860[1] ), .F1(\col_ctrl/n52_adj_1860[2] ), 
    .COUT1(\col_ctrl/n13523 ), .COUT0(\col_ctrl/n21547 ));
  SLICE_33 SLICE_33( .DI1(\col_ctrl/n52_adj_1860[0] ), .D1(\col_ctrl/n21544 ), 
    .C1(\j06_pad.vcc ), .B1(\y_padB[1] ), .CE(n3086), .LSR(n3818), .CLK(clk), 
    .CIN1(\col_ctrl/n21544 ), .Q1(\y_padB[1] ), 
    .F1(\col_ctrl/n52_adj_1860[0] ), .COUT1(\col_ctrl/n13521 ), 
    .COUT0(\col_ctrl/n21544 ));
  SLICE_34 SLICE_34( .DI1(\col_ctrl/n52[2] ), .DI0(\col_ctrl/n52[1] ), 
    .D1(\col_ctrl/n21466 ), .C1(\col_ctrl/n476 ), .B1(\x_ball[3] ), 
    .D0(\col_ctrl/n13416 ), .C0(\col_ctrl/n476 ), .B0(\x_ball[2] ), 
    .CE(game_en), .LSR(n3810), .CLK(clk), .CIN0(\col_ctrl/n13416 ), 
    .CIN1(\col_ctrl/n21466 ), .Q0(\x_ball[2] ), .Q1(\x_ball[3] ), 
    .F0(\col_ctrl/n52[1] ), .F1(\col_ctrl/n52[2] ), .COUT1(\col_ctrl/n13418 ), 
    .COUT0(\col_ctrl/n21466 ));
  SLICE_35 SLICE_35( .DI1(\col_ctrl/n52[0] ), .D1(\col_ctrl/n21463 ), 
    .C1(\j06_pad.vcc ), .B1(\x_ball[1] ), .CE(game_en), .LSR(n3810), .CLK(clk), 
    .CIN1(\col_ctrl/n21463 ), .Q1(\x_ball[1] ), .F1(\col_ctrl/n52[0] ), 
    .COUT1(\col_ctrl/n13416 ), .COUT0(\col_ctrl/n21463 ));
  SLICE_36 SLICE_36( .DI1(\col_ctrl/n52_adj_1859[8] ), 
    .DI0(\col_ctrl/n52_adj_1859[7] ), .D1(\col_ctrl/n21538 ), 
    .C1(\col_ctrl/n532 ), .B1(\y_padA[9] ), .D0(\col_ctrl/n13412 ), 
    .C0(\col_ctrl/n532 ), .B0(\y_padA[8] ), .CE(n3077), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13412 ), .CIN1(\col_ctrl/n21538 ), .Q0(\y_padA[8] ), 
    .Q1(\y_padA[9] ), .F0(\col_ctrl/n52_adj_1859[7] ), 
    .F1(\col_ctrl/n52_adj_1859[8] ), .COUT0(\col_ctrl/n21538 ));
  SLICE_37 SLICE_37( .D1(\col_ctrl/n21550 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\col_ctrl/n21550 ), 
    .F1(\col_ctrl/n52_adj_1861[0] ), .COUT1(\col_ctrl/n13346 ), 
    .COUT0(\col_ctrl/n21550 ));
  SLICE_38 SLICE_38( .D1(\col_ctrl/n21535 ), .C1(\col_ctrl/n532 ), 
    .B1(\y_padA[7] ), .D0(\col_ctrl/n13410 ), .C0(\col_ctrl/n532 ), 
    .B0(\y_padA[6] ), .CIN0(\col_ctrl/n13410 ), .CIN1(\col_ctrl/n21535 ), 
    .F0(\col_ctrl/n52_adj_1859[5] ), .F1(\col_ctrl/n52_adj_1859[6] ), 
    .COUT1(\col_ctrl/n13412 ), .COUT0(\col_ctrl/n21535 ));
  SLICE_39 SLICE_39( .DI1(\col_ctrl/n52_adj_1859[4] ), 
    .DI0(\col_ctrl/n52_adj_1859[3] ), .D1(\col_ctrl/n21532 ), 
    .C1(\col_ctrl/n532 ), .B1(\y_padA[5] ), .D0(\col_ctrl/n13408 ), 
    .C0(\col_ctrl/n532 ), .B0(\y_padA[4] ), .CE(n3077), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13408 ), .CIN1(\col_ctrl/n21532 ), .Q0(\y_padA[4] ), 
    .Q1(\y_padA[5] ), .F0(\col_ctrl/n52_adj_1859[3] ), 
    .F1(\col_ctrl/n52_adj_1859[4] ), .COUT1(\col_ctrl/n13410 ), 
    .COUT0(\col_ctrl/n21532 ));
  SLICE_40 SLICE_40( .DI0(\col_ctrl/n52_adj_1859[1] ), .D1(\col_ctrl/n21529 ), 
    .C1(\col_ctrl/n532 ), .B1(\y_padA[3] ), .D0(\col_ctrl/n13406 ), 
    .C0(\col_ctrl/n532 ), .B0(\y_padA[2] ), .CE(n3077), .LSR(n3818), .CLK(clk), 
    .CIN0(\col_ctrl/n13406 ), .CIN1(\col_ctrl/n21529 ), .Q0(\y_padA[2] ), 
    .F0(\col_ctrl/n52_adj_1859[1] ), .F1(\col_ctrl/n52_adj_1859[2] ), 
    .COUT1(\col_ctrl/n13408 ), .COUT0(\col_ctrl/n21529 ));
  SLICE_41 SLICE_41( .DI1(\col_ctrl/n52_adj_1859[0] ), .D1(\col_ctrl/n21526 ), 
    .C1(\j06_pad.vcc ), .B1(\y_padA[1] ), .CE(n3077), .LSR(n3818), .CLK(clk), 
    .CIN1(\col_ctrl/n21526 ), .Q1(\y_padA[1] ), 
    .F1(\col_ctrl/n52_adj_1859[0] ), .COUT1(\col_ctrl/n13406 ), 
    .COUT0(\col_ctrl/n21526 ));
  SLICE_42 SLICE_42( .DI0(\vga_ctrl/n45[9] ), .D1(\vga_ctrl/n21586 ), 
    .D0(\vga_ctrl/n13562 ), .C0(\ypix[9] ), .CE(\vga_ctrl/n3078 ), 
    .LSR(\vga_ctrl/n3174 ), .CLK(clk), .CIN0(\vga_ctrl/n13562 ), 
    .CIN1(\vga_ctrl/n21586 ), .Q0(\ypix[9] ), .F0(\vga_ctrl/n45[9] ), 
    .COUT0(\vga_ctrl/n21586 ));
  SLICE_43 SLICE_43( .DI1(\vga_ctrl/n45[8] ), .DI0(\vga_ctrl/n45[7] ), 
    .D1(\vga_ctrl/n21565 ), .C1(\ypix[8] ), .D0(\vga_ctrl/n13560 ), 
    .C0(\ypix[7] ), .CE(\vga_ctrl/n3078 ), .LSR(\vga_ctrl/n3174 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13560 ), .CIN1(\vga_ctrl/n21565 ), .Q0(\ypix[7] ), 
    .Q1(\ypix[8] ), .F0(\vga_ctrl/n45[7] ), .F1(\vga_ctrl/n45[8] ), 
    .COUT1(\vga_ctrl/n13562 ), .COUT0(\vga_ctrl/n21565 ));
  SLICE_44 SLICE_44( .DI1(\vga_ctrl/n45[6] ), .DI0(\vga_ctrl/n45[5] ), 
    .D1(\vga_ctrl/n21541 ), .C1(\ypix[6] ), .D0(\vga_ctrl/n13558 ), 
    .C0(\ypix[5] ), .CE(\vga_ctrl/n3078 ), .LSR(\vga_ctrl/n3174 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13558 ), .CIN1(\vga_ctrl/n21541 ), .Q0(\ypix[5] ), 
    .Q1(\ypix[6] ), .F0(\vga_ctrl/n45[5] ), .F1(\vga_ctrl/n45[6] ), 
    .COUT1(\vga_ctrl/n13560 ), .COUT0(\vga_ctrl/n21541 ));
  SLICE_45 SLICE_45( .DI1(\vga_ctrl/n45[4] ), .DI0(\vga_ctrl/n45[3] ), 
    .D1(\vga_ctrl/n21520 ), .C1(\ypix[4] ), .D0(\vga_ctrl/n13556 ), 
    .C0(\ypix[3] ), .CE(\vga_ctrl/n3078 ), .LSR(\vga_ctrl/n3174 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13556 ), .CIN1(\vga_ctrl/n21520 ), .Q0(\ypix[3] ), 
    .Q1(\ypix[4] ), .F0(\vga_ctrl/n45[3] ), .F1(\vga_ctrl/n45[4] ), 
    .COUT1(\vga_ctrl/n13558 ), .COUT0(\vga_ctrl/n21520 ));
  SLICE_46 SLICE_46( .DI1(\vga_ctrl/n45[2] ), .DI0(\vga_ctrl/n45[1] ), 
    .D1(\vga_ctrl/n21511 ), .C1(\ypix[2] ), .D0(\vga_ctrl/n13554 ), 
    .C0(\ypix[1] ), .CE(\vga_ctrl/n3078 ), .LSR(\vga_ctrl/n3174 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13554 ), .CIN1(\vga_ctrl/n21511 ), .Q0(\ypix[1] ), 
    .Q1(\ypix[2] ), .F0(\vga_ctrl/n45[1] ), .F1(\vga_ctrl/n45[2] ), 
    .COUT1(\vga_ctrl/n13556 ), .COUT0(\vga_ctrl/n21511 ));
  SLICE_47 SLICE_47( .DI1(\vga_ctrl/n45[0] ), .D1(\vga_ctrl/n21508 ), 
    .C1(\ypix[0] ), .B1(\j06_pad.vcc ), .CE(\vga_ctrl/n3078 ), 
    .LSR(\vga_ctrl/n3174 ), .CLK(clk), .CIN1(\vga_ctrl/n21508 ), 
    .Q1(\ypix[0] ), .F1(\vga_ctrl/n45[0] ), .COUT1(\vga_ctrl/n13554 ), 
    .COUT0(\vga_ctrl/n21508 ));
  SLICE_48 SLICE_48( .DI0(\vga_ctrl/n45_adj_1809[9] ), .D1(\vga_ctrl/n21583 ), 
    .D0(\vga_ctrl/n13551 ), .C0(\xpix[9] ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13551 ), .CIN1(\vga_ctrl/n21583 ), .Q0(\xpix[9] ), 
    .F0(\vga_ctrl/n45_adj_1809[9] ), .COUT0(\vga_ctrl/n21583 ));
  SLICE_49 SLICE_49( .DI1(\vga_ctrl/n45_adj_1809[8] ), 
    .DI0(\vga_ctrl/n45_adj_1809[7] ), .D1(\vga_ctrl/n21580 ), .C1(\xpix[8] ), 
    .D0(\vga_ctrl/n13549 ), .C0(\xpix[7] ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13549 ), .CIN1(\vga_ctrl/n21580 ), .Q0(\xpix[7] ), 
    .Q1(\xpix[8] ), .F0(\vga_ctrl/n45_adj_1809[7] ), 
    .F1(\vga_ctrl/n45_adj_1809[8] ), .COUT1(\vga_ctrl/n13551 ), 
    .COUT0(\vga_ctrl/n21580 ));
  SLICE_50 SLICE_50( .DI1(\vga_ctrl/n45_adj_1809[6] ), 
    .DI0(\vga_ctrl/n45_adj_1809[5] ), .D1(\vga_ctrl/n21577 ), .C1(\xpix[6] ), 
    .D0(\vga_ctrl/n13547 ), .C0(\xpix[5] ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13547 ), .CIN1(\vga_ctrl/n21577 ), .Q0(\xpix[5] ), 
    .Q1(\xpix[6] ), .F0(\vga_ctrl/n45_adj_1809[5] ), 
    .F1(\vga_ctrl/n45_adj_1809[6] ), .COUT1(\vga_ctrl/n13549 ), 
    .COUT0(\vga_ctrl/n21577 ));
  SLICE_51 SLICE_51( .DI1(\vga_ctrl/n45_adj_1809[4] ), 
    .DI0(\vga_ctrl/n45_adj_1809[3] ), .D1(\vga_ctrl/n21574 ), .C1(\xpix[4] ), 
    .D0(\vga_ctrl/n13545 ), .C0(\xpix[3] ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13545 ), .CIN1(\vga_ctrl/n21574 ), .Q0(\xpix[3] ), 
    .Q1(\xpix[4] ), .F0(\vga_ctrl/n45_adj_1809[3] ), 
    .F1(\vga_ctrl/n45_adj_1809[4] ), .COUT1(\vga_ctrl/n13547 ), 
    .COUT0(\vga_ctrl/n21574 ));
  SLICE_52 SLICE_52( .DI1(\vga_ctrl/n45_adj_1809[2] ), 
    .DI0(\vga_ctrl/n45_adj_1809[1] ), .D1(\vga_ctrl/n21571 ), .C1(\xpix[2] ), 
    .D0(\vga_ctrl/n13543 ), .C0(\xpix[1] ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13543 ), .CIN1(\vga_ctrl/n21571 ), .Q0(\xpix[1] ), 
    .Q1(\xpix[2] ), .F0(\vga_ctrl/n45_adj_1809[1] ), 
    .F1(\vga_ctrl/n45_adj_1809[2] ), .COUT1(\vga_ctrl/n13545 ), 
    .COUT0(\vga_ctrl/n21571 ));
  SLICE_53 SLICE_53( .DI1(\vga_ctrl/n45_adj_1809[0] ), .D1(\vga_ctrl/n21568 ), 
    .C1(\xpix[0] ), .B1(\j06_pad.vcc ), .LSR(\vga_ctrl/n3181 ), .CLK(clk), 
    .CIN1(\vga_ctrl/n21568 ), .Q1(\xpix[0] ), .F1(\vga_ctrl/n45_adj_1809[0] ), 
    .COUT1(\vga_ctrl/n13543 ), .COUT0(\vga_ctrl/n21568 ));
  SLICE_54 SLICE_54( .DI0(\rst_gen_inst/n137[25] ), .D1(\rst_gen_inst/n21604 ), 
    .D0(\rst_gen_inst/n13462 ), .B0(\rst_gen_inst/rst_cnt[25] ), 
    .CE(\rst_gen_inst/n1023 ), .LSR(rst_cnt_25__N_53), .CLK(clk), 
    .CIN0(\rst_gen_inst/n13462 ), .CIN1(\rst_gen_inst/n21604 ), 
    .Q0(\rst_gen_inst/rst_cnt[25] ), .F0(\rst_gen_inst/n137[25] ), 
    .COUT0(\rst_gen_inst/n21604 ));
  SLICE_55 SLICE_55( .DI1(\rst_gen_inst/n137[24] ), 
    .DI0(\rst_gen_inst/n137[23] ), .D1(\rst_gen_inst/n21601 ), 
    .B1(\rst_gen_inst/rst_cnt[24] ), .D0(\rst_gen_inst/n13460 ), 
    .B0(\rst_gen_inst/rst_cnt[23] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13460 ), 
    .CIN1(\rst_gen_inst/n21601 ), .Q0(\rst_gen_inst/rst_cnt[23] ), 
    .Q1(\rst_gen_inst/rst_cnt[24] ), .F0(\rst_gen_inst/n137[23] ), 
    .F1(\rst_gen_inst/n137[24] ), .COUT1(\rst_gen_inst/n13462 ), 
    .COUT0(\rst_gen_inst/n21601 ));
  SLICE_56 SLICE_56( .DI1(\rst_gen_inst/n137[22] ), 
    .DI0(\rst_gen_inst/n137[21] ), .D1(\rst_gen_inst/n21598 ), 
    .B1(\rst_gen_inst/rst_cnt[22] ), .D0(\rst_gen_inst/n13458 ), 
    .B0(\rst_gen_inst/rst_cnt[21] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13458 ), 
    .CIN1(\rst_gen_inst/n21598 ), .Q0(\rst_gen_inst/rst_cnt[21] ), 
    .Q1(\rst_gen_inst/rst_cnt[22] ), .F0(\rst_gen_inst/n137[21] ), 
    .F1(\rst_gen_inst/n137[22] ), .COUT1(\rst_gen_inst/n13460 ), 
    .COUT0(\rst_gen_inst/n21598 ));
  SLICE_57 SLICE_57( .DI1(\rst_gen_inst/n137[20] ), 
    .DI0(\rst_gen_inst/n137[19] ), .D1(\rst_gen_inst/n21595 ), 
    .B1(\rst_gen_inst/rst_cnt[20] ), .D0(\rst_gen_inst/n13456 ), 
    .B0(\rst_gen_inst/rst_cnt[19] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13456 ), 
    .CIN1(\rst_gen_inst/n21595 ), .Q0(\rst_gen_inst/rst_cnt[19] ), 
    .Q1(\rst_gen_inst/rst_cnt[20] ), .F0(\rst_gen_inst/n137[19] ), 
    .F1(\rst_gen_inst/n137[20] ), .COUT1(\rst_gen_inst/n13458 ), 
    .COUT0(\rst_gen_inst/n21595 ));
  SLICE_58 SLICE_58( .DI1(\rst_gen_inst/n137[18] ), 
    .DI0(\rst_gen_inst/n137[17] ), .D1(\rst_gen_inst/n21592 ), 
    .B1(\rst_gen_inst/rst_cnt[18] ), .D0(\rst_gen_inst/n13454 ), 
    .B0(\rst_gen_inst/rst_cnt[17] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13454 ), 
    .CIN1(\rst_gen_inst/n21592 ), .Q0(\rst_gen_inst/rst_cnt[17] ), 
    .Q1(\rst_gen_inst/rst_cnt[18] ), .F0(\rst_gen_inst/n137[17] ), 
    .F1(\rst_gen_inst/n137[18] ), .COUT1(\rst_gen_inst/n13456 ), 
    .COUT0(\rst_gen_inst/n21592 ));
  SLICE_59 SLICE_59( .DI1(\rst_gen_inst/n137[16] ), 
    .DI0(\rst_gen_inst/n137[15] ), .D1(\rst_gen_inst/n21589 ), 
    .B1(\rst_gen_inst/rst_cnt[16] ), .D0(\rst_gen_inst/n13452 ), 
    .B0(\rst_gen_inst/rst_cnt[15] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13452 ), 
    .CIN1(\rst_gen_inst/n21589 ), .Q0(\rst_gen_inst/rst_cnt[15] ), 
    .Q1(\rst_gen_inst/rst_cnt[16] ), .F0(\rst_gen_inst/n137[15] ), 
    .F1(\rst_gen_inst/n137[16] ), .COUT1(\rst_gen_inst/n13454 ), 
    .COUT0(\rst_gen_inst/n21589 ));
  SLICE_60 SLICE_60( .DI1(\rst_gen_inst/n137[14] ), 
    .DI0(\rst_gen_inst/n137[13] ), .D1(\rst_gen_inst/n21187 ), 
    .B1(\rst_gen_inst/rst_cnt[14] ), .D0(\rst_gen_inst/n13450 ), 
    .B0(\rst_gen_inst/rst_cnt[13] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13450 ), 
    .CIN1(\rst_gen_inst/n21187 ), .Q0(\rst_gen_inst/rst_cnt[13] ), 
    .Q1(\rst_gen_inst/rst_cnt[14] ), .F0(\rst_gen_inst/n137[13] ), 
    .F1(\rst_gen_inst/n137[14] ), .COUT1(\rst_gen_inst/n13452 ), 
    .COUT0(\rst_gen_inst/n21187 ));
  SLICE_61 SLICE_61( .DI1(\rst_gen_inst/n137[12] ), 
    .DI0(\rst_gen_inst/n137[11] ), .D1(\rst_gen_inst/n21184 ), 
    .B1(\rst_gen_inst/rst_cnt[12] ), .D0(\rst_gen_inst/n13448 ), 
    .B0(\rst_gen_inst/rst_cnt[11] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13448 ), 
    .CIN1(\rst_gen_inst/n21184 ), .Q0(\rst_gen_inst/rst_cnt[11] ), 
    .Q1(\rst_gen_inst/rst_cnt[12] ), .F0(\rst_gen_inst/n137[11] ), 
    .F1(\rst_gen_inst/n137[12] ), .COUT1(\rst_gen_inst/n13450 ), 
    .COUT0(\rst_gen_inst/n21184 ));
  SLICE_62 SLICE_62( .DI1(\rst_gen_inst/n137[10] ), 
    .DI0(\rst_gen_inst/n137[9] ), .D1(\rst_gen_inst/n21181 ), 
    .B1(\rst_gen_inst/rst_cnt[10] ), .D0(\rst_gen_inst/n13446 ), 
    .B0(\rst_gen_inst/rst_cnt[9] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13446 ), 
    .CIN1(\rst_gen_inst/n21181 ), .Q0(\rst_gen_inst/rst_cnt[9] ), 
    .Q1(\rst_gen_inst/rst_cnt[10] ), .F0(\rst_gen_inst/n137[9] ), 
    .F1(\rst_gen_inst/n137[10] ), .COUT1(\rst_gen_inst/n13448 ), 
    .COUT0(\rst_gen_inst/n21181 ));
  SLICE_63 SLICE_63( .DI1(\rst_gen_inst/n137[8] ), 
    .DI0(\rst_gen_inst/n137[7] ), .D1(\rst_gen_inst/n21178 ), 
    .B1(\rst_gen_inst/rst_cnt[8] ), .D0(\rst_gen_inst/n13444 ), 
    .B0(\rst_gen_inst/rst_cnt[7] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13444 ), 
    .CIN1(\rst_gen_inst/n21178 ), .Q0(\rst_gen_inst/rst_cnt[7] ), 
    .Q1(\rst_gen_inst/rst_cnt[8] ), .F0(\rst_gen_inst/n137[7] ), 
    .F1(\rst_gen_inst/n137[8] ), .COUT1(\rst_gen_inst/n13446 ), 
    .COUT0(\rst_gen_inst/n21178 ));
  SLICE_64 SLICE_64( .DI1(\rst_gen_inst/n137[6] ), 
    .DI0(\rst_gen_inst/n137[5] ), .D1(\rst_gen_inst/n21175 ), 
    .B1(\rst_gen_inst/rst_cnt[6] ), .D0(\rst_gen_inst/n13442 ), 
    .B0(\rst_gen_inst/rst_cnt[5] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13442 ), 
    .CIN1(\rst_gen_inst/n21175 ), .Q0(\rst_gen_inst/rst_cnt[5] ), 
    .Q1(\rst_gen_inst/rst_cnt[6] ), .F0(\rst_gen_inst/n137[5] ), 
    .F1(\rst_gen_inst/n137[6] ), .COUT1(\rst_gen_inst/n13444 ), 
    .COUT0(\rst_gen_inst/n21175 ));
  SLICE_65 SLICE_65( .DI1(\rst_gen_inst/n137[4] ), 
    .DI0(\rst_gen_inst/n137[3] ), .D1(\rst_gen_inst/n21172 ), 
    .B1(\rst_gen_inst/rst_cnt[4] ), .D0(\rst_gen_inst/n13440 ), 
    .B0(\rst_gen_inst/rst_cnt[3] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13440 ), 
    .CIN1(\rst_gen_inst/n21172 ), .Q0(\rst_gen_inst/rst_cnt[3] ), 
    .Q1(\rst_gen_inst/rst_cnt[4] ), .F0(\rst_gen_inst/n137[3] ), 
    .F1(\rst_gen_inst/n137[4] ), .COUT1(\rst_gen_inst/n13442 ), 
    .COUT0(\rst_gen_inst/n21172 ));
  SLICE_66 SLICE_66( .DI1(\rst_gen_inst/n137[2] ), 
    .DI0(\rst_gen_inst/n137[1] ), .D1(\rst_gen_inst/n21169 ), 
    .B1(\rst_gen_inst/rst_cnt[2] ), .D0(\rst_gen_inst/n13438 ), 
    .B0(\rst_gen_inst/rst_cnt[1] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN0(\rst_gen_inst/n13438 ), 
    .CIN1(\rst_gen_inst/n21169 ), .Q0(\rst_gen_inst/rst_cnt[1] ), 
    .Q1(\rst_gen_inst/rst_cnt[2] ), .F0(\rst_gen_inst/n137[1] ), 
    .F1(\rst_gen_inst/n137[2] ), .COUT1(\rst_gen_inst/n13440 ), 
    .COUT0(\rst_gen_inst/n21169 ));
  SLICE_67 SLICE_67( .DI1(\rst_gen_inst/n137[0] ), .D1(\rst_gen_inst/n21163 ), 
    .C1(lock), .B1(\rst_gen_inst/rst_cnt[0] ), .CE(\rst_gen_inst/n1023 ), 
    .LSR(rst_cnt_25__N_53), .CLK(clk), .CIN1(\rst_gen_inst/n21163 ), 
    .Q1(\rst_gen_inst/rst_cnt[0] ), .F1(\rst_gen_inst/n137[0] ), 
    .COUT1(\rst_gen_inst/n13438 ), .COUT0(\rst_gen_inst/n21163 ));
  SLICE_68 SLICE_68( .D1(\disp_ctrl/n21247 ), .B1(\y_padB[4] ), 
    .D0(\disp_ctrl/n13494 ), .B0(\y_padB[3] ), .CIN0(\disp_ctrl/n13494 ), 
    .CIN1(\disp_ctrl/n21247 ), .F0(\p_padB_N_641[3] ), .F1(\p_padB_N_641[4] ), 
    .COUT1(\disp_ctrl/n13496 ), .COUT0(\disp_ctrl/n21247 ));
  SLICE_69 SLICE_69( .D1(\disp_ctrl/n21388 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13401 ), .C0(\j06_pad.vcc ), .B0(\p_padA_N_430[10] ), 
    .CIN0(\disp_ctrl/n13401 ), .CIN1(\disp_ctrl/n21388 ), 
    .F0(\disp_ctrl/p_padA_s_N_842[10] ), .F1(\disp_ctrl/p_padA_s_N_842[11] ), 
    .COUT1(\disp_ctrl/n13403 ), .COUT0(\disp_ctrl/n21388 ));
  SLICE_70 SLICE_70( .D1(\disp_ctrl/n21241 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padB[2] ), .CIN1(\disp_ctrl/n21241 ), .F1(\p_padB_N_641[2] ), 
    .COUT1(\disp_ctrl/n13494 ), .COUT0(\disp_ctrl/n21241 ));
  SLICE_71 SLICE_71( .D1(\disp_ctrl/n21349 ), 
    .B1(\p_ball_N_219[10]/sig_000/FeedThruLUT ), .D0(\disp_ctrl/n13491 ), 
    .B0(\p_ball_N_219[9] ), .CIN0(\disp_ctrl/n13491 ), 
    .CIN1(\disp_ctrl/n21349 ), .F0(\p_ball_s1_N_731[9] ), 
    .F1(\disp_ctrl/p_ball_s1_N_731[10] ), 
    .COUT1(\disp_ctrl/p_ball_s1_N_731[11] ), .COUT0(\disp_ctrl/n21349 ));
  SLICE_72 SLICE_72( .D1(\disp_ctrl/n21364 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[9] ), .D0(\disp_ctrl/n13399 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[8] ), .CIN0(\disp_ctrl/n13399 ), 
    .CIN1(\disp_ctrl/n21364 ), .F0(\disp_ctrl/p_padA_s_N_842[8] ), 
    .F1(\disp_ctrl/p_padA_s_N_842[9] ), .COUT1(\disp_ctrl/n13401 ), 
    .COUT0(\disp_ctrl/n21364 ));
  SLICE_73 SLICE_73( .D1(\disp_ctrl/n21322 ), .B1(\y_ball[4] ), 
    .D0(\disp_ctrl/n13358 ), .B0(\y_ball[3] ), .CIN0(\disp_ctrl/n13358 ), 
    .CIN1(\disp_ctrl/n21322 ), .F0(\disp_ctrl/p_ball_s1_N_720[3] ), 
    .F1(\disp_ctrl/p_ball_s1_N_720[4] ), .COUT1(\disp_ctrl/n13360 ), 
    .COUT0(\disp_ctrl/n21322 ));
  SLICE_74 SLICE_74( .D1(\disp_ctrl/n21346 ), .B1(\p_ball_N_219[8] ), 
    .D0(\disp_ctrl/n13489 ), .B0(\p_ball_N_219[7] ), .CIN0(\disp_ctrl/n13489 ), 
    .CIN1(\disp_ctrl/n21346 ), .F0(\p_ball_s1_N_731[7] ), 
    .F1(\p_ball_s1_N_731[8] ), .COUT1(\disp_ctrl/n13491 ), 
    .COUT0(\disp_ctrl/n21346 ));
  SLICE_75 SLICE_75( .D1(\disp_ctrl/n21343 ), .B1(\p_ball_N_219[6] ), 
    .D0(\disp_ctrl/n13487 ), .B0(\p_ball_N_219[5] ), .CIN0(\disp_ctrl/n13487 ), 
    .CIN1(\disp_ctrl/n21343 ), .F0(\p_ball_s1_N_731[5] ), 
    .F1(\p_ball_s1_N_731[6] ), .COUT1(\disp_ctrl/n13489 ), 
    .COUT0(\disp_ctrl/n21343 ));
  SLICE_76 SLICE_76( .D1(\disp_ctrl/n21361 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[7] ), .D0(\disp_ctrl/n13397 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[6] ), .CIN0(\disp_ctrl/n13397 ), 
    .CIN1(\disp_ctrl/n21361 ), .F0(\disp_ctrl/p_padA_s_N_842[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_842[7] ), .COUT1(\disp_ctrl/n13399 ), 
    .COUT0(\disp_ctrl/n21361 ));
  SLICE_77 SLICE_77( .D1(\disp_ctrl/n21340 ), .B1(\p_ball_N_219[4] ), 
    .D0(\disp_ctrl/n13485 ), .B0(\p_ball_N_219[3] ), .CIN0(\disp_ctrl/n13485 ), 
    .CIN1(\disp_ctrl/n21340 ), .F0(\p_ball_s1_N_731[3] ), 
    .F1(\p_ball_s1_N_731[4] ), .COUT1(\disp_ctrl/n13487 ), 
    .COUT0(\disp_ctrl/n21340 ));
  SLICE_78 SLICE_78( .D1(\disp_ctrl/n21319 ), .B1(\y_ball[2] ), 
    .D0(\disp_ctrl/n13356 ), .B0(\y_ball[1] ), .CIN0(\disp_ctrl/n13356 ), 
    .CIN1(\disp_ctrl/n21319 ), .F0(\disp_ctrl/p_ball_s1_N_720[1] ), 
    .F1(\disp_ctrl/p_ball_s1_N_720[2] ), .COUT1(\disp_ctrl/n13358 ), 
    .COUT0(\disp_ctrl/n21319 ));
  SLICE_79 SLICE_79( .D1(\disp_ctrl/n21316 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n21316 ), 
    .F1(\disp_ctrl/p_ball_s1_N_720[0] ), .COUT1(\disp_ctrl/n13356 ), 
    .COUT0(\disp_ctrl/n21316 ));
  SLICE_80 SLICE_80( .D1(\disp_ctrl/n21337 ), .B1(\p_ball_N_219[2] ), 
    .D0(\disp_ctrl/n13483 ), .B0(\p_ball_N_219[1] ), .CIN0(\disp_ctrl/n13483 ), 
    .CIN1(\disp_ctrl/n21337 ), .F0(\p_ball_s1_N_731[1] ), 
    .F1(\p_ball_s1_N_731[2] ), .COUT1(\disp_ctrl/n13485 ), 
    .COUT0(\disp_ctrl/n21337 ));
  SLICE_81 SLICE_81( .D1(\disp_ctrl/n21283 ), .B1(\y_padB[9] ), 
    .D0(\disp_ctrl/n13615 ), .B0(\y_padB[8] ), .CIN0(\disp_ctrl/n13615 ), 
    .CIN1(\disp_ctrl/n21283 ), .F0(\disp_ctrl/p_padB_s_N_915[8] ), 
    .F1(\p_padB_s_N_915[9] ), .COUT1(\p_padB_N_501[10] ), 
    .COUT0(\disp_ctrl/n21283 ));
  SLICE_82 SLICE_82( .D1(\disp_ctrl/n21334 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n21334 ), .F1(\p_ball_s1_N_731[0] ), 
    .COUT1(\disp_ctrl/n13483 ), .COUT0(\disp_ctrl/n21334 ));
  SLICE_83 SLICE_83( .D1(\disp_ctrl/n21358 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[5] ), .D0(\disp_ctrl/n13395 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[4] ), .CIN0(\disp_ctrl/n13395 ), 
    .CIN1(\disp_ctrl/n21358 ), .F0(\disp_ctrl/p_padA_s_N_842[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_842[5] ), .COUT1(\disp_ctrl/n13397 ), 
    .COUT0(\disp_ctrl/n21358 ));
  SLICE_84 SLICE_84( .D1(\disp_ctrl/n21232 ), .D0(\disp_ctrl/n13480 ), 
    .B0(\y_padA[9] ), .CIN0(\disp_ctrl/n13480 ), .CIN1(\disp_ctrl/n21232 ), 
    .F0(\p_padA_N_430[9] ), .F1(\p_padA_N_430[10] ), 
    .COUT0(\disp_ctrl/n21232 ));
  SLICE_85 SLICE_85( .D1(\disp_ctrl/n21280 ), .B1(\y_padB[7] ), 
    .D0(\disp_ctrl/n13613 ), .B0(\y_padB[6] ), .CIN0(\disp_ctrl/n13613 ), 
    .CIN1(\disp_ctrl/n21280 ), .F0(\disp_ctrl/p_padB_s_N_915[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_915[7] ), .COUT1(\disp_ctrl/n13615 ), 
    .COUT0(\disp_ctrl/n21280 ));
  SLICE_86 SLICE_86( .D1(\disp_ctrl/n21355 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[3] ), .D0(\disp_ctrl/n13393 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[2] ), .CIN0(\disp_ctrl/n13393 ), 
    .CIN1(\disp_ctrl/n21355 ), .F0(\disp_ctrl/p_padA_s_N_842[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_842[3] ), .COUT1(\disp_ctrl/n13395 ), 
    .COUT0(\disp_ctrl/n21355 ));
  SLICE_87 SLICE_87( .D1(\disp_ctrl/n21277 ), .B1(\y_padB[5] ), 
    .D0(\disp_ctrl/n13611 ), .B0(\y_padB[4] ), .CIN0(\disp_ctrl/n13611 ), 
    .CIN1(\disp_ctrl/n21277 ), .F0(\disp_ctrl/p_padB_s_N_915[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_915[5] ), .COUT1(\disp_ctrl/n13613 ), 
    .COUT0(\disp_ctrl/n21277 ));
  SLICE_88 SLICE_88( .D1(\disp_ctrl/n21226 ), .B1(\y_padA[8] ), 
    .D0(\disp_ctrl/n13478 ), .B0(\y_padA[7] ), .CIN0(\disp_ctrl/n13478 ), 
    .CIN1(\disp_ctrl/n21226 ), .F0(\p_padA_N_430[7] ), .F1(\p_padA_N_430[8] ), 
    .COUT1(\disp_ctrl/n13480 ), .COUT0(\disp_ctrl/n21226 ));
  SLICE_89 SLICE_89( .D1(\disp_ctrl/n21274 ), .B1(\y_padB[3] ), 
    .D0(\disp_ctrl/n13609 ), .B0(\y_padB[2] ), .CIN0(\disp_ctrl/n13609 ), 
    .CIN1(\disp_ctrl/n21274 ), .F0(\disp_ctrl/p_padB_s_N_915[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_915[3] ), .COUT1(\disp_ctrl/n13611 ), 
    .COUT0(\disp_ctrl/n21274 ));
  SLICE_90 SLICE_90( .D1(\disp_ctrl/n21352 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n21352 ), 
    .F1(\disp_ctrl/p_padA_s_N_842[1] ), .COUT1(\disp_ctrl/n13393 ), 
    .COUT0(\disp_ctrl/n21352 ));
  SLICE_91 SLICE_91( .D1(\disp_ctrl/n21220 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padA[6] ), .D0(\disp_ctrl/n13476 ), .C0(\j06_pad.vcc ), 
    .B0(\y_padA[5] ), .CIN0(\disp_ctrl/n13476 ), .CIN1(\disp_ctrl/n21220 ), 
    .F0(\p_padA_N_430[5] ), .F1(\p_padA_N_430[6] ), .COUT1(\disp_ctrl/n13478 ), 
    .COUT0(\disp_ctrl/n21220 ));
  SLICE_92 SLICE_92( .D1(\disp_ctrl/n21271 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n21271 ), 
    .F1(\disp_ctrl/p_padB_s_N_915[1] ), .COUT1(\disp_ctrl/n13609 ), 
    .COUT0(\disp_ctrl/n21271 ));
  SLICE_93 SLICE_93( .D1(\disp_ctrl/n21214 ), .B1(\y_padA[4] ), 
    .D0(\disp_ctrl/n13474 ), .B0(\y_padA[3] ), .CIN0(\disp_ctrl/n13474 ), 
    .CIN1(\disp_ctrl/n21214 ), .F0(\p_padA_N_430[3] ), .F1(\p_padA_N_430[4] ), 
    .COUT1(\disp_ctrl/n13476 ), .COUT0(\disp_ctrl/n21214 ));
  SLICE_94 SLICE_94( .D1(\disp_ctrl/n21385 ), .D0(\disp_ctrl/n13390 ), 
    .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13390 ), .CIN1(\disp_ctrl/n21385 ), 
    .F0(\disp_ctrl/p_padA_s_N_875[12] ), .COUT0(\disp_ctrl/n21385 ));
  SLICE_95 SLICE_95( .D1(\disp_ctrl/n21208 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padA[2] ), .CIN1(\disp_ctrl/n21208 ), .F1(\p_padA_N_430[2] ), 
    .COUT1(\disp_ctrl/n13474 ), .COUT0(\disp_ctrl/n21208 ));
  SLICE_96 SLICE_96( .D1(\disp_ctrl/n21382 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13388 ), .C0(\j06_pad.vcc ), .B0(\p_padA_N_430[10] ), 
    .CIN0(\disp_ctrl/n13388 ), .CIN1(\disp_ctrl/n21382 ), 
    .F0(\disp_ctrl/p_padA_s_N_875[10] ), .F1(\disp_ctrl/p_padA_s_N_875[11] ), 
    .COUT1(\disp_ctrl/n13390 ), .COUT0(\disp_ctrl/n21382 ));
  SLICE_97 SLICE_97( .D1(\disp_ctrl/n21379 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[9] ), .D0(\disp_ctrl/n13386 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[8] ), .CIN0(\disp_ctrl/n13386 ), 
    .CIN1(\disp_ctrl/n21379 ), .F0(\disp_ctrl/p_padA_s_N_875[8] ), 
    .F1(\disp_ctrl/p_padA_s_N_875[9] ), .COUT1(\disp_ctrl/n13388 ), 
    .COUT0(\disp_ctrl/n21379 ));
  SLICE_98 SLICE_98( .D1(\disp_ctrl/n21202 ), .B1(\y_padA[9] ), 
    .D0(\disp_ctrl/n13471 ), .B0(\y_padA[8] ), .CIN0(\disp_ctrl/n13471 ), 
    .CIN1(\disp_ctrl/n21202 ), .F0(\disp_ctrl/p_padA_s_N_804[8] ), 
    .F1(\p_padA_s_N_804[9] ), .COUT1(\p_padA_N_290[10] ), 
    .COUT0(\disp_ctrl/n21202 ));
  SLICE_99 SLICE_99( .D1(\disp_ctrl/n21199 ), .B1(\y_padA[7] ), 
    .D0(\disp_ctrl/n13469 ), .B0(\y_padA[6] ), .CIN0(\disp_ctrl/n13469 ), 
    .CIN1(\disp_ctrl/n21199 ), .F0(\disp_ctrl/p_padA_s_N_804[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_804[7] ), .COUT1(\disp_ctrl/n13471 ), 
    .COUT0(\disp_ctrl/n21199 ));
  SLICE_100 SLICE_100( .D1(\disp_ctrl/n21196 ), .B1(\y_padA[5] ), 
    .D0(\disp_ctrl/n13467 ), .B0(\y_padA[4] ), .CIN0(\disp_ctrl/n13467 ), 
    .CIN1(\disp_ctrl/n21196 ), .F0(\disp_ctrl/p_padA_s_N_804[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_804[5] ), .COUT1(\disp_ctrl/n13469 ), 
    .COUT0(\disp_ctrl/n21196 ));
  SLICE_101 SLICE_101( .D1(\disp_ctrl/n21193 ), .B1(\y_padA[3] ), 
    .D0(\disp_ctrl/n13465 ), .B0(\y_padA[2] ), .CIN0(\disp_ctrl/n13465 ), 
    .CIN1(\disp_ctrl/n21193 ), .F0(\disp_ctrl/p_padA_s_N_804[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_804[3] ), .COUT1(\disp_ctrl/n13467 ), 
    .COUT0(\disp_ctrl/n21193 ));
  SLICE_102 SLICE_102( .D1(\disp_ctrl/n21190 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n21190 ), 
    .F1(\disp_ctrl/p_padA_s_N_804[1] ), .COUT1(\disp_ctrl/n13465 ), 
    .COUT0(\disp_ctrl/n21190 ));
  SLICE_103 SLICE_103( .D1(\disp_ctrl/n21376 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[7] ), .D0(\disp_ctrl/n13384 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[6] ), .CIN0(\disp_ctrl/n13384 ), 
    .CIN1(\disp_ctrl/n21376 ), .F0(\disp_ctrl/p_padA_s_N_875[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_875[7] ), .COUT1(\disp_ctrl/n13386 ), 
    .COUT0(\disp_ctrl/n21376 ));
  SLICE_104 SLICE_104( .D1(\disp_ctrl/n21373 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[5] ), .D0(\disp_ctrl/n13382 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[4] ), .CIN0(\disp_ctrl/n13382 ), 
    .CIN1(\disp_ctrl/n21373 ), .F0(\disp_ctrl/p_padA_s_N_875[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_875[5] ), .COUT1(\disp_ctrl/n13384 ), 
    .COUT0(\disp_ctrl/n21373 ));
  SLICE_105 SLICE_105( .D1(\disp_ctrl/n21370 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[3] ), .D0(\disp_ctrl/n13380 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[2] ), .CIN0(\disp_ctrl/n13380 ), 
    .CIN1(\disp_ctrl/n21370 ), .F0(\disp_ctrl/p_padA_s_N_875[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_875[3] ), .COUT1(\disp_ctrl/n13382 ), 
    .COUT0(\disp_ctrl/n21370 ));
  SLICE_106 SLICE_106( .D1(\disp_ctrl/n21418 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[3] ), .D0(\disp_ctrl/n13333 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[2] ), .CIN0(\disp_ctrl/n13333 ), 
    .CIN1(\disp_ctrl/n21418 ), .F0(\disp_ctrl/p_padB_s_N_986[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_986[3] ), .COUT1(\disp_ctrl/n13335 ), 
    .COUT0(\disp_ctrl/n21418 ));
  SLICE_107 SLICE_107( .D1(\disp_ctrl/n21427 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[9] ), .D0(\disp_ctrl/n13339 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[8] ), .CIN0(\disp_ctrl/n13339 ), 
    .CIN1(\disp_ctrl/n21427 ), .F0(\disp_ctrl/p_padB_s_N_986[8] ), 
    .F1(\disp_ctrl/p_padB_s_N_986[9] ), .COUT1(\disp_ctrl/n13341 ), 
    .COUT0(\disp_ctrl/n21427 ));
  SLICE_108 SLICE_108( .D1(\disp_ctrl/n21424 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[7] ), .D0(\disp_ctrl/n13337 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[6] ), .CIN0(\disp_ctrl/n13337 ), 
    .CIN1(\disp_ctrl/n21424 ), .F0(\disp_ctrl/p_padB_s_N_986[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_986[7] ), .COUT1(\disp_ctrl/n13339 ), 
    .COUT0(\disp_ctrl/n21424 ));
  SLICE_109 SLICE_109( .D1(\disp_ctrl/n21367 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n21367 ), 
    .F1(\disp_ctrl/p_padA_s_N_875[1] ), .COUT1(\disp_ctrl/n13380 ), 
    .COUT0(\disp_ctrl/n21367 ));
  SLICE_110 SLICE_110( .D1(\disp_ctrl/n21235 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13539 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13539 ), 
    .CIN1(\disp_ctrl/n21235 ), .F0(\p_padA_N_323[11] ), 
    .F1(\p_padA_N_323[12] ), .COUT0(\disp_ctrl/n21235 ));
  SLICE_111 SLICE_111( .D1(\disp_ctrl/n21412 ), .D0(\disp_ctrl/n13377 ), 
    .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13377 ), .CIN1(\disp_ctrl/n21412 ), 
    .F0(\disp_ctrl/p_padB_s_N_953[12] ), .COUT0(\disp_ctrl/n21412 ));
  SLICE_112 SLICE_112( .D1(\disp_ctrl/n21229 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[10] ), .D0(\disp_ctrl/n13537 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[9] ), .CIN0(\disp_ctrl/n13537 ), 
    .CIN1(\disp_ctrl/n21229 ), .F0(\p_padA_N_323[9] ), .F1(\p_padA_N_323[10] ), 
    .COUT1(\disp_ctrl/n13539 ), .COUT0(\disp_ctrl/n21229 ));
  SLICE_113 SLICE_113( .D1(\disp_ctrl/n21268 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13434 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13434 ), 
    .CIN1(\disp_ctrl/n21268 ), .F0(\p_padB_N_534[11] ), 
    .F1(\p_padB_N_534[12] ), .COUT0(\disp_ctrl/n21268 ));
  SLICE_114 SLICE_114( .D1(\disp_ctrl/n21409 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13375 ), .C0(\j06_pad.vcc ), .B0(\p_padB_N_641[10] ), 
    .CIN0(\disp_ctrl/n13375 ), .CIN1(\disp_ctrl/n21409 ), 
    .F0(\disp_ctrl/p_padB_s_N_953[10] ), .F1(\disp_ctrl/p_padB_s_N_953[11] ), 
    .COUT1(\disp_ctrl/n13377 ), .COUT0(\disp_ctrl/n21409 ));
  SLICE_115 SLICE_115( .D1(\disp_ctrl/n21406 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[9] ), .D0(\disp_ctrl/n13373 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[8] ), .CIN0(\disp_ctrl/n13373 ), 
    .CIN1(\disp_ctrl/n21406 ), .F0(\disp_ctrl/p_padB_s_N_953[8] ), 
    .F1(\disp_ctrl/p_padB_s_N_953[9] ), .COUT1(\disp_ctrl/n13375 ), 
    .COUT0(\disp_ctrl/n21406 ));
  SLICE_116 SLICE_116( .D1(\disp_ctrl/n21262 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[10] ), .D0(\disp_ctrl/n13432 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[9] ), .CIN0(\disp_ctrl/n13432 ), 
    .CIN1(\disp_ctrl/n21262 ), .F0(\p_padB_N_534[9] ), .F1(\p_padB_N_534[10] ), 
    .COUT1(\disp_ctrl/n13434 ), .COUT0(\disp_ctrl/n21262 ));
  SLICE_117 SLICE_117( .D1(\disp_ctrl/n21223 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[8] ), .D0(\disp_ctrl/n13535 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[7] ), .CIN0(\disp_ctrl/n13535 ), 
    .CIN1(\disp_ctrl/n21223 ), .F0(\p_padA_N_323[7] ), .F1(\p_padA_N_323[8] ), 
    .COUT1(\disp_ctrl/n13537 ), .COUT0(\disp_ctrl/n21223 ));
  SLICE_118 SLICE_118( .D1(\disp_ctrl/n21217 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[6] ), .D0(\disp_ctrl/n13533 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[5] ), .CIN0(\disp_ctrl/n13533 ), 
    .CIN1(\disp_ctrl/n21217 ), .F0(\p_padA_N_323[5] ), .F1(\p_padA_N_323[6] ), 
    .COUT1(\disp_ctrl/n13535 ), .COUT0(\disp_ctrl/n21217 ));
  SLICE_119 SLICE_119( .D1(\disp_ctrl/n21256 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[8] ), .D0(\disp_ctrl/n13430 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[7] ), .CIN0(\disp_ctrl/n13430 ), 
    .CIN1(\disp_ctrl/n21256 ), .F0(\p_padB_N_534[7] ), .F1(\p_padB_N_534[8] ), 
    .COUT1(\disp_ctrl/n13432 ), .COUT0(\disp_ctrl/n21256 ));
  SLICE_120 SLICE_120( .D1(\disp_ctrl/n21211 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[4] ), .D0(\disp_ctrl/n13531 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_430[3] ), .CIN0(\disp_ctrl/n13531 ), 
    .CIN1(\disp_ctrl/n21211 ), .F0(\p_padA_N_323[3] ), .F1(\p_padA_N_323[4] ), 
    .COUT1(\disp_ctrl/n13533 ), .COUT0(\disp_ctrl/n21211 ));
  SLICE_121 SLICE_121( .D1(\disp_ctrl/n21205 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_430[2] ), .CIN1(\disp_ctrl/n21205 ), 
    .F1(\disp_ctrl/p_padA_N_323[2] ), .COUT1(\disp_ctrl/n13531 ), 
    .COUT0(\disp_ctrl/n21205 ));
  SLICE_122 SLICE_122( .D1(\disp_ctrl/n21250 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[6] ), .D0(\disp_ctrl/n13428 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[5] ), .CIN0(\disp_ctrl/n13428 ), 
    .CIN1(\disp_ctrl/n21250 ), .F0(\p_padB_N_534[5] ), .F1(\p_padB_N_534[6] ), 
    .COUT1(\disp_ctrl/n13430 ), .COUT0(\disp_ctrl/n21250 ));
  SLICE_123 SLICE_123( .D1(\disp_ctrl/n21403 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[7] ), .D0(\disp_ctrl/n13371 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[6] ), .CIN0(\disp_ctrl/n13371 ), 
    .CIN1(\disp_ctrl/n21403 ), .F0(\disp_ctrl/p_padB_s_N_953[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_953[7] ), .COUT1(\disp_ctrl/n13373 ), 
    .COUT0(\disp_ctrl/n21403 ));
  SLICE_124 SLICE_124( .D1(\disp_ctrl/n21244 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[4] ), .D0(\disp_ctrl/n13426 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[3] ), .CIN0(\disp_ctrl/n13426 ), 
    .CIN1(\disp_ctrl/n21244 ), .F0(\p_padB_N_534[3] ), .F1(\p_padB_N_534[4] ), 
    .COUT1(\disp_ctrl/n13428 ), .COUT0(\disp_ctrl/n21244 ));
  SLICE_125 SLICE_125( .D1(\disp_ctrl/n21238 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[2] ), .CIN1(\disp_ctrl/n21238 ), .F1(\p_padB_N_534[2] ), 
    .COUT1(\disp_ctrl/n13426 ), .COUT0(\disp_ctrl/n21238 ));
  SLICE_126 SLICE_126( .D1(\disp_ctrl/n21400 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[5] ), .D0(\disp_ctrl/n13369 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[4] ), .CIN0(\disp_ctrl/n13369 ), 
    .CIN1(\disp_ctrl/n21400 ), .F0(\disp_ctrl/p_padB_s_N_953[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_953[5] ), .COUT1(\disp_ctrl/n13371 ), 
    .COUT0(\disp_ctrl/n21400 ));
  SLICE_127 SLICE_127( .D1(\disp_ctrl/n21298 ), .B1(\y_ball[9] ), 
    .D0(\disp_ctrl/n13518 ), .B0(\y_ball[8] ), .CIN0(\disp_ctrl/n13518 ), 
    .CIN1(\disp_ctrl/n21298 ), .F0(\p_ball_N_219[8] ), .F1(\p_ball_N_219[9] ), 
    .COUT1(\p_ball_N_219[10] ), .COUT0(\disp_ctrl/n21298 ));
  SLICE_128 SLICE_128( .D1(\disp_ctrl/n21397 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[3] ), .D0(\disp_ctrl/n13367 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[2] ), .CIN0(\disp_ctrl/n13367 ), 
    .CIN1(\disp_ctrl/n21397 ), .F0(\disp_ctrl/p_padB_s_N_953[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_953[3] ), .COUT1(\disp_ctrl/n13369 ), 
    .COUT0(\disp_ctrl/n21397 ));
  SLICE_129 SLICE_129( .D1(\disp_ctrl/n21415 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n21415 ), 
    .F1(\disp_ctrl/p_padB_s_N_986[1] ), .COUT1(\disp_ctrl/n13333 ), 
    .COUT0(\disp_ctrl/n21415 ));
  SLICE_130 SLICE_130( .D1(\disp_ctrl/n21295 ), .B1(\y_ball[7] ), 
    .D0(\disp_ctrl/n13516 ), .B0(\y_ball[6] ), .CIN0(\disp_ctrl/n13516 ), 
    .CIN1(\disp_ctrl/n21295 ), .F0(\p_ball_N_219[6] ), .F1(\p_ball_N_219[7] ), 
    .COUT1(\disp_ctrl/n13518 ), .COUT0(\disp_ctrl/n21295 ));
  SLICE_131 SLICE_131( .D1(\disp_ctrl/n21292 ), .B1(\y_ball[5] ), 
    .D0(\disp_ctrl/n13514 ), .B0(\y_ball[4] ), .CIN0(\disp_ctrl/n13514 ), 
    .CIN1(\disp_ctrl/n21292 ), .F0(\p_ball_N_219[4] ), .F1(\p_ball_N_219[5] ), 
    .COUT1(\disp_ctrl/n13516 ), .COUT0(\disp_ctrl/n21292 ));
  SLICE_132 SLICE_132( .D1(\disp_ctrl/n21394 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n21394 ), 
    .F1(\disp_ctrl/p_padB_s_N_953[1] ), .COUT1(\disp_ctrl/n13367 ), 
    .COUT0(\disp_ctrl/n21394 ));
  SLICE_133 SLICE_133( .D1(\disp_ctrl/n21430 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13341 ), .C0(\j06_pad.vcc ), .B0(\p_padB_N_641[10] ), 
    .CIN0(\disp_ctrl/n13341 ), .CIN1(\disp_ctrl/n21430 ), 
    .F0(\disp_ctrl/p_padB_s_N_986[10] ), .F1(\disp_ctrl/p_padB_s_N_986[11] ), 
    .COUT1(\disp_ctrl/n13343 ), .COUT0(\disp_ctrl/n21430 ));
  SLICE_134 SLICE_134( .D1(\disp_ctrl/n21433 ), .D0(\disp_ctrl/n13343 ), 
    .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13343 ), .CIN1(\disp_ctrl/n21433 ), 
    .F0(\disp_ctrl/p_padB_s_N_986[12] ), .COUT0(\disp_ctrl/n21433 ));
  SLICE_135 SLICE_135( .D1(\disp_ctrl/n21421 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_641[5] ), .D0(\disp_ctrl/n13335 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_641[4] ), .CIN0(\disp_ctrl/n13335 ), 
    .CIN1(\disp_ctrl/n21421 ), .F0(\disp_ctrl/p_padB_s_N_986[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_986[5] ), .COUT1(\disp_ctrl/n13337 ), 
    .COUT0(\disp_ctrl/n21421 ));
  SLICE_136 SLICE_136( .D1(\disp_ctrl/n21289 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[3] ), .D0(\disp_ctrl/n13512 ), .B0(\y_ball[2] ), 
    .CIN0(\disp_ctrl/n13512 ), .CIN1(\disp_ctrl/n21289 ), 
    .F0(\p_ball_N_219[2] ), .F1(\p_ball_N_219[3] ), .COUT1(\disp_ctrl/n13514 ), 
    .COUT0(\disp_ctrl/n21289 ));
  SLICE_137 SLICE_137( .D1(\disp_ctrl/n21286 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\disp_ctrl/n21286 ), .F1(\p_ball_N_219[1] ), 
    .COUT1(\disp_ctrl/n13512 ), .COUT0(\disp_ctrl/n21286 ));
  SLICE_138 SLICE_138( .D1(\disp_ctrl/n21331 ), .D0(\disp_ctrl/n13364 ), 
    .B0(\y_ball[9] ), .CIN0(\disp_ctrl/n13364 ), .CIN1(\disp_ctrl/n21331 ), 
    .F0(\disp_ctrl/p_ball_s1_N_720[9] ), .COUT0(\disp_ctrl/n21331 ));
  SLICE_139 SLICE_139( .D1(\disp_ctrl/n21313 ), .B1(\x_ball[9] ), 
    .D0(\disp_ctrl/n13509 ), .B0(\x_ball[8] ), .CIN0(\disp_ctrl/n13509 ), 
    .CIN1(\disp_ctrl/n21313 ), .F0(\p_ball_N_185[8] ), .F1(\p_ball_N_185[9] ), 
    .COUT1(\p_ball_N_185[10] ), .COUT0(\disp_ctrl/n21313 ));
  SLICE_140 SLICE_140( .D1(\disp_ctrl/n21310 ), .B1(\x_ball[7] ), 
    .D0(\disp_ctrl/n13507 ), .B0(\x_ball[6] ), .CIN0(\disp_ctrl/n13507 ), 
    .CIN1(\disp_ctrl/n21310 ), .F0(\p_ball_N_185[6] ), .F1(\p_ball_N_185[7] ), 
    .COUT1(\disp_ctrl/n13509 ), .COUT0(\disp_ctrl/n21310 ));
  SLICE_141 SLICE_141( .D1(\disp_ctrl/n21307 ), .B1(\x_ball[5] ), 
    .D0(\disp_ctrl/n13505 ), .B0(\x_ball[4] ), .CIN0(\disp_ctrl/n13505 ), 
    .CIN1(\disp_ctrl/n21307 ), .F0(\p_ball_N_185[4] ), .F1(\p_ball_N_185[5] ), 
    .COUT1(\disp_ctrl/n13507 ), .COUT0(\disp_ctrl/n21307 ));
  SLICE_142 SLICE_142( .D1(\disp_ctrl/n21304 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[3] ), .D0(\disp_ctrl/n13503 ), .B0(\x_ball[2] ), 
    .CIN0(\disp_ctrl/n13503 ), .CIN1(\disp_ctrl/n21304 ), 
    .F0(\p_ball_N_185[2] ), .F1(\p_ball_N_185[3] ), .COUT1(\disp_ctrl/n13505 ), 
    .COUT0(\disp_ctrl/n21304 ));
  SLICE_143 SLICE_143( .D1(\disp_ctrl/n21328 ), .B1(\y_ball[8] ), 
    .D0(\disp_ctrl/n13362 ), .B0(\y_ball[7] ), .CIN0(\disp_ctrl/n13362 ), 
    .CIN1(\disp_ctrl/n21328 ), .F0(\disp_ctrl/p_ball_s1_N_720[7] ), 
    .F1(\disp_ctrl/p_ball_s1_N_720[8] ), .COUT1(\disp_ctrl/n13364 ), 
    .COUT0(\disp_ctrl/n21328 ));
  SLICE_144 SLICE_144( .D1(\disp_ctrl/n21325 ), .B1(\y_ball[6] ), 
    .D0(\disp_ctrl/n13360 ), .B0(\y_ball[5] ), .CIN0(\disp_ctrl/n13360 ), 
    .CIN1(\disp_ctrl/n21325 ), .F0(\disp_ctrl/p_ball_s1_N_720[5] ), 
    .F1(\disp_ctrl/p_ball_s1_N_720[6] ), .COUT1(\disp_ctrl/n13362 ), 
    .COUT0(\disp_ctrl/n21325 ));
  SLICE_145 SLICE_145( .D1(\disp_ctrl/n21301 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[1] ), .CIN1(\disp_ctrl/n21301 ), .F1(\p_ball_N_185[1] ), 
    .COUT1(\disp_ctrl/n13503 ), .COUT0(\disp_ctrl/n21301 ));
  SLICE_146 SLICE_146( .D1(\disp_ctrl/n21265 ), .D0(\disp_ctrl/n13500 ), 
    .B0(\y_padB[9] ), .CIN0(\disp_ctrl/n13500 ), .CIN1(\disp_ctrl/n21265 ), 
    .F0(\p_padB_N_641[9] ), .F1(\p_padB_N_641[10] ), 
    .COUT0(\disp_ctrl/n21265 ));
  SLICE_147 SLICE_147( .D1(\disp_ctrl/n21259 ), .B1(\y_padB[8] ), 
    .D0(\disp_ctrl/n13498 ), .B0(\y_padB[7] ), .CIN0(\disp_ctrl/n13498 ), 
    .CIN1(\disp_ctrl/n21259 ), .F0(\p_padB_N_641[7] ), .F1(\p_padB_N_641[8] ), 
    .COUT1(\disp_ctrl/n13500 ), .COUT0(\disp_ctrl/n21259 ));
  SLICE_148 SLICE_148( .D1(\disp_ctrl/n21391 ), .D0(\disp_ctrl/n13403 ), 
    .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13403 ), .CIN1(\disp_ctrl/n21391 ), 
    .F0(\disp_ctrl/p_padA_s_N_842[12] ), .COUT0(\disp_ctrl/n21391 ));
  SLICE_149 SLICE_149( .D1(\disp_ctrl/n21253 ), .C1(\j06_pad.vcc ), 
    .B1(\y_padB[6] ), .D0(\disp_ctrl/n13496 ), .C0(\j06_pad.vcc ), 
    .B0(\y_padB[5] ), .CIN0(\disp_ctrl/n13496 ), .CIN1(\disp_ctrl/n21253 ), 
    .F0(\p_padB_N_641[5] ), .F1(\p_padB_N_641[6] ), .COUT1(\disp_ctrl/n13498 ), 
    .COUT0(\disp_ctrl/n21253 ));
  SLICE_152 SLICE_152( .DI1(\col_ctrl/n14628 ), .DI0(\col_ctrl/n17[1] ), 
    .D1(\scrA[0] ), .C1(n3026), .B1(\x_ball[5] ), .A1(\col_ctrl/n16086 ), 
    .D0(\scrA[1] ), .C0(\col_ctrl/n16086 ), .B0(\col_ctrl/n2852 ), 
    .A0(\scrA[0] ), .CE(n595), .LSR(n8898), .CLK(clk), .Q0(\scrA[1] ), 
    .Q1(\scrA[0] ), .F0(\col_ctrl/n17[1] ), .F1(\col_ctrl/n14628 ));
  SLICE_153 SLICE_153( .DI0(\col_ctrl/n17[2] ), .D0(\col_ctrl/n13292 ), 
    .C0(\scrA[2] ), .A0(\scrA[1] ), .CE(n595), .LSR(n8898), .CLK(clk), 
    .Q0(\scrA[2] ), .F0(\col_ctrl/n17[2] ));
  SLICE_154 SLICE_154( .DI1(\col_ctrl/n17_adj_1858[0] ), 
    .DI0(\col_ctrl/n17_adj_1858[1] ), .D1(\col_ctrl/scrB[0] ), 
    .B1(\col_ctrl/wall_col_N_1590 ), .C0(\col_ctrl/scrB[0] ), 
    .B0(\col_ctrl/scrB[1] ), .A0(\col_ctrl/wall_col_N_1590 ), .CE(n3815), 
    .LSR(n8898), .CLK(clk), .Q0(\col_ctrl/scrB[1] ), .Q1(\col_ctrl/scrB[0] ), 
    .F0(\col_ctrl/n17_adj_1858[1] ), .F1(\col_ctrl/n17_adj_1858[0] ));
  SLICE_157 SLICE_157( .DI0(\col_ctrl/n17_adj_1858[2] ), 
    .D0(\col_ctrl/wall_col_N_1590 ), .C0(\col_ctrl/scrB[2] ), 
    .B0(\col_ctrl/scrB[1] ), .A0(\col_ctrl/scrB[0] ), .CE(n3815), .LSR(n8898), 
    .CLK(clk), .Q0(\col_ctrl/scrB[2] ), .F0(\col_ctrl/n17_adj_1858[2] ));
  SLICE_160 SLICE_160( .DI1(\col_ctrl/n720[6] ), .DI0(\col_ctrl/n720[3] ), 
    .D1(\col_ctrl/n52_adj_1859[5] ), .C1(\col_ctrl/n19013 ), 
    .B1(\col_ctrl/n605 ), .A1(A_up_c), .D0(\col_ctrl/n52_adj_1859[2] ), 
    .C0(\col_ctrl/n605 ), .B0(\col_ctrl/n19013 ), .A0(A_up_c), .CE(n3077), 
    .LSR(\col_ctrl/n3124 ), .CLK(clk), .Q0(\y_padA[3] ), .Q1(\y_padA[6] ), 
    .F0(\col_ctrl/n720[3] ), .F1(\col_ctrl/n720[6] ));
  SLICE_161 SLICE_161( .DI1(\col_ctrl/n594[3] ), .DI0(\col_ctrl/n594[1] ), 
    .D1(\col_ctrl/n52_adj_1861[2] ), .C1(wall_col_N_1589), .A1(n523), 
    .D0(n523), .B0(wall_col_N_1589), .A0(\col_ctrl/n52_adj_1861[0] ), 
    .CE(n3074), .LSR(\col_ctrl/n3208 ), .CLK(clk), .Q0(\y_ball[1] ), 
    .Q1(\y_ball[3] ), .F0(\col_ctrl/n594[1] ), .F1(\col_ctrl/n594[3] ));
  SLICE_163 SLICE_163( .DI1(\col_ctrl/n594[6] ), .DI0(\col_ctrl/n594[5] ), 
    .D1(\col_ctrl/n52_adj_1861[5] ), .C1(n523), .A1(wall_col_N_1589), 
    .D0(wall_col_N_1589), .C0(\col_ctrl/n52_adj_1861[4] ), .B0(n523), 
    .CE(n3074), .LSR(\col_ctrl/n3208 ), .CLK(clk), .Q0(\y_ball[5] ), 
    .Q1(\y_ball[6] ), .F0(\col_ctrl/n594[5] ), .F1(\col_ctrl/n594[6] ));
  SLICE_168 SLICE_168( .DI1(\col_ctrl/n846[6] ), .DI0(\col_ctrl/n846[3] ), 
    .C1(\col_ctrl/n52_adj_1860[5] ), .A1(n1060), .D0(n1060), 
    .B0(\col_ctrl/n52_adj_1860[2] ), .CE(n3086), .LSR(\col_ctrl/n3201 ), 
    .CLK(clk), .Q0(\y_padB[3] ), .Q1(\y_padB[6] ), .F0(\col_ctrl/n846[3] ), 
    .F1(\col_ctrl/n846[6] ));
  SLICE_169 SLICE_169( .DI0(n7_adj_1911), .D0(wall_col_N_1589), 
    .C0(\y_ball[0] ), .B0(n3209), .A0(rst_n), .CLK(clk), .Q0(\y_ball[0] ), 
    .F0(n7_adj_1911));
  SLICE_174 SLICE_174( .DI0(\vga_ctrl/rgb_2__N_100[0] ), .D0(altcol_N_134), 
    .C0(pixval_N_132), .LSR(n17564), .CLK(clk), .Q0(j04_c), 
    .F0(\vga_ctrl/rgb_2__N_100[0] ));
  SLICE_177 SLICE_177( .DI0(pixval), .D0(altcol_N_134), .C0(pixval_N_132), 
    .LSR(\vga_ctrl/n1975 ), .CLK(clk), .Q0(j02_c), .F0(pixval));
  SLICE_178 SLICE_178( .D1(\p_ball_N_185[1] ), .C1(\xpix[1] ), 
    .D0(p_padA_N_322), .C0(\disp_ctrl/p_padA_s_N_803 ), .B0(\xpix[1] ), 
    .A0(\xpix[0] ), .F0(\disp_ctrl/p_padA_s_N_800 ), .F1(n5401));
  SLICE_179 SLICE_179( .D1(\disp_ctrl/p_padA_s_N_800 ), .C1(\disp_ctrl/n12_c ), 
    .B1(\xpix[1] ), .A1(\xpix[0] ), .D0(\disp_ctrl/n15 ), .C0(\disp_ctrl/n22 ), 
    .B0(\disp_ctrl/n23 ), .A0(\disp_ctrl/n21 ), .F0(\disp_ctrl/n12_c ), 
    .F1(\disp_ctrl/n16101 ));
  SLICE_180 SLICE_180( .D0(\p_padB_N_501[10] ), .C0(\p_padB_s_N_915[9] ), 
    .B0(\ypix[9] ), .A0(n19547), .F0(p_padB_N_500));
  SLICE_181 SLICE_181( .D1(\y_padB[3] ), .C1(\y_padB[4] ), .B1(\y_padB[9] ), 
    .A1(\y_padB[5] ), .D0(\ypix[9] ), .C0(\disp_ctrl/n19612 ), 
    .B0(p_padB_N_500), .A0(\y_padB[9] ), .F0(\disp_ctrl/p_padB_N_566 ), 
    .F1(\col_ctrl/n10 ));
  SLICE_182 SLICE_182( .D1(\xpix[9] ), .C1(n3101), .B1(\col_ctrl/scrB[0] ), 
    .A1(n2912), .D0(n2908), .C0(\disp_ctrl/scrB_mod/n2693 ), .B0(n7952), 
    .A0(n16083), .F0(n3101), .F1(\col_ctrl/n19037 ));
  SLICE_183 SLICE_183( .D1(n3017), .C1(\disp_ctrl/scrB_mod/n12 ), 
    .B1(\xpix[9] ), .A1(\disp_ctrl/scrB_mod/n8009 ), .D0(n6_adj_1900), 
    .C0(\xpix[3] ), .B0(\xpix[4] ), .A0(\xpix[5] ), 
    .F0(\disp_ctrl/scrB_mod/n12 ), .F1(n2912));
  SLICE_184 SLICE_184( .D1(\col_ctrl/scrB[1] ), .C1(\col_ctrl/n20585 ), 
    .B1(\col_ctrl/n19041 ), .A1(\col_ctrl/n20110 ), .D0(\col_ctrl/n5 ), 
    .C0(n18), .B0(n7994), .A0(n2912), .F0(\col_ctrl/n20585 ), 
    .F1(\col_ctrl/n20113 ));
  SLICE_185 SLICE_185( .D0(\col_ctrl/n19037 ), .C0(\col_ctrl/n19038 ), 
    .B0(\col_ctrl/scrB[1] ), .A0(\col_ctrl/scrB[2] ), .F0(\col_ctrl/n20110 ));
  SLICE_186 SLICE_186( .D1(n2908), .C1(n16083), .B1(\xpix[9] ), 
    .A1(\col_ctrl/scrB[0] ), .D0(n16832), .C0(\disp_ctrl/scrB_mod/n8188 ), 
    .B0(n3017), .A0(n5835), .F0(n16083), .F1(\col_ctrl/n19041 ));
  SLICE_187 SLICE_187( .C1(n2908), .B1(\xpix[9] ), .A1(\col_ctrl/scrB[0] ), 
    .D0(n16765), .C0(\disp_ctrl/scrB_mod/n12_adj_1664 ), .B0(n3017), 
    .A0(\xpix[9] ), .F0(n2908), .F1(\col_ctrl/n4 ));
  SLICE_188 SLICE_188( .D1(\xpix[3] ), .C1(\vga_ctrl/n11 ), .B1(\xpix[4] ), 
    .A1(\xpix[2] ), .D0(\xpix[1] ), .C0(\xpix[0] ), .F0(\vga_ctrl/n11 ), 
    .F1(n109));
  SLICE_189 SLICE_189( .D1(\xpix[5] ), .C1(\xpix[2] ), .B1(n2983), 
    .A1(\xpix[1] ), .D0(\xpix[2] ), .C0(n2983), .B0(n109), .A0(n2931), 
    .F0(\disp_ctrl/scrA_mod/n19055 ), .F1(\disp_ctrl/scrB_mod/n8009 ));
  SLICE_190 SLICE_190( .D1(\disp_ctrl/n17048 ), .C1(\disp_ctrl/n1942 ), 
    .B1(rst_n), .A1(\disp_ctrl/n5_adj_1692 ), .D0(\disp_ctrl/right_N_179 ), 
    .C0(\disp_ctrl/n19016 ), .B0(n8204), .A0(lossA), .F0(\disp_ctrl/n1942 ), 
    .F1(\disp_ctrl/n12_adj_1677 ));
  SLICE_191 SLICE_191( .D1(n17564), .C1(n5819), .A1(\disp_ctrl/right_N_179 ), 
    .C0(\col_ctrl/scrB[0] ), .B0(\col_ctrl/scrB[1] ), .A0(\col_ctrl/scrB[2] ), 
    .F0(n5819), .F1(\disp_ctrl/n19016 ));
  SLICE_192 SLICE_192( .D1(\disp_ctrl/scrA_mod/n19044 ), 
    .C1(\disp_ctrl/scrA_mod/n20584 ), .B1(\scrA[1] ), .A1(\scrA[2] ), 
    .D0(n2916), .C0(\disp_ctrl/scrA_mod/n10_c ), .B0(n8_adj_1869), .A0(n2936), 
    .F0(\disp_ctrl/scrA_mod/n20584 ), .F1(\disp_ctrl/scrA_mod/n20116 ));
  SLICE_193 SLICE_193( .D1(n2936), .C1(\disp_ctrl/n2950 ), .B1(\xpix[6] ), 
    .A1(n105), .D0(\xpix[8] ), .C0(\xpix[7] ), .B0(\xpix[9] ), 
    .F0(\disp_ctrl/n2950 ), .F1(\disp_ctrl/scrA_mod/n10_c ));
  SLICE_194 SLICE_194( .D1(n2931), .C1(\disp_ctrl/scrA_mod/n24 ), 
    .B1(\scrA[0] ), .A1(\disp_ctrl/scrA_mod/n19055 ), 
    .D0(\disp_ctrl/scrA_mod/n16883 ), .C0(\xpix[4] ), .B0(n6_adj_1887), 
    .A0(\xpix[3] ), .F0(\disp_ctrl/scrA_mod/n24 ), 
    .F1(\disp_ctrl/scrA_mod/n19053 ));
  SLICE_195 SLICE_195( .D1(\xpix[3] ), .C1(\xpix[2] ), .B1(\xpix[1] ), 
    .A1(\xpix[0] ), .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\xpix[0] ), 
    .A0(\xpix[1] ), .F0(\disp_ctrl/scrA_mod/n16883 ), .F1(n19030));
  SLICE_196 SLICE_196( .D1(\scrA[1] ), .C1(\disp_ctrl/scrA_mod/n20119 ), 
    .B1(\scrA[2] ), .A1(\scrA[0] ), .D0(\disp_ctrl/scrA_mod/n20116 ), 
    .C0(\disp_ctrl/scrA_mod/n19048 ), .B0(\disp_ctrl/scrA_mod/n19049 ), 
    .A0(\scrA[2] ), .F0(\disp_ctrl/scrA_mod/n20119 ), .F1(\disp_ctrl/altcolA ));
  SLICE_198 SLICE_198( .B1(\p_ball_N_219[8] ), .A1(\p_padA_N_430[8] ), 
    .C0(\p_padB_N_641[8] ), .A0(\p_ball_N_219[8] ), .F0(n17_adj_1891), 
    .F1(n17_2));
  SLICE_199 SLICE_199( .C1(n19603), .B1(\p_padB_N_641[9] ), 
    .A1(\p_ball_N_219[9] ), .D0(n16_adj_1892), .C0(n19411), .B0(n17_adj_1891), 
    .A0(n19469), .F0(n19603), .F1(n19604));
  SLICE_200 SLICE_200( .D1(\p_ball_s1_N_731[5] ), .C1(n4_adj_1882), 
    .B1(\ypix[5] ), .D0(\p_ball_s1_N_731[1] ), .C0(\ypix[1] ), 
    .B0(\p_ball_s1_N_731[0] ), .A0(\ypix[0] ), .F0(n4_adj_1882), .F1(n19571));
  SLICE_202 SLICE_202( .D1(\p_padB_N_534[8] ), .C1(n19579), .A1(\ypix[8] ), 
    .D0(n14_adj_1871), .C0(n19311), .B0(n8_adj_1906), .A0(n19513), .F0(n19579), 
    .F1(n19580));
  SLICE_204 SLICE_204( .D1(\p_padB_N_641[6] ), .C1(\p_ball_N_219[6] ), 
    .B0(\p_ball_N_219[6] ), .A0(\p_padA_N_430[6] ), .F0(n13), 
    .F1(n13_adj_1894));
  SLICE_205 SLICE_205( .D1(n19173), .C1(n15), .B1(n13), .A1(n11), 
    .D0(\p_padA_N_430[7] ), .B0(\p_ball_N_219[7] ), .F0(n15), .F1(n19367));
  SLICE_206 SLICE_206( .D1(n5_adj_1904), .C1(n7), .B1(n19238), 
    .A1(n6_adj_1905), .D0(\p_padB_N_534[6] ), .C0(\ypix[6] ), .F0(n7), 
    .F1(n19311));
  SLICE_207 SLICE_207( .D1(n9_adj_1880), .C1(n5_adj_1904), .B1(n2860), 
    .A1(n10_adj_1903), .D0(\p_padB_N_534[4] ), .B0(\ypix[4] ), 
    .F0(n5_adj_1904), .F1(\disp_ctrl/n17_adj_1717 ));
  SLICE_209 SLICE_209( .D1(\p_ball_N_219[9] ), .C1(n19561), 
    .B1(\p_padA_N_430[9] ), .D0(n19543), .C0(n19367), .B0(n16_adj_1883), 
    .A0(n17_2), .F0(n19561), .F1(n19562));
  SLICE_210 SLICE_210( .D1(\xpix[7] ), .C1(n2931), .B1(\xpix[8] ), 
    .A1(\xpix[9] ), .D0(\xpix[5] ), .C0(\xpix[6] ), .F0(n2931), 
    .F1(n18_adj_1889));
  SLICE_211 SLICE_211( .D1(\xpix[9] ), .C1(n2932), .B1(n2969), .A1(n8158), 
    .D0(\disp_ctrl/n8026 ), .C0(\xpix[4] ), .B0(n2931), .A0(\xpix[3] ), 
    .F0(n2932), .F1(n16056));
  SLICE_212 SLICE_212( .D1(\xpix[9] ), .C1(n2969), .B1(\xpix[5] ), 
    .A1(\xpix[6] ), .C0(\xpix[8] ), .A0(\xpix[7] ), .F0(n2969), .F1(n3028));
  SLICE_213 SLICE_213( .D1(\disp_ctrl/scrA_mod/n4 ), 
    .C1(\disp_ctrl/scrA_mod/n4_adj_1661 ), .B1(\disp_ctrl/scrA_mod/n20 ), 
    .A1(\disp_ctrl/scrA_mod/n16073 ), .D0(\xpix[9] ), .C0(n2916), 
    .B0(\scrA[0] ), .A0(n2969), .F0(\disp_ctrl/scrA_mod/n4_adj_1661 ), 
    .F1(\disp_ctrl/scrA_mod/n19044 ));
  SLICE_215 SLICE_215( .D1(\xpix[3] ), .C1(\xpix[4] ), .B1(\p_ball_N_185[3] ), 
    .A1(\p_ball_N_185[4] ), .D0(\xpix[4] ), .C0(\xpix[2] ), .B0(n2931), 
    .A0(\xpix[3] ), .F0(n8158), .F1(\disp_ctrl/n19267 ));
  SLICE_217 SLICE_217( .D1(\xpix[6] ), .C1(n2936), .B1(n114), .A1(n19030), 
    .D0(\xpix[5] ), .C0(\xpix[4] ), .F0(n2936), .F1(\disp_ctrl/scrA_mod/n20 ));
  SLICE_218 SLICE_218( .D1(\xpix[4] ), .C1(n8_adj_1869), .B1(n134), .A1(n2969), 
    .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\xpix[0] ), .A0(\xpix[1] ), 
    .F0(n8_adj_1869), .F1(n18));
  SLICE_220 SLICE_220( .D1(n19580), .C1(n2860), .B1(\p_padB_N_534[9] ), 
    .A1(\ypix[9] ), .C0(\p_padB_N_534[11] ), .B0(\p_padB_N_534[10] ), 
    .A0(\p_padB_N_534[12] ), .F0(n2860), .F1(p_padB_N_533));
  SLICE_222 SLICE_222( .C1(\enable_gen/n8222 ), .B1(pause_c), 
    .D0(\enable_gen/countergmv[20] ), .C0(\enable_gen/n16939 ), 
    .B0(\enable_gen/countergmv[22] ), .A0(\enable_gen/countergmv[21] ), 
    .F0(\enable_gen/n8222 ), .F1(\enable_gen/n3134 ));
  SLICE_224 SLICE_224( .D1(\enable_gen/counter[12] ), .C1(\enable_gen/n16909 ), 
    .B1(\enable_gen/counter[11] ), .A1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/counter[9] ), .C0(\enable_gen/counter[7] ), 
    .B0(\enable_gen/counter[8] ), .A0(\enable_gen/counter[6] ), 
    .F0(\enable_gen/n16909 ), .F1(\enable_gen/n8150 ));
  SLICE_225 SLICE_225( .D1(\enable_gen/counter[17] ), .C1(\enable_gen/n16841 ), 
    .B1(pause_c), .A1(\enable_gen/counter[18] ), .D0(\enable_gen/n6 ), 
    .C0(\enable_gen/n8150 ), .B0(\enable_gen/counter[14] ), 
    .A0(\enable_gen/counter[13] ), .F0(\enable_gen/n16841 ), 
    .F1(\enable_gen/n3220 ));
  SLICE_226 SLICE_226( .D1(\enable_gen/n9 ), .C1(\enable_gen/n10 ), 
    .B1(\enable_gen/countergmv[19] ), .A1(\enable_gen/countergmv[18] ), 
    .D0(\enable_gen/countergmv[13] ), .C0(\enable_gen/n16965 ), 
    .B0(\enable_gen/countergmv[17] ), .A0(\enable_gen/countergmv[14] ), 
    .F0(\enable_gen/n10 ), .F1(\enable_gen/n16939 ));
  SLICE_228 SLICE_228( .D1(\enable_gen/countergmv[12] ), .C1(\enable_gen/n7 ), 
    .B1(\enable_gen/countergmv[9] ), .A1(\enable_gen/countergmv[10] ), 
    .D0(\enable_gen/countergmv[7] ), .C0(\enable_gen/countergmv[6] ), 
    .B0(\enable_gen/countergmv[8] ), .A0(\enable_gen/countergmv[11] ), 
    .F0(\enable_gen/n7 ), .F1(\enable_gen/n16965 ));
  SLICE_230 SLICE_230( .D1(\x_ball[5] ), .C1(n3026), .D0(\x_ball[8] ), 
    .C0(\x_ball[7] ), .B0(\x_ball[9] ), .A0(\x_ball[6] ), .F0(n3026), 
    .F1(\col_ctrl/n2852 ));
  SLICE_231 SLICE_231( .D1(x_ball_dir_N_1542), .C1(n6_adj_1913), 
    .B1(x_ball_dir_N_1541), .A1(\x_ball[5] ), .D0(\p_padA_N_430[10] ), 
    .C0(n19562), .B0(n3026), .A0(\p_ball_N_219[10]/sig_000/FeedThruLUT ), 
    .F0(n6_adj_1913), .F1(x_ball_dir_N_1505));
  SLICE_232 SLICE_232( .D1(\p_padA_N_323[3] ), .C1(\y_padA[1] ), 
    .B1(\ypix[1] ), .A1(\ypix[3] ), .D0(\p_padA_N_430[10] ), .B0(\y_padA[1] ), 
    .A0(\ypix[1] ), .F0(n17562), .F1(n7_adj_1910));
  SLICE_233 SLICE_233( .D1(\disp_ctrl/n16070 ), .C1(\disp_ctrl/n5_adj_1756 ), 
    .B1(n17562), .A1(\disp_ctrl/n6_adj_1757 ), .D0(\p_padA_N_430[9] ), 
    .C0(\ypix[8] ), .B0(\p_padA_N_430[8] ), .A0(\ypix[9] ), 
    .F0(\disp_ctrl/n5_adj_1756 ), .F1(\disp_ctrl/n13_adj_1702 ));
  SLICE_235 SLICE_235( .D1(n7_adj_1910), .C1(\disp_ctrl/n8_c ), 
    .B1(n7_adj_1890), .A1(\disp_ctrl/n3 ), .D0(n10), 
    .C0(\disp_ctrl/n8_adj_1673 ), .B0(n5), .A0(n9), .F0(\disp_ctrl/n8_c ), 
    .F1(\disp_ctrl/n16933 ));
  SLICE_236 SLICE_236( .D1(\x_ball[1] ), .C1(n2007), .B1(n16059), 
    .A1(\col_ctrl/n16086 ), .D0(\x_ball[7] ), .C0(\x_ball[8] ), .F0(n2007), 
    .F1(\col_ctrl/n2656 ));
  SLICE_237 SLICE_237( .D1(n16059), .C1(n16954), .B1(n2007), .A1(\x_ball[4] ), 
    .D0(\x_ball[2] ), .C0(\x_ball[3] ), .A0(\x_ball[1] ), .F0(n16954), 
    .F1(n8202));
  SLICE_238 SLICE_238( .D1(\ypix[5] ), .C1(n4_adj_1870), 
    .A1(\p_padA_N_323[5] ), .D0(\y_padA[1] ), .C0(\ypix[0] ), .A0(\ypix[1] ), 
    .F0(n4_adj_1870), .F1(n19581));
  SLICE_240 SLICE_240( .C1(n4), .B1(\p_ball_N_219[5] ), .A1(\ypix[5] ), 
    .D0(\y_ball[0] ), .C0(\ypix[1] ), .B0(\p_ball_N_219[1] ), .A0(\ypix[0] ), 
    .F0(n4), .F1(n19585));
  SLICE_242 SLICE_242( .C1(n4_adj_1898), .B1(\ypix[5] ), .A1(\y_ball[5] ), 
    .D0(\ypix[0] ), .C0(\ypix[1] ), .B0(\y_ball[0] ), .A0(\y_ball[1] ), 
    .F0(n4_adj_1898), .F1(\disp_ctrl/n19599 ));
  SLICE_244 SLICE_244( .D1(\ypix[9] ), .C1(n19588), .B1(\p_ball_N_219[9] ), 
    .A1(\p_ball_N_219[10]/sig_000/FeedThruLUT ), .C0(n19587), .B0(\ypix[8] ), 
    .A0(\p_ball_N_219[8] ), .F0(n19588), .F1(p_ball_N_218));
  SLICE_245 SLICE_245( .C1(\xpix[9] ), .A1(\x_ball[9] ), .D0(\x_ball[9] ), 
    .C0(p_ball_N_218), .B0(\xpix[9] ), .A0(\disp_ctrl/n19489 ), 
    .F0(\disp_ctrl/n5_adj_1748 ), .F1(\disp_ctrl/n10_adj_1709 ));
  SLICE_247 SLICE_247( .D1(n20604), .C1(n19291), .B1(n14), .A1(n19501), 
    .D0(\p_ball_N_219[6] ), .C0(n19289), .B0(\ypix[6] ), .A0(n20608), 
    .F0(n19291), .F1(n19587));
  SLICE_248 SLICE_248( .D1(\p_ball_N_219[7] ), .C1(n19586), .B1(\ypix[7] ), 
    .C0(n19585), .B0(\ypix[6] ), .A0(\p_ball_N_219[6] ), .F0(n19586), .F1(n14));
  SLICE_250 SLICE_250( .D1(\p_ball_N_219[4] ), .C1(n6), .B1(\ypix[4] ), 
    .C0(\p_ball_N_219[3] ), .B0(\ypix[3] ), .A0(\p_ball_N_219[2] ), .F0(n6), 
    .F1(n19501));
  SLICE_253 SLICE_253( .D1(\ypix[4] ), .C1(\p_ball_N_219[4] ), .B1(\ypix[5] ), 
    .A1(\p_ball_N_219[5] ), .D0(\p_ball_N_219[5] ), .A0(\ypix[5] ), 
    .F0(n20608), .F1(\disp_ctrl/n17542 ));
  SLICE_254 SLICE_254( .D1(\p_padB_N_534[4] ), .C1(n6_adj_1872), 
    .A1(\ypix[4] ), .D0(\ypix[3] ), .B0(\p_padB_N_534[2] ), 
    .A0(\p_padB_N_534[3] ), .F0(n6_adj_1872), .F1(n19513));
  SLICE_256 SLICE_256( .D0(\xpix[9] ), .C0(n19493), 
    .B0(\p_ball_N_185[10]/sig_001/FeedThruLUT ), .A0(\p_ball_N_185[9] ), 
    .F0(p_ball_N_184));
  SLICE_257 SLICE_257( .D0(\p_ball_N_185[10] ), 
    .F0(\p_ball_N_185[10]/sig_001/FeedThruLUT ));
  SLICE_258 SLICE_258( .D1(n10_adj_1888), .C1(n16), .B1(n20657), .A1(n19283), 
    .C0(n19590), .B0(\xpix[8] ), .A0(\p_ball_N_185[8] ), .F0(n16), .F1(n19493));
  SLICE_259 SLICE_259( .D1(\p_ball_N_185[5] ), .C1(\disp_ctrl/n8_adj_1689 ), 
    .B1(\xpix[5] ), .D0(\xpix[4] ), .B0(\p_ball_N_185[4] ), 
    .A0(\p_ball_N_185[3] ), .F0(\disp_ctrl/n8_adj_1689 ), .F1(n10_adj_1888));
  SLICE_260 SLICE_260( .C1(n4_adj_1873), .B1(\ypix[5] ), 
    .A1(\p_padB_N_534[5] ), .D0(\y_padB[1] ), .B0(\ypix[0] ), .A0(\ypix[1] ), 
    .F0(n4_adj_1873), .F1(n19577));
  SLICE_262 SLICE_262( .D0(\p_padA_N_290[10] ), .C0(\p_padA_s_N_804[9] ), 
    .B0(n19551), .A0(\ypix[9] ), .F0(p_padA_N_289));
  SLICE_263 SLICE_263( .C1(n19551), .B1(\p_padA_s_N_804[9] ), .A1(\ypix[9] ), 
    .D0(\disp_ctrl/n16_adj_1774 ), .C0(\disp_ctrl/n19385 ), 
    .B0(\disp_ctrl/n10_adj_1775 ), .A0(\disp_ctrl/n17_adj_1776 ), .F0(n19551), 
    .F1(\disp_ctrl/p_padA_s_N_803 ));
  SLICE_264 SLICE_264( .D1(\ypix[8] ), .C1(n19583), .A1(\p_padA_N_323[8] ), 
    .D0(n14_adj_1867), .C0(n19301), .B0(n8), .A0(n19507), .F0(n19583), 
    .F1(n19584));
  SLICE_265 SLICE_265( .D1(\p_padA_N_323[7] ), .C1(n19582), .B1(\ypix[7] ), 
    .D0(\p_padA_N_323[6] ), .C0(n19581), .B0(\ypix[6] ), .F0(n19582), 
    .F1(n14_adj_1867));
  SLICE_267 SLICE_267( .D1(\p_ball_N_185[7] ), .C1(n19589), .A1(\xpix[7] ), 
    .D0(\p_ball_N_185[6] ), .C0(n6_adj_1877), .A0(\xpix[6] ), .F0(n19589), 
    .F1(n19590));
  SLICE_269 SLICE_269( .D1(n5401), .C1(n19021), .B1(\xpix[2] ), 
    .A1(\p_ball_N_185[2] ), .C0(\xpix[1] ), .B0(\xpix[0] ), 
    .A0(\p_ball_N_185[1] ), .F0(n19021), .F1(n6_adj_1877));
  SLICE_270 SLICE_270( .D1(n20624), .C1(n19349), .B1(n19484), 
    .A1(n10_adj_1902), .D0(\ypix[7] ), .C0(n19347), .B0(n20627), 
    .A0(\p_padA_N_430[7] ), .F0(n19349), .F1(n19531));
  SLICE_271 SLICE_271( .C1(\p_padA_N_323[8] ), .B1(\ypix[8] ), 
    .D0(\p_padA_N_430[8] ), .A0(\ypix[8] ), .F0(n20624), .F1(n9));
  SLICE_272 SLICE_272( .C1(n19598), .B1(\ypix[8] ), .A1(\p_padA_N_430[8] ), 
    .D0(\p_padA_N_430[7] ), .C0(n19597), .B0(\ypix[7] ), .F0(n19598), 
    .F1(n19484));
  SLICE_274 SLICE_274( .C1(n8_adj_1907), .B1(\p_padA_N_430[5] ), 
    .A1(\ypix[5] ), .D0(\p_padA_N_430[3] ), .B0(\p_padA_N_430[4] ), 
    .A0(\ypix[4] ), .F0(n8_adj_1907), .F1(n10_adj_1902));
  SLICE_277 SLICE_277( .D1(\ypix[4] ), .C1(\ypix[6] ), .B1(\p_padA_N_430[4] ), 
    .A1(\p_padA_N_430[6] ), .D0(\p_padA_N_430[6] ), .B0(\ypix[6] ), 
    .F0(n20627), .F1(\disp_ctrl/n6_adj_1757 ));
  SLICE_278 SLICE_278( .D1(n6_adj_1884), .C1(n7_adj_1890), .B1(n5), 
    .A1(n19248), .D0(\p_padA_N_323[6] ), .A0(\ypix[6] ), .F0(n7_adj_1890), 
    .F1(n19301));
  SLICE_279 SLICE_279( .D1(\disp_ctrl/p_padA_s_N_804[5] ), .B1(\ypix[5] ), 
    .D0(\p_padA_N_323[5] ), .C0(\ypix[5] ), .F0(n6_adj_1884), 
    .F1(\disp_ctrl/n11_adj_1777 ));
  SLICE_280 SLICE_280( .D1(\p_padA_N_430[5] ), .C1(n19193), .A1(\ypix[5] ), 
    .D0(\p_padA_N_430[4] ), .C0(\ypix[4] ), .B0(\p_padA_N_430[3] ), 
    .A0(\ypix[3] ), .F0(n19193), .F1(n19347));
  SLICE_282 SLICE_282( .D1(\xpix[3] ), .C1(n5_adj_1912), .B1(\xpix[2] ), 
    .A1(n2936), .D0(\xpix[0] ), .C0(\xpix[1] ), .F0(n5_adj_1912), .F1(n16832));
  SLICE_284 SLICE_284( .C1(n6_adj_1908), .B1(\ypix[6] ), 
    .A1(\p_padA_N_430[6] ), .D0(\ypix[2] ), .C0(\p_padA_N_430[2] ), 
    .B0(\ypix[1] ), .A0(\y_padA[1] ), .F0(n6_adj_1908), .F1(n19597));
  SLICE_286 SLICE_286( .D1(n20615), .C1(n19321), .B1(n10_adj_1875), 
    .A1(n16_adj_1874), .D0(\ypix[7] ), .C0(n19319), .B0(n20618), 
    .A0(\p_padB_N_641[7] ), .F0(n19321), .F1(n19517));
  SLICE_287 SLICE_287( .D1(\disp_ctrl/p_padA_s_N_804[8] ), .A1(\ypix[8] ), 
    .B0(\ypix[8] ), .A0(\p_padB_N_641[8] ), .F0(n20615), 
    .F1(\disp_ctrl/n17_adj_1776 ));
  SLICE_288 SLICE_288( .D1(\ypix[8] ), .C1(n19576), .B1(\p_padB_N_641[8] ), 
    .D0(\p_padB_N_641[7] ), .C0(n19575), .A0(\ypix[7] ), .F0(n19576), 
    .F1(n16_adj_1874));
  SLICE_290 SLICE_290( .C1(n8_adj_1876), .B1(\p_padB_N_641[5] ), 
    .A1(\ypix[5] ), .D0(\p_padB_N_641[3] ), .B0(\p_padB_N_641[4] ), 
    .A0(\ypix[4] ), .F0(n8_adj_1876), .F1(n10_adj_1875));
  SLICE_293 SLICE_293( .D1(\disp_ctrl/p_padA_s_N_804[6] ), .A1(\ypix[6] ), 
    .D0(\p_padB_N_641[6] ), .B0(\ypix[6] ), .F0(n20618), 
    .F1(\disp_ctrl/n13_adj_1779 ));
  SLICE_294 SLICE_294( .D1(\ypix[5] ), .C1(n19222), .A1(\p_padB_N_641[5] ), 
    .D0(\p_padB_N_641[4] ), .C0(\ypix[4] ), .B0(\p_padB_N_641[3] ), 
    .A0(\ypix[3] ), .F0(n19222), .F1(n19319));
  SLICE_296 SLICE_296( .D1(\ypix[6] ), .C1(n6_adj_1878), 
    .A1(\p_padB_N_641[6] ), .D0(\ypix[1] ), .C0(\ypix[2] ), 
    .B0(\p_padB_N_641[2] ), .A0(\y_padB[1] ), .F0(n6_adj_1878), .F1(n19575));
  SLICE_298 SLICE_298( .D1(\xpix[1] ), .C1(p_padA_N_358), .B1(n3028), 
    .A1(n7850), .D0(n8_adj_1869), .C0(n2713), .B0(\xpix[9] ), .A0(\xpix[4] ), 
    .F0(p_padA_N_358), .F1(\disp_ctrl/n16070 ));
  SLICE_300 SLICE_300( .D1(\p_ball_N_219[4] ), .C1(n19258), .A1(\ypix[4] ), 
    .D0(\p_ball_N_219[2] ), .C0(\ypix[3] ), .B0(\p_ball_N_219[3] ), 
    .A0(\ypix[2] ), .F0(n19258), .F1(n19289));
  SLICE_302 SLICE_302( .D1(\p_ball_N_219[5] ), .C1(n8_adj_1885), 
    .A1(\p_padA_N_430[5] ), .C0(\p_ball_N_219[4] ), .B0(\p_padA_N_430[3] ), 
    .A0(\p_padA_N_430[4] ), .F0(n8_adj_1885), .F1(n19543));
  SLICE_304 SLICE_304( .C1(n8_adj_1896), .B1(\p_padB_N_641[5] ), 
    .A1(\p_ball_N_219[5] ), .D0(\p_padB_N_641[3] ), .C0(\p_padB_N_641[4] ), 
    .A0(\p_ball_N_219[4] ), .F0(n8_adj_1896), .F1(n19469));
  SLICE_306 SLICE_306( .D1(\p_padA_N_430[4] ), .C1(\p_padA_N_430[3] ), 
    .B1(\p_ball_N_219[3] ), .A1(\p_ball_N_219[4] ), .D0(\p_padB_N_641[3] ), 
    .C0(\p_padB_N_641[4] ), .B0(\p_ball_N_219[4] ), .A0(\p_ball_N_219[3] ), 
    .F0(n19105), .F1(n19173));
  SLICE_307 SLICE_307( .D1(n13_adj_1894), .C1(n15_adj_1893), .B1(n11_adj_1895), 
    .A1(n19105), .D0(\p_padB_N_641[7] ), .C0(\p_ball_N_219[7] ), 
    .F0(n15_adj_1893), .F1(n19411));
  SLICE_308 SLICE_308( .C0(n1062), .B0(game_en), .A0(rst_n), .F0(n3077));
  SLICE_309 SLICE_309( .D1(\rst_gen_inst/n14634 ), 
    .C1(\rst_gen_inst/rst_cnt[25] ), .B1(\rst_gen_inst/n16010 ), 
    .A1(rst_cnt_25__N_53), .D0(\rst_gen_inst/rst_cnt[25] ), 
    .C0(\rst_gen_inst/n16010 ), .A0(\rst_gen_inst/n14634 ), .F0(rst_n), 
    .F1(\rst_gen_inst/n1023 ));
  SLICE_310 SLICE_310( .C1(n1060), .B1(rst_n), .A1(game_en), .D0(B_up_c), 
    .C0(\col_ctrl/n16830 ), .B0(\col_ctrl/n16866 ), .A0(\col_ctrl/n19023 ), 
    .F0(n1060), .F1(n3086));
  SLICE_312 SLICE_312( .C1(n19574), .B1(\ypix[9] ), .A1(\p_ball_s1_N_731[9] ), 
    .D0(\ypix[8] ), .C0(n19573), .A0(\p_ball_s1_N_731[8] ), .F0(n19574), 
    .F1(n19522));
  SLICE_313 SLICE_313( .D0(\disp_ctrl/p_ball_s1_N_731[11] ), 
    .C0(\disp_ctrl/p_ball_s1_N_731[10] ), .B0(n19522), 
    .A0(\disp_ctrl/n8_adj_1743 ), .F0(\disp_ctrl/n15_adj_1766 ));
  SLICE_315 SLICE_315( .D1(n14_adj_1879), .C1(n19329), .B1(n20667), 
    .A1(n19523), .D0(\ypix[6] ), .C0(n19327), .B0(n20671), 
    .A0(\p_ball_s1_N_731[6] ), .F0(n19329), .F1(n19573));
  SLICE_316 SLICE_316( .D1(\ypix[7] ), .C1(n19572), .B1(\p_ball_s1_N_731[7] ), 
    .D0(\p_ball_s1_N_731[6] ), .C0(n19571), .A0(\ypix[6] ), .F0(n19572), 
    .F1(n14_adj_1879));
  SLICE_318 SLICE_318( .C1(\y_padB[5] ), .A1(\ypix[5] ), .D0(\y_padB[5] ), 
    .A0(\y_ball[5] ), .F0(\col_ctrl/n11 ), .F1(\disp_ctrl/n11_adj_1724 ));
  SLICE_319 SLICE_319( .D1(\col_ctrl/n11 ), .C1(\col_ctrl/n13 ), 
    .B1(\col_ctrl/n9 ), .A1(\col_ctrl/n19204 ), .B0(\y_padB[6] ), 
    .A0(\y_ball[6] ), .F0(\col_ctrl/n13 ), .F1(\col_ctrl/n19339 ));
  SLICE_320 SLICE_320( .C1(\y_ball[7] ), .A1(\y_padA[7] ), .D0(\y_padB[7] ), 
    .B0(\y_ball[7] ), .F0(\col_ctrl/n15 ), .F1(\col_ctrl/n15_adj_1819 ));
  SLICE_321 SLICE_321( .D1(\y_ball[8] ), .C1(\col_ctrl/n19569 ), 
    .B1(\y_padB[8] ), .D0(\col_ctrl/n14_adj_1854 ), .C0(\col_ctrl/n19339 ), 
    .B0(\col_ctrl/n15 ), .A0(\col_ctrl/n19529 ), .F0(\col_ctrl/n19569 ), 
    .F1(\col_ctrl/n19570 ));
  SLICE_322 SLICE_322( .C0(\x_ball[5] ), .B0(\x_ball[6] ), .F0(n16059));
  SLICE_324 SLICE_324( .D1(x_ball_dir), .C1(x_ball_dir_N_1401), .B1(rst_n), 
    .A1(x_ball_dir_N_1505), .D0(\col_ctrl/n7_adj_1853 ), .C0(\col_ctrl/n2656 ), 
    .B0(\x_ball[9] ), .A0(n8202), .F0(x_ball_dir_N_1401), .F1(n16111));
  SLICE_326 SLICE_326( .DI1(pad_col_N_1626), .D1(x_ball_dir_N_1401), 
    .C1(x_ball_dir), .A1(x_ball_dir_N_1505), .D0(\x_ball[5] ), .C0(x_ball_dir), 
    .B0(n3026), .A0(\col_ctrl/n16086 ), .CE(n3079), .CLK(clk), .Q1(pad_col), 
    .F0(\col_ctrl/n476 ), .F1(pad_col_N_1626));
  SLICE_327 SLICE_327( .D1(\x_ball[5] ), .C1(\col_ctrl/n16086 ), 
    .B1(\scrA[0] ), .A1(n3026), .D0(\x_ball[4] ), .C0(\x_ball[3] ), 
    .B0(\x_ball[2] ), .F0(\col_ctrl/n16086 ), .F1(\col_ctrl/n13292 ));
  SLICE_328 SLICE_328( .B0(\y_ball[5] ), .A0(\y_padA[5] ), 
    .F0(\col_ctrl/n11_adj_1814 ));
  SLICE_329 SLICE_329( .D1(\col_ctrl/n19183 ), .C1(\col_ctrl/n13_adj_1815 ), 
    .B1(\col_ctrl/n11_adj_1814 ), .A1(\col_ctrl/n9_adj_1817 ), 
    .B0(\y_ball[6] ), .A0(\y_padA[6] ), .F0(\col_ctrl/n13_adj_1815 ), 
    .F1(\col_ctrl/n19357 ));
  SLICE_331 SLICE_331( .C1(\col_ctrl/n19565 ), .B1(\y_padA[8] ), 
    .A1(\y_ball[8] ), .D0(\col_ctrl/n15_adj_1819 ), .C0(\col_ctrl/n19357 ), 
    .B0(\col_ctrl/n14_adj_1851 ), .A0(\col_ctrl/n19537 ), 
    .F0(\col_ctrl/n19565 ), .F1(\col_ctrl/n19566 ));
  SLICE_332 SLICE_332( .D0(B_up_c), .C0(\col_ctrl/n16866 ), 
    .F0(\col_ctrl/n554 ));
  SLICE_333 SLICE_333( .D1(\col_ctrl/n10 ), .C1(\col_ctrl/n9_adj_1848 ), 
    .B1(\y_padB[7] ), .A1(\y_padB[8] ), .D0(\y_padB[1] ), .C0(\y_padB[2] ), 
    .A0(\y_padB[6] ), .F0(\col_ctrl/n9_adj_1848 ), .F1(\col_ctrl/n16866 ));
  SLICE_334 SLICE_334( .C0(\col_ctrl/n605 ), .B0(A_up_c), .F0(\col_ctrl/n532 ));
  SLICE_335 SLICE_335( .D1(\y_padA[8] ), .C1(\col_ctrl/n9_adj_1845 ), 
    .B1(\y_padA[7] ), .A1(\col_ctrl/n14_adj_1846 ), .D0(\y_padA[4] ), 
    .C0(\y_padA[2] ), .B0(\y_padA[1] ), .F0(\col_ctrl/n9_adj_1845 ), 
    .F1(\col_ctrl/n605 ));
  SLICE_336 SLICE_336( .C0(\col_ctrl/n16980 ), .A0(y_ball_dir), 
    .F0(\col_ctrl/n510 ));
  SLICE_337 SLICE_337( .D1(\col_ctrl/n14_adj_1850 ), 
    .C1(\col_ctrl/n9_adj_1849 ), .B1(\y_ball[9] ), .A1(\y_ball[8] ), 
    .D0(\y_ball[2] ), .C0(\y_ball[0] ), .B0(\y_ball[6] ), .A0(\y_ball[1] ), 
    .F0(\col_ctrl/n9_adj_1849 ), .F1(\col_ctrl/n16980 ));
  SLICE_338 SLICE_338( .D0(\col_ctrl/n17593 ), .C0(\col_ctrl/n20113 ), 
    .B0(\xpix[9] ), .A0(n2916), .F0(altcolB));
  SLICE_339 SLICE_339( .D1(n3010), .C1(n8_adj_1914), .B1(\ypix[4] ), 
    .A1(\ypix[9] ), .D0(\ypix[0] ), .C0(\ypix[1] ), .B0(\ypix[2] ), 
    .A0(\ypix[3] ), .F0(n8_adj_1914), .F1(n2916));
  SLICE_340 SLICE_340( .D0(\col_ctrl/scrB[2] ), .C0(\col_ctrl/n4 ), 
    .B0(\col_ctrl/scrB[1] ), .F0(\col_ctrl/n17593 ));
  SLICE_342 SLICE_342( .C1(n5835), .A1(\col_ctrl/scrB[0] ), .D0(n8005), 
    .C0(n14_adj_1901), .B0(n2969), .A0(\xpix[9] ), .F0(n5835), 
    .F1(\col_ctrl/n19038 ));
  SLICE_344 SLICE_344( .D1(n523), .C1(wall_col_N_1589), .B1(rst_n), 
    .A1(game_en), .D0(\col_ctrl/n16086 ), .C0(\col_ctrl/n2852 ), 
    .B0(x_ball_dir), .A0(\col_ctrl/wall_col_N_1590 ), .F0(wall_col_N_1589), 
    .F1(n3209));
  SLICE_347 SLICE_347( .D1(\xpix[2] ), .C1(n2713), .B1(n7897), .A1(\xpix[9] ), 
    .D0(\xpix[5] ), .C0(\xpix[6] ), .B0(\xpix[8] ), .A0(\xpix[7] ), .F0(n2713), 
    .F1(n7994));
  SLICE_348 SLICE_348( .D0(n8184), .C0(n16833), .B0(n3101), 
    .A0(\col_ctrl/scrB[0] ), .F0(\col_ctrl/n5 ));
  SLICE_349 SLICE_349( .D1(\xpix[3] ), .C1(n2243), .B1(\disp_ctrl/n8026 ), 
    .A1(n3017), .D0(\xpix[5] ), .C0(\xpix[4] ), .F0(n2243), .F1(n16833));
  SLICE_350 SLICE_350( .D1(n5819), .C1(lossA), .A1(rst_n), .D0(\scrA[1] ), 
    .C0(\scrA[0] ), .A0(\scrA[2] ), .F0(lossA), .F1(rst_cnt_25__N_53));
  SLICE_352 SLICE_352( .D1(\y_ball[4] ), .C1(\col_ctrl/n6 ), .B1(\y_padA[4] ), 
    .D0(\y_padA[3] ), .B0(\y_ball[2] ), .A0(\y_ball[3] ), .F0(\col_ctrl/n6 ), 
    .F1(\col_ctrl/n19537 ));
  SLICE_354 SLICE_354( .C1(\col_ctrl/n6_adj_1844 ), .B1(\y_ball[4] ), 
    .A1(\y_padB[4] ), .D0(\y_padB[3] ), .B0(\y_ball[2] ), .A0(\y_ball[3] ), 
    .F0(\col_ctrl/n6_adj_1844 ), .F1(\col_ctrl/n19529 ));
  SLICE_356 SLICE_356( .C1(\col_ctrl/n19013 ), .B1(A_up_c), 
    .A1(\col_ctrl/n605 ), .D0(\p_padA_N_430[10] ), .C0(\col_ctrl/n16905 ), 
    .B0(A_down_c), .A0(\p_padA_N_430[9] ), .F0(\col_ctrl/n19013 ), .F1(n1062));
  SLICE_358 SLICE_358( .D1(\p_padA_N_430[6] ), .C1(\col_ctrl/n2521 ), 
    .B1(\p_padA_N_430[8] ), .A1(\p_padA_N_430[7] ), .D0(\p_padA_N_430[3] ), 
    .C0(\p_padA_N_430[4] ), .B0(\p_padA_N_430[5] ), .A0(\p_padA_N_430[2] ), 
    .F0(\col_ctrl/n2521 ), .F1(\col_ctrl/n16905 ));
  SLICE_360 SLICE_360( .D1(\p_padB_N_641[8] ), .C1(\col_ctrl/n45_adj_1847 ), 
    .B1(\p_padB_N_641[6] ), .A1(\p_padB_N_641[7] ), .D0(\p_padB_N_641[4] ), 
    .C0(\p_padB_N_641[5] ), .B0(\p_padB_N_641[2] ), .A0(\p_padB_N_641[3] ), 
    .F0(\col_ctrl/n45_adj_1847 ), .F1(\col_ctrl/n16830 ));
  SLICE_362 SLICE_362( .D1(y_ball_dir), .C1(\col_ctrl/y_ball_dir_N_1583 ), 
    .B1(\col_ctrl/n16980 ), .D0(\p_ball_N_219[9] ), .C0(\col_ctrl/n16946 ), 
    .B0(\p_ball_N_219[10]/sig_000/FeedThruLUT ), 
    .F0(\col_ctrl/y_ball_dir_N_1583 ), .F1(n523));
  SLICE_363 SLICE_363( .D1(\rst_gen_inst/n14634 ), .C1(n3074), 
    .B1(\rst_gen_inst/rst_cnt[25] ), .A1(\rst_gen_inst/n16010 ), .D0(rst_n), 
    .C0(n523), .B0(wall_col_N_1589), .A0(game_en), .F0(n3074), 
    .F1(\col_ctrl/n3208 ));
  SLICE_365 SLICE_365( .D0(\p_ball_N_219[10] ), 
    .F0(\p_ball_N_219[10]/sig_000/FeedThruLUT ));
  SLICE_366 SLICE_366( .D1(\p_ball_N_219[8] ), .C1(\col_ctrl/n12 ), 
    .B1(\p_ball_N_219[7] ), .A1(\p_ball_N_219[6] ), .D0(\p_ball_N_219[5] ), 
    .C0(\p_ball_N_219[3] ), .B0(\p_ball_N_219[4] ), .A0(\p_ball_N_219[2] ), 
    .F0(\col_ctrl/n12 ), .F1(\col_ctrl/n16946 ));
  SLICE_368 SLICE_368( .D0(\y_ball[9] ), .C0(\col_ctrl/n19566 ), 
    .A0(\y_padA[9] ), .F0(x_ball_dir_N_1542));
  SLICE_370 SLICE_370( .B1(\x_ball[3] ), .A1(\xpix[3] ), .D0(\col_ctrl/n2852 ), 
    .C0(\x_ball[4] ), .B0(\x_ball[2] ), .A0(\x_ball[3] ), 
    .F0(x_ball_dir_N_1541), .F1(\disp_ctrl/n7_adj_1708 ));
  SLICE_372 SLICE_372( .D1(\y_ball[5] ), .C1(\col_ctrl/n4_adj_1852 ), 
    .A1(\y_padA[5] ), .D0(\y_ball[0] ), .C0(\y_ball[1] ), .B0(\y_padA[1] ), 
    .F0(\col_ctrl/n4_adj_1852 ), .F1(\col_ctrl/n19563 ));
  SLICE_375 SLICE_375( .D1(\y_ball[9] ), .C1(x_ball_dir_N_1439), 
    .B1(\y_padB[9] ), .A1(\col_ctrl/n19570 ), .C0(n19604), 
    .B0(\p_padB_N_641[10] ), .A0(\p_ball_N_219[10]/sig_000/FeedThruLUT ), 
    .F0(x_ball_dir_N_1439), .F1(\col_ctrl/n7_adj_1853 ));
  SLICE_376 SLICE_376( .D1(\y_ball[5] ), .C1(\col_ctrl/n4_adj_1855 ), 
    .A1(\y_padB[5] ), .D0(\y_ball[0] ), .C0(\y_padB[1] ), .A0(\y_ball[1] ), 
    .F0(\col_ctrl/n4_adj_1855 ), .F1(\col_ctrl/n19567 ));
  SLICE_378 SLICE_378( .D1(\p_ball_N_185[9] ), .C1(\col_ctrl/n4_adj_1856 ), 
    .B1(\p_ball_N_185[10]/sig_001/FeedThruLUT ), .A1(\col_ctrl/n16952 ), 
    .D0(\p_ball_N_185[7] ), .A0(\p_ball_N_185[8] ), 
    .F0(\col_ctrl/n4_adj_1856 ), .F1(\col_ctrl/wall_col_N_1590 ));
  SLICE_380 SLICE_380( .D1(\p_ball_N_185[2] ), .C1(\col_ctrl/n6_adj_1857 ), 
    .B1(\p_ball_N_185[3] ), .A1(\p_ball_N_185[5] ), .B0(\p_ball_N_185[4] ), 
    .A0(\p_ball_N_185[6] ), .F0(\col_ctrl/n6_adj_1857 ), 
    .F1(\col_ctrl/n16952 ));
  SLICE_382 SLICE_382( .C1(n6_adj_1881), .B1(\ypix[4] ), 
    .A1(\p_ball_s1_N_731[4] ), .D0(\p_ball_s1_N_731[3] ), .B0(\ypix[3] ), 
    .A0(\p_ball_s1_N_731[2] ), .F0(n6_adj_1881), .F1(n19523));
  SLICE_384 SLICE_384( .D1(\p_ball_N_219[6] ), .C1(n6_adj_1886), 
    .A1(\p_padA_N_430[6] ), .D0(\p_ball_N_219[2] ), .C0(\p_padA_N_430[2] ), 
    .B0(\p_ball_N_219[1] ), .A0(\y_padA[1] ), .F0(n6_adj_1886), .F1(n19559));
  SLICE_386 SLICE_386( .DI1(\vga_ctrl/vsync_N_117 ), .D1(\ypix[9] ), 
    .C1(\vga_ctrl/n12_c ), .B1(\ypix[3] ), .A1(\ypix[4] ), 
    .D0(\vga_ctrl/n8134 ), .B0(\ypix[2] ), .A0(\ypix[1] ), 
    .CE(\vga_ctrl/n16297 ), .LSR(\vga_ctrl/n8254 ), .CLK(clk), .Q1(j05_c), 
    .F0(\vga_ctrl/n12_c ), .F1(\vga_ctrl/vsync_N_117 ));
  SLICE_387 SLICE_387( .C1(\vga_ctrl/n8134 ), .A1(\ypix[9] ), .D0(\ypix[5] ), 
    .C0(\ypix[7] ), .B0(\ypix[6] ), .A0(\ypix[8] ), .F0(\vga_ctrl/n8134 ), 
    .F1(n8204));
  SLICE_388 SLICE_388( .D1(\vga_ctrl/n8_c ), .C1(\vga_ctrl/n7 ), 
    .B1(\ypix[9] ), .A1(\vga_ctrl/n6_c ), .D0(\ypix[4] ), .C0(\ypix[8] ), 
    .F0(\vga_ctrl/n7 ), .F1(\vga_ctrl/n16297 ));
  SLICE_389 SLICE_389( .D1(\disp_ctrl/p_ball_s1_N_720[6] ), .C1(\ypix[6] ), 
    .B1(\ypix[5] ), .D0(\ypix[6] ), .A0(\ypix[5] ), .F0(\vga_ctrl/n6_c ), 
    .F1(\disp_ctrl/n10_adj_1767 ));
  SLICE_390 SLICE_390( .D1(\ypix[3] ), .C1(\vga_ctrl/n4 ), .A1(\ypix[7] ), 
    .D0(\ypix[0] ), .C0(\ypix[1] ), .B0(\ypix[2] ), .F0(\vga_ctrl/n4 ), 
    .F1(\vga_ctrl/n8_c ));
  SLICE_392 SLICE_392( .D1(\vga_ctrl/n8134 ), .C1(\vga_ctrl/n8104 ), 
    .B1(\ypix[9] ), .A1(\ypix[4] ), .C0(\ypix[1] ), .B0(\ypix[2] ), 
    .A0(\ypix[3] ), .F0(\vga_ctrl/n8104 ), .F1(\vga_ctrl/n8254 ));
  SLICE_394 SLICE_394( .D1(\disp_ctrl/n8014 ), .C1(n3024), .B1(\xpix[6] ), 
    .A1(n2243), .D0(\xpix[3] ), .C0(\xpix[5] ), .B0(\xpix[4] ), 
    .A0(n6_adj_1887), .F0(n3024), .F1(\disp_ctrl/scrA_mod/n16073 ));
  SLICE_395 SLICE_395( .D1(\xpix[4] ), .C1(n6_adj_1887), .B1(\xpix[3] ), 
    .A1(\xpix[0] ), .D0(\xpix[1] ), .B0(\xpix[2] ), .F0(n6_adj_1887), 
    .F1(n8160));
  SLICE_396 SLICE_396( .D1(\xpix[8] ), .C1(\vga_ctrl/n135 ), .B1(\xpix[7] ), 
    .A1(\xpix[9] ), .D0(\xpix[5] ), .C0(\xpix[6] ), .A0(\xpix[4] ), 
    .F0(\vga_ctrl/n135 ), .F1(\vga_ctrl/n8138 ));
  SLICE_398 SLICE_398( .D1(\disp_ctrl/p_padA_s_N_875[7] ), .C1(\ypix[7] ), 
    .B1(\ypix[8] ), .A1(\disp_ctrl/p_padA_s_N_875[8] ), .D0(\ypix[7] ), 
    .C0(\ypix[8] ), .B0(\ypix[6] ), .A0(\ypix[5] ), .F0(n3010), 
    .F1(\disp_ctrl/n13 ));
  SLICE_399 SLICE_399( .D1(\ypix[9] ), .C1(\vga_ctrl/n3078 ), .B1(n3010), 
    .A1(\vga_ctrl/n4_adj_1808 ), .D0(n131), .C0(\vga_ctrl/n6_adj_1799 ), 
    .B0(n5_adj_1912), .A0(\xpix[7] ), .F0(\vga_ctrl/n3078 ), 
    .F1(\vga_ctrl/n3174 ));
  SLICE_401 SLICE_401( .D1(n2916), .C1(\xpix[9] ), .B1(\xpix[7] ), 
    .A1(\xpix[8] ), .D0(\xpix[8] ), .C0(n8204), .B0(\xpix[9] ), .A0(\xpix[7] ), 
    .F0(n17564), .F1(\disp_ctrl/scrA_mod/n4 ));
  SLICE_402 SLICE_402( .D1(\xpix[5] ), .C1(n7850), .A1(\xpix[6] ), 
    .D0(\xpix[4] ), .B0(\xpix[3] ), .A0(\xpix[2] ), .F0(n7850), 
    .F1(\vga_ctrl/n6_adj_1799 ));
  SLICE_405 SLICE_405( .D1(\disp_ctrl/n2950 ), .C1(\disp_ctrl/scrA_mod/n8098 ), 
    .B1(\xpix[6] ), .A1(n2243), .D0(\xpix[4] ), .C0(\disp_ctrl/n8026 ), 
    .B0(\xpix[3] ), .A0(\xpix[5] ), .F0(\disp_ctrl/scrA_mod/n8098 ), 
    .F1(\disp_ctrl/scrA_mod/n16075 ));
  SLICE_407 SLICE_407( .D1(\xpix[2] ), .C1(n2983), .B1(\xpix[5] ), 
    .A1(\vga_ctrl/n11 ), .C0(\xpix[3] ), .A0(\xpix[4] ), .F0(n2983), .F1(n114));
  SLICE_408 SLICE_408( .D1(\xpix[5] ), .C1(n7958), .B1(\xpix[4] ), 
    .A1(\xpix[6] ), .D0(\xpix[1] ), .C0(\xpix[2] ), .B0(\xpix[3] ), .F0(n7958), 
    .F1(n16068));
  SLICE_410 SLICE_410( .D1(\xpix[6] ), .C1(n113), .B1(n2969), .A1(\xpix[9] ), 
    .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\xpix[4] ), .A0(\xpix[5] ), .F0(n113), 
    .F1(\disp_ctrl/scrB_mod/n8188 ));
  SLICE_412 SLICE_412( .D0(p_padB_N_533), .C0(p_padB_s_N_914), .B0(\xpix[4] ), 
    .A0(\xpix[0] ), .F0(n12));
  SLICE_413 SLICE_413( .C1(n19547), .B1(\p_padB_s_N_915[9] ), .A1(\ypix[9] ), 
    .D0(\disp_ctrl/n16_adj_1693 ), .C0(\disp_ctrl/n19377 ), 
    .B0(\disp_ctrl/n17 ), .A0(\disp_ctrl/n10_adj_1694 ), .F0(n19547), 
    .F1(p_padB_s_N_914));
  SLICE_414 SLICE_414( .D1(n12), .C1(n8_adj_1915), .B1(altcolB), 
    .A1(\xpix[2] ), .D0(\xpix[3] ), .C0(n18_adj_1889), .B0(\xpix[1] ), 
    .F0(n8_adj_1915), .F1(\disp_ctrl/n13_adj_1676 ));
  SLICE_416 SLICE_416( .D1(\xpix[2] ), .C1(\vga_ctrl/n13 ), .B1(\x_ball[2] ), 
    .C0(\x_ball[1] ), .B0(\xpix[0] ), .A0(\xpix[1] ), .F0(\vga_ctrl/n13 ), 
    .F1(n6_adj_1899));
  SLICE_417 SLICE_417( .D1(\disp_ctrl/n19591 ), .C1(\xpix[7] ), 
    .A1(\x_ball[7] ), .D0(\xpix[6] ), .C0(n6_adj_1899), .A0(\x_ball[6] ), 
    .F0(\disp_ctrl/n19591 ), .F1(\disp_ctrl/n19592 ));
  SLICE_418 SLICE_418( .D1(p_padA_N_322), .C1(\vga_ctrl/n7_adj_1805 ), 
    .B1(\vga_ctrl/n8_adj_1806 ), .A1(n134), .D0(\xpix[9] ), .C0(p_padA_N_289), 
    .F0(\vga_ctrl/n7_adj_1805 ), .F1(p_padA_N_252));
  SLICE_419 SLICE_419( .D1(\p_padA_N_323[9] ), .A1(\ypix[9] ), 
    .D0(\p_padA_N_323[9] ), .C0(n19584), .B0(n2858), .A0(\ypix[9] ), 
    .F0(p_padA_N_322), .F1(n10));
  SLICE_422 SLICE_422( .D1(n3028), .C1(n10_adj_1909), .B1(\xpix[7] ), 
    .A1(\xpix[8] ), .D0(\xpix[3] ), .C0(\xpix[4] ), .A0(\disp_ctrl/n8026 ), 
    .F0(n10_adj_1909), .F1(\vga_ctrl/n8_adj_1806 ));
  SLICE_424 SLICE_424( .D1(\xpix[9] ), .C1(n134), .B1(\xpix[7] ), 
    .A1(\xpix[8] ), .D0(\xpix[6] ), .B0(\xpix[5] ), .F0(n134), 
    .F1(\vga_ctrl/n16777 ));
  SLICE_425 SLICE_425( .D1(\disp_ctrl/n16101 ), .C1(\disp_ctrl/n7_adj_1716 ), 
    .B1(n134), .A1(\disp_ctrl/n2950 ), .D0(\xpix[2] ), .C0(\xpix[4] ), 
    .B0(\xpix[3] ), .F0(\disp_ctrl/n7_adj_1716 ), .F1(\disp_ctrl/n17048 ));
  SLICE_426 SLICE_426( .D1(\xpix[4] ), .C1(n105), .B1(\xpix[9] ), .A1(n2713), 
    .D0(\xpix[2] ), .C0(\xpix[3] ), .A0(\xpix[1] ), .F0(n105), .F1(n8184));
  SLICE_428 SLICE_428( .D1(\xpix[5] ), .C1(n16924), .B1(\xpix[6] ), .A1(n8160), 
    .D0(\xpix[1] ), .C0(\xpix[4] ), .B0(\xpix[2] ), .A0(\xpix[3] ), 
    .F0(n16924), .F1(\disp_ctrl/scrA_mod/n16077 ));
  SLICE_430 SLICE_430( .D1(n2243), .C1(n6_adj_1900), .B1(\xpix[3] ), 
    .A1(\xpix[6] ), .D0(\xpix[1] ), .C0(\xpix[0] ), .B0(\xpix[2] ), 
    .F0(n6_adj_1900), .F1(n14_adj_1901));
  SLICE_432 SLICE_432( .D1(\xpix[5] ), .C1(n7897), .B1(\xpix[2] ), 
    .A1(\xpix[1] ), .C0(\xpix[3] ), .A0(\xpix[4] ), .F0(n7897), .F1(n16765));
  SLICE_434 SLICE_434( .D0(altcol_N_134), .C0(pixval_N_132), .A0(n17564), 
    .F0(\vga_ctrl/n1975 ));
  SLICE_435 SLICE_435( .D1(\disp_ctrl/n5_adj_1748 ), 
    .C1(\disp_ctrl/n6_adj_1749 ), .B1(p_padA_N_252), 
    .A1(\disp_ctrl/n8_adj_1747 ), .D0(\y_ball[9] ), .C0(\disp_ctrl/n19594 ), 
    .B0(p_ball_N_184), .A0(\ypix[9] ), .F0(\disp_ctrl/n6_adj_1749 ), 
    .F1(pixval_N_132));
  SLICE_437 SLICE_437( .D1(n8160), .C1(n131), .B1(\xpix[7] ), .A1(n134), 
    .B0(\xpix[9] ), .A0(\xpix[8] ), .F0(n131), .F1(\vga_ctrl/n3181 ));
  SLICE_440 SLICE_440( .D1(\xpix[4] ), .C1(n3017), .B1(\xpix[9] ), 
    .A1(\xpix[5] ), .D0(\xpix[6] ), .C0(\xpix[7] ), .A0(\xpix[8] ), .F0(n3017), 
    .F1(n7952));
  SLICE_444 SLICE_444( .D1(n8), .C1(n2858), .B1(\p_padA_N_323[5] ), 
    .A1(\ypix[5] ), .D0(\p_padA_N_323[10] ), .C0(\p_padA_N_323[12] ), 
    .B0(\p_padA_N_323[11] ), .F0(n2858), .F1(\disp_ctrl/n8_adj_1673 ));
  SLICE_446 SLICE_446( .D1(\p_padB_N_641[6] ), .C1(n6_adj_1897), 
    .A1(\p_ball_N_219[6] ), .D0(\p_padB_N_641[2] ), .C0(\p_ball_N_219[1] ), 
    .B0(\y_padB[1] ), .A0(\p_ball_N_219[2] ), .F0(n6_adj_1897), .F1(n19601));
  SLICE_448 SLICE_448( .D1(game_en), .C1(\rst_gen_inst/n16010 ), 
    .B1(\rst_gen_inst/n14634 ), .A1(\rst_gen_inst/rst_cnt[25] ), 
    .D0(\rst_gen_inst/rst_cnt[25] ), .C0(\rst_gen_inst/n16010 ), .B0(game_en), 
    .A0(\rst_gen_inst/n14634 ), .F0(n8898), .F1(n3079));
  SLICE_449 SLICE_449( .D1(\rst_gen_inst/rst_cnt[21] ), 
    .C1(\rst_gen_inst/n17 ), .B1(\rst_gen_inst/rst_cnt[8] ), 
    .A1(\rst_gen_inst/n16 ), .D0(\rst_gen_inst/rst_cnt[10] ), 
    .C0(\rst_gen_inst/rst_cnt[5] ), .B0(\rst_gen_inst/rst_cnt[16] ), 
    .A0(\rst_gen_inst/rst_cnt[2] ), .F0(\rst_gen_inst/n17 ), 
    .F1(\rst_gen_inst/n14634 ));
  SLICE_450 SLICE_450( .D1(game_en), .B1(\rst_gen_inst/rst_cnt[25] ), 
    .D0(\rst_gen_inst/n16010 ), .C0(\rst_gen_inst/n38 ), 
    .B0(\rst_gen_inst/n14634 ), .A0(x_ball_dir), .F0(n595), 
    .F1(\rst_gen_inst/n38 ));
  SLICE_452 SLICE_452( .DI1(n3222), .D1(x_ball_dir), .C1(n16063), .B1(game_en), 
    .A1(n16111), .D0(\rst_gen_inst/n16010 ), .C0(x_ball_dir), 
    .B0(\rst_gen_inst/n14634 ), .A0(\rst_gen_inst/n38 ), .CLK(clk), 
    .Q1(x_ball_dir), .F0(n3815), .F1(n3222));
  SLICE_453 SLICE_453( .D1(\rst_gen_inst/n25 ), .C1(\rst_gen_inst/n23 ), 
    .B1(\rst_gen_inst/n24 ), .A1(\rst_gen_inst/n26 ), 
    .D0(\rst_gen_inst/rst_cnt[17] ), .C0(\rst_gen_inst/rst_cnt[9] ), 
    .A0(\rst_gen_inst/rst_cnt[7] ), .F0(\rst_gen_inst/n23 ), 
    .F1(\rst_gen_inst/n16010 ));
  SLICE_455 SLICE_455( .D1(\ypix[4] ), .C1(n19214), .A1(\p_ball_s1_N_731[4] ), 
    .D0(\p_ball_s1_N_731[3] ), .C0(\ypix[2] ), .B0(\ypix[3] ), 
    .A0(\p_ball_s1_N_731[2] ), .F0(n19214), .F1(n19327));
  SLICE_457 SLICE_457( .D1(\ypix[5] ), .C1(\disp_ctrl/n18_c ), 
    .B1(\disp_ctrl/p_padA_s_N_842[5] ), .A1(\disp_ctrl/p_padA_s_N_842[11] ), 
    .D0(\ypix[4] ), .C0(\disp_ctrl/p_padA_s_N_842[4] ), 
    .A0(\disp_ctrl/p_padA_s_N_842[12] ), .F0(\disp_ctrl/n18_c ), 
    .F1(\disp_ctrl/n22 ));
  SLICE_458 SLICE_458( .D1(\disp_ctrl/n14_c ), .C1(\disp_ctrl/n19 ), 
    .B1(\disp_ctrl/p_padA_s_N_842[6] ), .A1(\ypix[6] ), .D0(\ypix[1] ), 
    .C0(\ypix[8] ), .B0(\disp_ctrl/p_padA_s_N_842[8] ), 
    .A0(\disp_ctrl/p_padA_s_N_842[1] ), .F0(\disp_ctrl/n19 ), 
    .F1(\disp_ctrl/n23 ));
  SLICE_459 SLICE_459( .D1(\disp_ctrl/n22_adj_1681 ), .C1(\disp_ctrl/n16104 ), 
    .B1(\ypix[0] ), .A1(\disp_ctrl/n17584 ), 
    .D0(\disp_ctrl/p_padA_s_N_842[2] ), .C0(\ypix[2] ), .A0(\ypix[0] ), 
    .F0(\disp_ctrl/n14_c ), .F1(\disp_ctrl/n11_adj_1675 ));
  SLICE_460 SLICE_460( .D1(\disp_ctrl/n15_adj_1667 ), .C1(\disp_ctrl/n16 ), 
    .B1(\disp_ctrl/n16933 ), .A1(\ypix[0] ), .D0(\disp_ctrl/n13 ), 
    .C0(\disp_ctrl/n10_c ), .B0(\disp_ctrl/p_padA_s_N_875[4] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n16 ), .F1(\disp_ctrl/n15 ));
  SLICE_462 SLICE_462( .D1(\disp_ctrl/p_padA_s_N_842[10] ), 
    .C1(\disp_ctrl/n16_adj_1668 ), .B1(\disp_ctrl/p_padA_s_N_842[7] ), 
    .A1(\ypix[7] ), .D0(\ypix[9] ), .C0(\disp_ctrl/p_padA_s_N_842[3] ), 
    .B0(\ypix[3] ), .A0(\disp_ctrl/p_padA_s_N_842[9] ), 
    .F0(\disp_ctrl/n16_adj_1668 ), .F1(\disp_ctrl/n21 ));
  SLICE_464 SLICE_464( .D1(\ypix[1] ), .C1(\disp_ctrl/n11 ), 
    .B1(\disp_ctrl/p_padA_s_N_875[10] ), .A1(\disp_ctrl/p_padA_s_N_875[1] ), 
    .D0(\ypix[6] ), .C0(\disp_ctrl/p_padA_s_N_875[6] ), .B0(\ypix[2] ), 
    .A0(\disp_ctrl/p_padA_s_N_875[2] ), .F0(\disp_ctrl/n11 ), 
    .F1(\disp_ctrl/n15_adj_1667 ));
  SLICE_466 SLICE_466( .D1(\disp_ctrl/n6_c ), .C1(\disp_ctrl/n5_c ), 
    .B1(\ypix[9] ), .A1(\disp_ctrl/p_padA_s_N_875[9] ), 
    .D0(\disp_ctrl/p_padA_s_N_875[11] ), .B0(\disp_ctrl/p_padA_s_N_875[5] ), 
    .A0(\ypix[5] ), .F0(\disp_ctrl/n5_c ), .F1(\disp_ctrl/n10_c ));
  SLICE_467 SLICE_467( .D1(\p_padB_N_534[3] ), .A1(\ypix[3] ), 
    .D0(\disp_ctrl/p_padA_s_N_875[12] ), .B0(\ypix[3] ), 
    .A0(\disp_ctrl/p_padA_s_N_875[3] ), .F0(\disp_ctrl/n6_c ), 
    .F1(\disp_ctrl/n4_c ));
  SLICE_469 SLICE_469( .D1(n6_adj_1905), .C1(\disp_ctrl/n2 ), .B1(n8_adj_1906), 
    .A1(\disp_ctrl/n4_c ), .D0(\ypix[1] ), .B0(\y_padB[1] ), 
    .F0(\disp_ctrl/n2 ), .F1(\disp_ctrl/n16_adj_1718 ));
  SLICE_470 SLICE_470( .D1(n7), .C1(\disp_ctrl/n3_adj_1670 ), 
    .B1(\disp_ctrl/n16_adj_1718 ), .A1(\disp_ctrl/n17_adj_1717 ), 
    .D0(\p_padB_N_534[2] ), .B0(\ypix[2] ), .F0(\disp_ctrl/n3_adj_1670 ), 
    .F1(\disp_ctrl/n16960 ));
  SLICE_474 SLICE_474( .D0(\disp_ctrl/n12_adj_1677 ), 
    .C0(\disp_ctrl/n14_adj_1678 ), .B0(\disp_ctrl/n11_adj_1675 ), 
    .A0(\disp_ctrl/n13_adj_1676 ), .F0(altcol_N_134));
  SLICE_475 SLICE_475( .D1(\disp_ctrl/n10_adj_1695 ), 
    .C1(\disp_ctrl/n22_adj_1697 ), .B1(\disp_ctrl/n17588 ), 
    .A1(\disp_ctrl/n21_adj_1696 ), .D0(\ypix[0] ), 
    .C0(\disp_ctrl/p_ball_s2_N_765 ), .B0(\y_ball[0] ), 
    .A0(\disp_ctrl/n17544 ), .F0(\disp_ctrl/n22_adj_1697 ), 
    .F1(\disp_ctrl/n14_adj_1678 ));
  SLICE_477 SLICE_477( .D1(\disp_ctrl/n13_adj_1707 ), .C1(\disp_ctrl/n20 ), 
    .B1(\disp_ctrl/n7_adj_1708 ), .A1(\disp_ctrl/n10_adj_1709 ), 
    .D0(\disp_ctrl/n15_adj_1766 ), .C0(\disp_ctrl/n11_adj_1741 ), 
    .B0(\x_ball[1] ), .A0(\xpix[1] ), .F0(\disp_ctrl/n20 ), 
    .F1(\disp_ctrl/n22_adj_1681 ));
  SLICE_478 SLICE_478( .D1(\xpix[9] ), .C1(\disp_ctrl/n19497 ), 
    .B1(\p_ball_N_185[9] ), .A1(\p_ball_N_185[10]/sig_001/FeedThruLUT ), 
    .D0(n20657), .C0(\disp_ctrl/n19486 ), .B0(n19283), .A0(n10_adj_1888), 
    .F0(\disp_ctrl/n19497 ), .F1(\disp_ctrl/p_ball_s2_N_765 ));
  SLICE_481 SLICE_481( .D1(\y_ball[4] ), .A1(\ypix[4] ), 
    .D0(\p_padB_N_641[4] ), .C0(n16056), .B0(\ypix[4] ), .A0(\disp_ctrl/n2 ), 
    .F0(\disp_ctrl/n17_adj_1754 ), .F1(\disp_ctrl/n9_adj_1761 ));
  SLICE_482 SLICE_482( .C1(\disp_ctrl/n19596 ), .B1(\p_ball_N_185[8] ), 
    .A1(\xpix[8] ), .D0(\xpix[7] ), .C0(\disp_ctrl/n19595 ), 
    .B0(\p_ball_N_185[7] ), .F0(\disp_ctrl/n19596 ), .F1(\disp_ctrl/n19486 ));
  SLICE_484 SLICE_484( .D1(\disp_ctrl/p_padB_s_N_986[8] ), 
    .C1(\disp_ctrl/p_padB_s_N_986[1] ), .B1(\ypix[8] ), .A1(\ypix[1] ), 
    .C0(\ypix[8] ), .B0(\p_padB_N_534[8] ), .F0(n9_adj_1880), 
    .F1(\disp_ctrl/n15_adj_1727 ));
  SLICE_486 SLICE_486( .C1(\xpix[7] ), .B1(\x_ball[7] ), .D0(\xpix[7] ), 
    .C0(\disp_ctrl/n19265 ), .A0(\p_ball_N_185[7] ), .F0(n19283), 
    .F1(\disp_ctrl/n8_adj_1743 ));
  SLICE_487 SLICE_487( .D1(\disp_ctrl/n19267 ), .C1(\disp_ctrl/n11_adj_1690 ), 
    .B1(\xpix[6] ), .A1(\p_ball_N_185[6] ), .D0(\p_ball_N_185[5] ), 
    .B0(\xpix[5] ), .F0(\disp_ctrl/n11_adj_1690 ), .F1(\disp_ctrl/n19265 ));
  SLICE_489 SLICE_489( .DI1(\enable_gen/gmv_flash_N_1263 ), .C1(gmv_flash), 
    .B1(\enable_gen/n8222 ), .D0(\xpix[4] ), .C0(gmv_flash), .B0(\ypix[4] ), 
    .CE(n3073), .CLK(clk), .Q1(gmv_flash), .F0(\disp_ctrl/n5_adj_1692 ), 
    .F1(\enable_gen/gmv_flash_N_1263 ));
  SLICE_491 SLICE_491( .C1(\disp_ctrl/n19558 ), .B1(\ypix[8] ), 
    .A1(\disp_ctrl/p_padB_s_N_915[8] ), .D0(\ypix[7] ), 
    .C0(\disp_ctrl/n19557 ), .B0(\disp_ctrl/p_padB_s_N_915[7] ), 
    .F0(\disp_ctrl/n19558 ), .F1(\disp_ctrl/n16_adj_1693 ));
  SLICE_492 SLICE_492( .D1(\disp_ctrl/n3_adj_1701 ), 
    .C1(\disp_ctrl/n17_adj_1700 ), .B1(\disp_ctrl/n13_adj_1699 ), 
    .A1(\disp_ctrl/n5_adj_1698 ), .C0(\x_ball[8] ), .B0(\xpix[8] ), 
    .F0(\disp_ctrl/n17_adj_1700 ), .F1(\disp_ctrl/n17584 ));
  SLICE_493 SLICE_493( .C0(\xpix[2] ), .A0(\x_ball[2] ), 
    .F0(\disp_ctrl/n3_adj_1701 ));
  SLICE_494 SLICE_494( .D1(\disp_ctrl/n13_adj_1702 ), .C1(\disp_ctrl/n17560 ), 
    .B1(\disp_ctrl/p_padB_s_N_1018 ), .A1(\disp_ctrl/n17558 ), .D0(\ypix[7] ), 
    .C0(\p_padA_N_430[5] ), .B0(\ypix[5] ), .A0(\p_padA_N_430[7] ), 
    .F0(\disp_ctrl/n17560 ), .F1(\disp_ctrl/n16104 ));
  SLICE_495 SLICE_495( .D1(\p_padB_N_534[3] ), .C1(\ypix[2] ), .B1(\ypix[3] ), 
    .A1(\p_padB_N_534[2] ), .D0(\ypix[2] ), .C0(\p_padA_N_430[2] ), 
    .B0(\ypix[3] ), .A0(\p_padA_N_430[3] ), .F0(\disp_ctrl/n17558 ), 
    .F1(n19238));
  SLICE_496 SLICE_496( .D1(\disp_ctrl/n13_adj_1706 ), 
    .C1(\disp_ctrl/n15_adj_1705 ), .B1(\disp_ctrl/n19163 ), 
    .A1(\disp_ctrl/n11_adj_1704 ), .C0(\disp_ctrl/p_padB_s_N_915[7] ), 
    .A0(\ypix[7] ), .F0(\disp_ctrl/n15_adj_1705 ), .F1(\disp_ctrl/n19377 ));
  SLICE_497 SLICE_497( .D1(\ypix[4] ), .C1(\ypix[3] ), 
    .B1(\disp_ctrl/p_padA_s_N_804[3] ), .A1(\disp_ctrl/p_padA_s_N_804[4] ), 
    .D0(\ypix[3] ), .C0(\ypix[4] ), .B0(\disp_ctrl/p_padB_s_N_915[3] ), 
    .A0(\disp_ctrl/p_padB_s_N_915[4] ), .F0(\disp_ctrl/n19163 ), 
    .F1(\disp_ctrl/n19155 ));
  SLICE_498 SLICE_498( .D1(\disp_ctrl/p_padB_s_N_915[6] ), 
    .C1(\disp_ctrl/n6_adj_1710 ), .A1(\ypix[6] ), .D0(\ypix[1] ), 
    .C0(\disp_ctrl/p_padB_s_N_915[2] ), .B0(\disp_ctrl/p_padB_s_N_915[1] ), 
    .A0(\ypix[2] ), .F0(\disp_ctrl/n6_adj_1710 ), .F1(\disp_ctrl/n19557 ));
  SLICE_500 SLICE_500( .C1(\disp_ctrl/n6_adj_1711 ), .B1(\xpix[6] ), 
    .A1(\p_ball_N_185[6] ), .D0(\p_ball_N_185[1] ), .C0(\xpix[2] ), 
    .B0(\xpix[1] ), .A0(\p_ball_N_185[2] ), .F0(\disp_ctrl/n6_adj_1711 ), 
    .F1(\disp_ctrl/n19595 ));
  SLICE_502 SLICE_502( .D1(\disp_ctrl/n20_adj_1714 ), 
    .C1(\disp_ctrl/n19_adj_1712 ), .B1(\disp_ctrl/n22_adj_1715 ), 
    .A1(\disp_ctrl/n21_adj_1713 ), .D0(\disp_ctrl/p_padB_s_N_953[8] ), 
    .C0(\ypix[1] ), .B0(\disp_ctrl/p_padB_s_N_953[1] ), .A0(\ypix[8] ), 
    .F0(\disp_ctrl/n19_adj_1712 ), .F1(\disp_ctrl/n16827 ));
  SLICE_503 SLICE_503( .D1(\disp_ctrl/n16960 ), .C1(\disp_ctrl/n16943 ), 
    .B1(\disp_ctrl/n16827 ), .A1(\ypix[0] ), .D0(\disp_ctrl/n18_adj_1720 ), 
    .C0(\disp_ctrl/n22_adj_1719 ), .B0(\disp_ctrl/p_padB_s_N_986[12] ), 
    .A0(\disp_ctrl/p_padB_s_N_986[11] ), .F0(\disp_ctrl/n16943 ), 
    .F1(\disp_ctrl/n9_adj_1733 ));
  SLICE_505 SLICE_505( .D1(\ypix[2] ), .C1(\y_ball[3] ), .B1(\ypix[3] ), 
    .A1(\y_ball[2] ), .D0(\disp_ctrl/p_padB_s_N_986[10] ), 
    .C0(\disp_ctrl/p_padB_s_N_986[3] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n18_adj_1720 ), .F1(\disp_ctrl/n19123 ));
  SLICE_506 SLICE_506( .DI1(\col_ctrl/n846[7] ), 
    .C1(\col_ctrl/n52_adj_1860[6] ), .B1(n1060), .C0(\y_padB[7] ), 
    .A0(\ypix[7] ), .CE(n3086), .LSR(\col_ctrl/n3201 ), .CLK(clk), 
    .Q1(\y_padB[7] ), .F0(\disp_ctrl/n15_adj_1721 ), .F1(\col_ctrl/n846[7] ));
  SLICE_507 SLICE_507( .D1(\y_padB[8] ), .C1(\disp_ctrl/n19611 ), 
    .A1(\ypix[8] ), .D0(\disp_ctrl/n19438 ), .C0(\disp_ctrl/n19453 ), 
    .B0(\disp_ctrl/n15_adj_1721 ), .A0(\disp_ctrl/n19477 ), 
    .F0(\disp_ctrl/n19611 ), .F1(\disp_ctrl/n19612 ));
  SLICE_508 SLICE_508( .D1(\ypix[4] ), .C1(\disp_ctrl/p_padB_s_N_986[4] ), 
    .B1(\ypix[7] ), .A1(\disp_ctrl/p_padB_s_N_986[7] ), .D0(\y_padB[4] ), 
    .A0(\ypix[4] ), .F0(\disp_ctrl/n9_adj_1722 ), 
    .F1(\disp_ctrl/n16_adj_1729 ));
  SLICE_509 SLICE_509( .D1(\disp_ctrl/n19069 ), .C1(\disp_ctrl/n13_adj_1723 ), 
    .B1(\disp_ctrl/n11_adj_1724 ), .A1(\disp_ctrl/n9_adj_1722 ), 
    .B0(\y_padB[6] ), .A0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_1723 ), 
    .F1(\disp_ctrl/n19453 ));
  SLICE_510 SLICE_510( .DI1(\col_ctrl/n720[7] ), .D1(\col_ctrl/n605 ), 
    .C1(\col_ctrl/n19013 ), .B1(A_up_c), .A1(\col_ctrl/n52_adj_1859[6] ), 
    .C0(\ypix[7] ), .B0(\y_padA[7] ), .CE(n3077), .LSR(\col_ctrl/n3124 ), 
    .CLK(clk), .Q1(\y_padA[7] ), .F0(\disp_ctrl/n15_adj_1725 ), 
    .F1(\col_ctrl/n720[7] ));
  SLICE_511 SLICE_511( .D1(\ypix[8] ), .C1(\disp_ctrl/n19615 ), 
    .B1(\y_padA[8] ), .D0(\disp_ctrl/n15_adj_1725 ), .C0(\disp_ctrl/n19429 ), 
    .B0(\disp_ctrl/n19613 ), .A0(\disp_ctrl/n19434 ), .F0(\disp_ctrl/n19615 ), 
    .F1(\disp_ctrl/n19616 ));
  SLICE_512 SLICE_512( .D1(\disp_ctrl/n15_adj_1727 ), 
    .C1(\disp_ctrl/n13_adj_1726 ), .B1(\disp_ctrl/n16_adj_1729 ), 
    .A1(\disp_ctrl/n14_adj_1728 ), .D0(\disp_ctrl/p_padB_s_N_986[9] ), 
    .C0(\disp_ctrl/p_padB_s_N_986[5] ), .B0(\ypix[5] ), .A0(\ypix[9] ), 
    .F0(\disp_ctrl/n13_adj_1726 ), .F1(\disp_ctrl/n22_adj_1719 ));
  SLICE_514 SLICE_514( .D1(\disp_ctrl/n17542 ), .C1(\disp_ctrl/n17576 ), 
    .B1(\p_ball_N_219[6] ), .A1(\ypix[6] ), .D0(\p_ball_N_219[9] ), 
    .C0(\p_ball_N_219[10]/sig_000/FeedThruLUT ), .A0(\ypix[9] ), 
    .F0(\disp_ctrl/n17576 ), .F1(\disp_ctrl/n17588 ));
  SLICE_516 SLICE_516( .C1(\y_padA[4] ), .A1(\y_ball[4] ), .D0(\ypix[4] ), 
    .B0(\y_padA[4] ), .F0(\disp_ctrl/n9_adj_1730 ), 
    .F1(\col_ctrl/n9_adj_1817 ));
  SLICE_517 SLICE_517( .D1(\disp_ctrl/n19086 ), .C1(\disp_ctrl/n13_adj_1731 ), 
    .B1(\disp_ctrl/n9_adj_1730 ), .A1(\disp_ctrl/n11_adj_1739 ), 
    .B0(\ypix[6] ), .A0(\y_padA[6] ), .F0(\disp_ctrl/n13_adj_1731 ), 
    .F1(\disp_ctrl/n19429 ));
  SLICE_518 SLICE_518( .D1(\disp_ctrl/n9_adj_1733 ), .C1(\disp_ctrl/n17556 ), 
    .B1(\disp_ctrl/altcolA ), .A1(n18_adj_1889), .D0(\xpix[1] ), .C0(n2983), 
    .B0(\xpix[2] ), .A0(\xpix[0] ), .F0(\disp_ctrl/n17556 ), 
    .F1(\disp_ctrl/n10_adj_1695 ));
  SLICE_520 SLICE_520( .D1(\disp_ctrl/p_padB_s_N_953[10] ), 
    .C1(\disp_ctrl/n16_adj_1734 ), .B1(\ypix[7] ), 
    .A1(\disp_ctrl/p_padB_s_N_953[7] ), .D0(\ypix[3] ), 
    .C0(\disp_ctrl/p_padB_s_N_953[3] ), .B0(\disp_ctrl/p_padB_s_N_953[9] ), 
    .A0(\ypix[9] ), .F0(\disp_ctrl/n16_adj_1734 ), 
    .F1(\disp_ctrl/n21_adj_1713 ));
  SLICE_522 SLICE_522( .D1(\disp_ctrl/p_ball_s2_N_764 ), 
    .C1(\disp_ctrl/n17546 ), .B1(\p_ball_N_219[1] ), .A1(\ypix[1] ), 
    .D0(\p_ball_N_219[3] ), .C0(\ypix[3] ), .B0(\ypix[7] ), 
    .A0(\p_ball_N_219[7] ), .F0(\disp_ctrl/n17546 ), 
    .F1(\disp_ctrl/n21_adj_1696 ));
  SLICE_523 SLICE_523( .D1(\xpix[9] ), .C1(\disp_ctrl/n19463 ), 
    .A1(\x_ball[9] ), .D0(\disp_ctrl/n19431 ), .C0(\disp_ctrl/n19458 ), 
    .B0(\disp_ctrl/n10_adj_1742 ), .F0(\disp_ctrl/n19463 ), 
    .F1(\disp_ctrl/p_ball_s2_N_764 ));
  SLICE_524 SLICE_524( .D1(\p_padA_N_323[4] ), .C1(n6_adj_1868), 
    .B1(\ypix[4] ), .D0(\p_padA_N_323[3] ), .C0(\disp_ctrl/p_padA_N_323[2] ), 
    .B0(\ypix[3] ), .F0(n6_adj_1868), .F1(n19507));
  SLICE_526 SLICE_526( .D1(\ypix[4] ), .C1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\ypix[2] ), .C0(\disp_ctrl/p_ball_s1_N_720[2] ), .B0(\ypix[3] ), 
    .A0(\disp_ctrl/p_ball_s1_N_720[3] ), .F0(\disp_ctrl/n19120 ), 
    .F1(\vga_ctrl/n4_adj_1808 ));
  SLICE_527 SLICE_527( .D1(\disp_ctrl/n11_adj_1772 ), 
    .C1(\disp_ctrl/n13_adj_1771 ), .B1(\disp_ctrl/n19120 ), 
    .A1(\disp_ctrl/n9_adj_1770 ), .B0(\ypix[6] ), 
    .A0(\disp_ctrl/p_ball_s1_N_720[6] ), .F0(\disp_ctrl/n13_adj_1771 ), 
    .F1(\disp_ctrl/n19403 ));
  SLICE_528 SLICE_528( .D1(\disp_ctrl/p_padB_s_N_953[6] ), 
    .C1(\disp_ctrl/n3_adj_1736 ), .B1(\ypix[0] ), .A1(\ypix[6] ), 
    .D0(\disp_ctrl/p_padB_s_N_953[2] ), .C0(\ypix[2] ), 
    .F0(\disp_ctrl/n3_adj_1736 ), .F1(\disp_ctrl/n20_adj_1714 ));
  SLICE_530 SLICE_530( .D1(\disp_ctrl/p_padB_s_N_953[5] ), 
    .C1(\disp_ctrl/n18_adj_1737 ), .B1(\disp_ctrl/p_padB_s_N_953[11] ), 
    .A1(\ypix[5] ), .D0(\disp_ctrl/p_padB_s_N_953[4] ), 
    .B0(\disp_ctrl/p_padB_s_N_953[12] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n18_adj_1737 ), .F1(\disp_ctrl/n22_adj_1715 ));
  SLICE_533 SLICE_533( .D1(\p_padB_N_641[8] ), .C1(\p_padB_N_641[2] ), 
    .B1(\ypix[8] ), .A1(\ypix[2] ), .D0(\p_ball_N_219[8] ), .C0(\ypix[8] ), 
    .B0(\ypix[2] ), .A0(\p_ball_N_219[2] ), .F0(\disp_ctrl/n17544 ), 
    .F1(\disp_ctrl/n17570 ));
  SLICE_534 SLICE_534( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_1738 ), 
    .B1(\disp_ctrl/p_ball_s1_N_720[4] ), .D0(\ypix[2] ), 
    .C0(\disp_ctrl/p_ball_s1_N_720[3] ), .B0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_1738 ), .F1(\disp_ctrl/n19465 ));
  SLICE_536 SLICE_536( .D1(\disp_ctrl/n17_adj_1700 ), 
    .C1(\disp_ctrl/n13_adj_1699 ), .B1(\disp_ctrl/n19423 ), 
    .A1(\disp_ctrl/n8_adj_1743 ), .D0(\x_ball[6] ), .A0(\xpix[6] ), 
    .F0(\disp_ctrl/n13_adj_1699 ), .F1(\disp_ctrl/n19431 ));
  SLICE_537 SLICE_537( .D1(\x_ball[5] ), .C1(\disp_ctrl/n5_adj_1698 ), 
    .B1(\disp_ctrl/n7_adj_1708 ), .A1(\xpix[5] ), .B0(\xpix[4] ), 
    .A0(\x_ball[4] ), .F0(\disp_ctrl/n5_adj_1698 ), .F1(\disp_ctrl/n19423 ));
  SLICE_538 SLICE_538( .C1(\disp_ctrl/n6_adj_1744 ), .B1(\y_padB[4] ), 
    .A1(\ypix[4] ), .D0(\ypix[2] ), .B0(\y_padB[3] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_1744 ), .F1(\disp_ctrl/n19477 ));
  SLICE_541 SLICE_541( .D1(\disp_ctrl/n19123 ), .C1(\disp_ctrl/n13_adj_1762 ), 
    .B1(\disp_ctrl/n11_adj_1763 ), .A1(\disp_ctrl/n9_adj_1761 ), 
    .D0(\ypix[6] ), .B0(\y_ball[6] ), .F0(\disp_ctrl/n13_adj_1762 ), 
    .F1(\disp_ctrl/n19399 ));
  SLICE_542 SLICE_542( .D1(\y_ball[4] ), .C1(\disp_ctrl/n6_adj_1745 ), 
    .A1(\ypix[4] ), .D0(\y_ball[3] ), .B0(\ypix[2] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_1745 ), .F1(\disp_ctrl/n19481 ));
  SLICE_544 SLICE_544( .C1(\disp_ctrl/n8_adj_1740 ), .B1(\xpix[5] ), 
    .A1(\x_ball[5] ), .D0(\xpix[4] ), .C0(\xpix[3] ), .B0(\x_ball[4] ), 
    .F0(\disp_ctrl/n8_adj_1740 ), .F1(\disp_ctrl/n10_adj_1742 ));
  SLICE_546 SLICE_546( .C1(\disp_ctrl/n6_adj_1746 ), .B1(\ypix[4] ), 
    .A1(\y_padA[4] ), .D0(\ypix[2] ), .B0(\y_padA[3] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_1746 ), .F1(\disp_ctrl/n19613 ));
  SLICE_548 SLICE_548( .C1(\disp_ctrl/n8_adj_1703 ), 
    .B1(\disp_ctrl/p_padB_s_N_915[5] ), .A1(\ypix[5] ), .D0(\ypix[3] ), 
    .C0(\ypix[4] ), .A0(\disp_ctrl/p_padB_s_N_915[4] ), 
    .F0(\disp_ctrl/n8_adj_1703 ), .F1(\disp_ctrl/n10_adj_1694 ));
  SLICE_550 SLICE_550( .D0(\disp_ctrl/n16070 ), .C0(\disp_ctrl/p_padB_N_463 ), 
    .B0(\disp_ctrl/n3035 ), .A0(\disp_ctrl/n16058 ), 
    .F0(\disp_ctrl/n8_adj_1747 ));
  SLICE_551 SLICE_551( .D1(p_padB_N_533), .C1(\disp_ctrl/n16215 ), 
    .B1(p_padB_N_500), .A1(\disp_ctrl/n7_adj_1750 ), .D0(\xpix[8] ), 
    .C0(n16068), .B0(\xpix[7] ), .A0(\xpix[9] ), .F0(\disp_ctrl/n16215 ), 
    .F1(\disp_ctrl/p_padB_N_463 ));
  SLICE_553 SLICE_553( .D1(\ypix[8] ), .C1(\disp_ctrl/n19593 ), 
    .A1(\y_ball[8] ), .D0(\disp_ctrl/n19481 ), .C0(\disp_ctrl/n19399 ), 
    .B0(\disp_ctrl/n15_adj_1760 ), .A0(\disp_ctrl/n19480 ), 
    .F0(\disp_ctrl/n19593 ), .F1(\disp_ctrl/n19594 ));
  SLICE_554 SLICE_554( .D1(p_padA_N_322), .C1(\disp_ctrl/p_padA_N_429 ), 
    .B1(p_padA_N_289), .A1(\disp_ctrl/p_padA_N_424 ), .D0(\ypix[9] ), 
    .C0(n19531), .B0(\p_padA_N_430[9] ), .A0(\p_padA_N_430[10] ), 
    .F0(\disp_ctrl/p_padA_N_429 ), .F1(\disp_ctrl/n3035 ));
  SLICE_556 SLICE_556( .D1(p_padB_N_533), .C1(\disp_ctrl/p_padB_N_640 ), 
    .B1(n16056), .A1(\disp_ctrl/p_padB_N_566 ), .D0(\p_padB_N_641[10] ), 
    .C0(n19517), .B0(\ypix[9] ), .A0(\p_padB_N_641[9] ), 
    .F0(\disp_ctrl/p_padB_N_640 ), .F1(\disp_ctrl/n16058 ));
  SLICE_558 SLICE_558( .D1(\p_padB_N_534[9] ), .A1(\ypix[9] ), .D0(\ypix[9] ), 
    .C0(\disp_ctrl/n19616 ), .B0(\y_padA[9] ), .F0(\disp_ctrl/p_padA_N_424 ), 
    .F1(n10_adj_1903));
  SLICE_561 SLICE_561( .D1(\x_ball[8] ), .C1(\disp_ctrl/n19472 ), 
    .B1(\xpix[8] ), .D0(\x_ball[7] ), .C0(\disp_ctrl/n19471 ), .B0(\xpix[7] ), 
    .F0(\disp_ctrl/n19472 ), .F1(\disp_ctrl/n19458 ));
  SLICE_562 SLICE_562( .C1(\disp_ctrl/n8_adj_1751 ), .B1(\ypix[5] ), 
    .A1(\disp_ctrl/p_padA_s_N_804[5] ), .D0(\ypix[3] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padA_s_N_804[4] ), .F0(\disp_ctrl/n8_adj_1751 ), 
    .F1(\disp_ctrl/n10_adj_1775 ));
  SLICE_564 SLICE_564( .D1(\xpix[5] ), .C1(\xpix[6] ), .B1(\xpix[4] ), 
    .A1(n7958), .C0(\xpix[5] ), .A0(\x_ball[5] ), 
    .F0(\disp_ctrl/n11_adj_1741 ), .F1(n8005));
  SLICE_566 SLICE_566( .D1(\y_padB[5] ), .C1(\disp_ctrl/n4_adj_1753 ), 
    .A1(\ypix[5] ), .D0(\ypix[0] ), .C0(\ypix[1] ), .B0(\y_padB[1] ), 
    .F0(\disp_ctrl/n4_adj_1753 ), .F1(\disp_ctrl/n19609 ));
  SLICE_569 SLICE_569( .D1(\disp_ctrl/n11_adj_1777 ), 
    .C1(\disp_ctrl/n15_adj_1778 ), .B1(\disp_ctrl/n19155 ), 
    .A1(\disp_ctrl/n13_adj_1779 ), .C0(\ypix[7] ), 
    .A0(\disp_ctrl/p_padA_s_N_804[7] ), .F0(\disp_ctrl/n15_adj_1778 ), 
    .F1(\disp_ctrl/n19385 ));
  SLICE_570 SLICE_570( .D1(\disp_ctrl/n17578 ), .C1(\disp_ctrl/n17568 ), 
    .B1(\disp_ctrl/n17_adj_1754 ), .A1(\disp_ctrl/n17570 ), 
    .D0(\p_padB_N_641[3] ), .C0(\ypix[3] ), .B0(\p_padB_N_641[7] ), 
    .A0(\ypix[7] ), .F0(\disp_ctrl/n17568 ), .F1(\disp_ctrl/p_padB_s_N_1018 ));
  SLICE_571 SLICE_571( .D1(\p_padB_N_641[6] ), .C1(\disp_ctrl/n17572 ), 
    .B1(\ypix[6] ), .A1(\p_padB_N_641[10] ), .D0(\p_padB_N_641[5] ), 
    .C0(\p_padB_N_641[9] ), .B0(\ypix[9] ), .A0(\ypix[5] ), 
    .F0(\disp_ctrl/n17572 ), .F1(\disp_ctrl/n17578 ));
  SLICE_572 SLICE_572( .D1(\y_padA[5] ), .C1(\disp_ctrl/n4_adj_1755 ), 
    .A1(\ypix[5] ), .D0(\ypix[1] ), .B0(\ypix[0] ), .A0(\y_padA[1] ), 
    .F0(\disp_ctrl/n4_adj_1755 ), .F1(\disp_ctrl/n19607 ));
  SLICE_574 SLICE_574( .C1(\disp_ctrl/n16_adj_1758 ), .B1(\disp_ctrl/n19431 ), 
    .A1(\disp_ctrl/n10_adj_1742 ), .D0(\x_ball[8] ), .C0(\disp_ctrl/n19592 ), 
    .A0(\xpix[8] ), .F0(\disp_ctrl/n16_adj_1758 ), .F1(\disp_ctrl/n19489 ));
  SLICE_577 SLICE_577( .C1(\disp_ctrl/n19600 ), .B1(\ypix[7] ), 
    .A1(\y_ball[7] ), .C0(\disp_ctrl/n19599 ), .B0(\ypix[6] ), 
    .A0(\y_ball[6] ), .F0(\disp_ctrl/n19600 ), .F1(\disp_ctrl/n19480 ));
  SLICE_578 SLICE_578( .D1(\xpix[9] ), .C1(\xpix[8] ), .B1(\xpix[7] ), 
    .A1(\xpix[6] ), .D0(\xpix[9] ), .C0(\disp_ctrl/n2933 ), .B0(\xpix[8] ), 
    .A0(\xpix[7] ), .F0(\disp_ctrl/n7_adj_1750 ), .F1(\disp_ctrl/right_N_179 ));
  SLICE_579 SLICE_579( .D1(n2931), .C1(\disp_ctrl/n6_adj_1765 ), 
    .B1(\xpix[3] ), .A1(\xpix[4] ), .C0(\xpix[0] ), .B0(\xpix[1] ), 
    .A0(\xpix[2] ), .F0(\disp_ctrl/n6_adj_1765 ), .F1(\disp_ctrl/n2933 ));
  SLICE_580 SLICE_580( .D0(\disp_ctrl/p_ball_s1_N_720[9] ), 
    .C0(\disp_ctrl/n19606 ), .B0(\ypix[9] ), .A0(\xpix[0] ), 
    .F0(\disp_ctrl/n13_adj_1707 ));
  SLICE_581 SLICE_581( .D1(\disp_ctrl/p_ball_s1_N_720[8] ), 
    .C1(\disp_ctrl/n19605 ), .B1(\ypix[8] ), .D0(\disp_ctrl/n19465 ), 
    .C0(\disp_ctrl/n19403 ), .B0(\disp_ctrl/n15_adj_1769 ), 
    .A0(\disp_ctrl/n14_adj_1768 ), .F0(\disp_ctrl/n19605 ), 
    .F1(\disp_ctrl/n19606 ));
  SLICE_583 SLICE_583( .D1(\disp_ctrl/n11_adj_1772 ), 
    .C1(\disp_ctrl/n4_adj_1773 ), .B1(\disp_ctrl/n10_adj_1767 ), 
    .A1(\disp_ctrl/n13_adj_1771 ), .D0(\ypix[0] ), 
    .C0(\disp_ctrl/p_ball_s1_N_720[1] ), .B0(\ypix[1] ), 
    .A0(\disp_ctrl/p_ball_s1_N_720[0] ), .F0(\disp_ctrl/n4_adj_1773 ), 
    .F1(\disp_ctrl/n19617 ));
  SLICE_585 SLICE_585( .C1(\ypix[7] ), .B1(\disp_ctrl/p_ball_s1_N_720[7] ), 
    .D0(\ypix[7] ), .C0(\disp_ctrl/n19617 ), 
    .A0(\disp_ctrl/p_ball_s1_N_720[7] ), .F0(\disp_ctrl/n14_adj_1768 ), 
    .F1(\disp_ctrl/n15_adj_1769 ));
  SLICE_586 SLICE_586( .D1(\xpix[6] ), .C1(\disp_ctrl/n6_adj_1752 ), 
    .A1(\x_ball[6] ), .D0(\xpix[2] ), .C0(\x_ball[1] ), .B0(\xpix[1] ), 
    .A0(\x_ball[2] ), .F0(\disp_ctrl/n6_adj_1752 ), .F1(\disp_ctrl/n19471 ));
  SLICE_588 SLICE_588( .D1(\disp_ctrl/p_padA_s_N_804[6] ), 
    .C1(\disp_ctrl/n6_adj_1780 ), .A1(\ypix[6] ), .D0(\ypix[1] ), 
    .C0(\disp_ctrl/p_padA_s_N_804[1] ), .B0(\ypix[2] ), 
    .A0(\disp_ctrl/p_padA_s_N_804[2] ), .F0(\disp_ctrl/n6_adj_1780 ), 
    .F1(\disp_ctrl/n19555 ));
  SLICE_592 SLICE_592( .D1(\xpix[5] ), .C1(\disp_ctrl/n8014 ), .B1(n3017), 
    .A1(\xpix[4] ), .D0(\xpix[3] ), .C0(\xpix[2] ), .B0(\xpix[1] ), 
    .A0(\xpix[0] ), .F0(\disp_ctrl/n8014 ), .F1(\disp_ctrl/scrB_mod/n2693 ));
  SLICE_595 SLICE_595( .D1(\disp_ctrl/scrA_mod/n4 ), 
    .C1(\disp_ctrl/scrA_mod/n8_adj_1662 ), .B1(\disp_ctrl/scrA_mod/n19053 ), 
    .A1(\disp_ctrl/scrA_mod/n16075 ), .D0(\disp_ctrl/scrA_mod/n20 ), 
    .C0(\disp_ctrl/scrA_mod/n16077 ), .B0(\disp_ctrl/scrA_mod/n16073 ), 
    .F0(\disp_ctrl/scrA_mod/n8_adj_1662 ), .F1(\disp_ctrl/scrA_mod/n19048 ));
  SLICE_600 SLICE_600( .D1(\disp_ctrl/scrA_mod/n4 ), 
    .C1(\disp_ctrl/scrA_mod/n16941 ), .B1(\disp_ctrl/scrA_mod/n4_adj_1661 ), 
    .A1(\disp_ctrl/scrA_mod/n16077 ), .C0(\disp_ctrl/scrA_mod/n16075 ), 
    .B0(\disp_ctrl/scrA_mod/n16073 ), .A0(\disp_ctrl/scrA_mod/n20 ), 
    .F0(\disp_ctrl/scrA_mod/n16941 ), .F1(\disp_ctrl/scrA_mod/n19049 ));
  SLICE_602 SLICE_602( .D1(\xpix[5] ), .C1(\disp_ctrl/n8026 ), .B1(\xpix[3] ), 
    .A1(\xpix[4] ), .D0(\xpix[0] ), .C0(\xpix[2] ), .B0(\xpix[1] ), 
    .F0(\disp_ctrl/n8026 ), .F1(\disp_ctrl/scrB_mod/n12_adj_1664 ));
  SLICE_604 SLICE_604( .D1(\p_padB_N_641[8] ), .C1(n19602), 
    .B1(\p_ball_N_219[8] ), .D0(\p_padB_N_641[7] ), .C0(n19601), 
    .A0(\p_ball_N_219[7] ), .F0(n19602), .F1(n16_adj_1892));
  SLICE_606 SLICE_606( .D1(\p_padA_N_430[8] ), .C1(n19560), 
    .B1(\p_ball_N_219[8] ), .C0(n19559), .B0(\p_padA_N_430[7] ), 
    .A0(\p_ball_N_219[7] ), .F0(n19560), .F1(n16_adj_1883));
  SLICE_608 SLICE_608( .D1(\y_ball[7] ), .C1(\col_ctrl/n19568 ), 
    .A1(\y_padB[7] ), .D0(\y_padB[6] ), .C0(\col_ctrl/n19567 ), 
    .A0(\y_ball[6] ), .F0(\col_ctrl/n19568 ), .F1(\col_ctrl/n14_adj_1854 ));
  SLICE_610 SLICE_610( .D1(\y_ball[7] ), .C1(\col_ctrl/n19564 ), 
    .B1(\y_padA[7] ), .D0(\y_padA[6] ), .C0(\col_ctrl/n19563 ), 
    .B0(\y_ball[6] ), .F0(\col_ctrl/n19564 ), .F1(\col_ctrl/n14_adj_1851 ));
  SLICE_612 SLICE_612( .D1(\p_padB_N_534[7] ), .C1(n19578), .B1(\ypix[7] ), 
    .D0(\ypix[6] ), .C0(n19577), .A0(\p_padB_N_534[6] ), .F0(n19578), 
    .F1(n14_adj_1871));
  SLICE_614 SLICE_614( .D1(\y_padB[7] ), .C1(\disp_ctrl/n19610 ), 
    .B1(\ypix[7] ), .D0(\y_padB[6] ), .C0(\disp_ctrl/n19609 ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n19610 ), .F1(\disp_ctrl/n19438 ));
  SLICE_616 SLICE_616( .D1(\ypix[7] ), .C1(\disp_ctrl/n19608 ), 
    .B1(\y_padA[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n19607 ), 
    .A0(\y_padA[6] ), .F0(\disp_ctrl/n19608 ), .F1(\disp_ctrl/n19434 ));
  SLICE_618 SLICE_618( .C1(\disp_ctrl/n19556 ), 
    .B1(\disp_ctrl/p_padA_s_N_804[8] ), .A1(\ypix[8] ), 
    .D0(\disp_ctrl/p_padA_s_N_804[7] ), .C0(\disp_ctrl/n19555 ), 
    .A0(\ypix[7] ), .F0(\disp_ctrl/n19556 ), .F1(\disp_ctrl/n16_adj_1774 ));
  SLICE_620 SLICE_620( .D1(\rst_gen_inst/rst_cnt[25] ), 
    .C1(\rst_gen_inst/n14634 ), .B1(\rst_gen_inst/n16010 ), 
    .D0(\rst_gen_inst/n14634 ), .C0(\rst_gen_inst/rst_cnt[25] ), .B0(game_en), 
    .A0(\rst_gen_inst/n16010 ), .F0(\col_ctrl/n3201 ), .F1(n16063));
  SLICE_621 SLICE_621( .D1(\rst_gen_inst/n16010 ), .C1(\rst_gen_inst/n14634 ), 
    .B1(\rst_gen_inst/rst_cnt[25] ), .A1(game_en), .D0(\rst_gen_inst/n14634 ), 
    .C0(\rst_gen_inst/n16010 ), .B0(game_en), .A0(\rst_gen_inst/rst_cnt[25] ), 
    .F0(n3818), .F1(\col_ctrl/n3124 ));
  SLICE_628 SLICE_628( .DI1(\vga_ctrl/hsync_N_109 ), .D1(\xpix[7] ), 
    .C1(\vga_ctrl/n8_adj_1789 ), .B1(\xpix[8] ), .A1(\xpix[9] ), 
    .D0(\xpix[6] ), .C0(\xpix[4] ), .A0(\xpix[5] ), .CE(\vga_ctrl/n16777 ), 
    .LSR(\vga_ctrl/n8138 ), .CLK(clk), .Q1(j01_c), .F0(\vga_ctrl/n8_adj_1789 ), 
    .F1(\vga_ctrl/hsync_N_109 ));
  SLICE_634 SLICE_634( .D0(\rst_gen_inst/rst_cnt[22] ), 
    .C0(\rst_gen_inst/rst_cnt[24] ), .B0(\rst_gen_inst/rst_cnt[19] ), 
    .A0(\rst_gen_inst/rst_cnt[23] ), .F0(\rst_gen_inst/n16 ));
  SLICE_636 SLICE_636( .D0(\rst_gen_inst/rst_cnt[6] ), 
    .C0(\rst_gen_inst/rst_cnt[20] ), .B0(\rst_gen_inst/rst_cnt[1] ), 
    .A0(\rst_gen_inst/rst_cnt[15] ), .F0(\rst_gen_inst/n26 ));
  SLICE_637 SLICE_637( .D0(\rst_gen_inst/rst_cnt[4] ), 
    .C0(\rst_gen_inst/rst_cnt[3] ), .B0(\rst_gen_inst/rst_cnt[18] ), 
    .A0(\rst_gen_inst/rst_cnt[13] ), .F0(\rst_gen_inst/n24 ));
  SLICE_638 SLICE_638( .D0(\rst_gen_inst/rst_cnt[0] ), 
    .C0(\rst_gen_inst/rst_cnt[12] ), .B0(\rst_gen_inst/rst_cnt[14] ), 
    .A0(\rst_gen_inst/rst_cnt[11] ), .F0(\rst_gen_inst/n25 ));
  SLICE_640 SLICE_640( .B0(\enable_gen/counter[16] ), 
    .A0(\enable_gen/counter[15] ), .F0(\enable_gen/n6 ));
  SLICE_644 SLICE_644( .DI1(n3219), .D1(game_en), .C1(n16108), .B1(rst_n), 
    .A1(y_ball_dir), .D0(\col_ctrl/y_ball_dir_N_1583 ), .C0(y_ball_dir), 
    .B0(rst_n), .A0(\col_ctrl/n16980 ), .CLK(clk), .Q1(y_ball_dir), 
    .F0(n16108), .F1(n3219));
  SLICE_645 SLICE_645( .DI1(\enable_gen/n3220$n0 ), .D1(\enable_gen/n16841 ), 
    .C1(pause_c), .B1(\enable_gen/counter[18] ), .A1(\enable_gen/counter[17] ), 
    .D0(rst_n), .C0(game_en), .A0(wall_col_N_1589), .CLK(clk), .Q1(game_en), 
    .F0(n3810), .F1(\enable_gen/n3220$n0 ));
  SLICE_651 SLICE_651( .C1(\p_padB_N_641[5] ), .A1(\p_ball_N_219[5] ), 
    .B0(\p_ball_N_219[5] ), .A0(\p_padA_N_430[5] ), .F0(n11), 
    .F1(n11_adj_1895));
  SLICE_652 SLICE_652( .F0(\j06_pad.vcc ));
  SLICE_654 SLICE_654( .B0(\enable_gen/countergmv[16] ), 
    .A0(\enable_gen/countergmv[15] ), .F0(\enable_gen/n9 ));
  SLICE_657 SLICE_657( .A0(pause_c), .F0(n3073));
  SLICE_660 SLICE_660( .D1(\y_ball[5] ), .C1(\y_ball[7] ), .B1(\y_ball[3] ), 
    .A1(\y_ball[4] ), .D0(\y_ball[4] ), .B0(\y_padB[4] ), .F0(\col_ctrl/n9 ), 
    .F1(\col_ctrl/n14_adj_1850 ));
  SLICE_663 SLICE_663( .D1(\y_padB[3] ), .C1(\y_ball[2] ), .B1(\y_padB[2] ), 
    .A1(\y_ball[3] ), .D0(\y_ball[2] ), .C0(\y_ball[3] ), .B0(\y_padA[3] ), 
    .A0(\y_padA[2] ), .F0(\col_ctrl/n19183 ), .F1(\col_ctrl/n19204 ));
  SLICE_667 SLICE_667( .D1(\ypix[5] ), .A1(\y_padA[5] ), .D0(\y_padA[3] ), 
    .C0(\y_padA[9] ), .B0(\y_padA[5] ), .A0(\y_padA[6] ), 
    .F0(\col_ctrl/n14_adj_1846 ), .F1(\disp_ctrl/n11_adj_1739 ));
  SLICE_668 SLICE_668( .C0(\p_padB_N_641[9] ), .B0(\p_padB_N_641[10] ), 
    .A0(B_down_c), .F0(\col_ctrl/n19023 ));
  SLICE_680 SLICE_680( .D1(\p_ball_N_219[7] ), .B1(\ypix[7] ), .C0(\ypix[7] ), 
    .A0(\p_ball_s1_N_731[7] ), .F0(n20667), .F1(n20604));
  SLICE_685 SLICE_685( .D1(\ypix[5] ), .B1(\y_ball[5] ), 
    .C0(\p_ball_s1_N_731[5] ), .A0(\ypix[5] ), .F0(n20671), 
    .F1(\disp_ctrl/n11_adj_1763 ));
  SLICE_687 SLICE_687( .D1(\ypix[2] ), .B1(\disp_ctrl/p_padA_N_323[2] ), 
    .D0(\p_padA_N_323[3] ), .C0(\disp_ctrl/p_padA_N_323[2] ), .B0(\ypix[3] ), 
    .A0(\ypix[2] ), .F0(n19248), .F1(\disp_ctrl/n3 ));
  SLICE_694 SLICE_694( .D1(\disp_ctrl/p_ball_s1_N_720[5] ), .B1(\ypix[5] ), 
    .C0(\p_padB_N_534[5] ), .A0(\ypix[5] ), .F0(n6_adj_1905), 
    .F1(\disp_ctrl/n11_adj_1772 ));
  SLICE_695 SLICE_695( .D1(\p_padA_N_323[7] ), .B1(\ypix[7] ), 
    .C0(\p_padB_N_534[7] ), .A0(\ypix[7] ), .F0(n8_adj_1906), .F1(n8));
  SLICE_696 SLICE_696( .D0(\xpix[8] ), .C0(\p_ball_N_185[8] ), .F0(n20657));
  SLICE_699 SLICE_699( .D1(\disp_ctrl/p_padB_s_N_986[6] ), 
    .C1(\disp_ctrl/p_padB_s_N_986[2] ), .B1(\ypix[2] ), .A1(\ypix[6] ), 
    .D0(\disp_ctrl/p_padB_s_N_915[6] ), .B0(\ypix[6] ), 
    .F0(\disp_ctrl/n13_adj_1706 ), .F1(\disp_ctrl/n14_adj_1728 ));
  SLICE_700 SLICE_700( .C0(\disp_ctrl/p_padB_s_N_915[5] ), .A0(\ypix[5] ), 
    .F0(\disp_ctrl/n11_adj_1704 ));
  SLICE_701 SLICE_701( .D0(\disp_ctrl/p_padB_s_N_915[8] ), .C0(\ypix[8] ), 
    .F0(\disp_ctrl/n17 ));
  SLICE_709 SLICE_709( .D1(\ypix[3] ), .C1(\y_padA[2] ), .B1(\ypix[2] ), 
    .A1(\y_padA[3] ), .D0(\y_padB[3] ), .C0(\ypix[3] ), .B0(\ypix[2] ), 
    .A0(\y_padB[2] ), .F0(\disp_ctrl/n19069 ), .F1(\disp_ctrl/n19086 ));
  SLICE_727 SLICE_727( .DI1(\col_ctrl/n594[7] ), .C1(wall_col_N_1589), 
    .B1(\col_ctrl/n52_adj_1861[6] ), .A1(n523), .B0(\y_ball[7] ), 
    .A0(\ypix[7] ), .CE(n3074), .LSR(\col_ctrl/n3208 ), .CLK(clk), 
    .Q1(\y_ball[7] ), .F0(\disp_ctrl/n15_adj_1760 ), .F1(\col_ctrl/n594[7] ));
  SLICE_735 SLICE_735( .D1(\p_padA_N_323[4] ), .B1(\ypix[4] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_ball_s1_N_720[4] ), .F0(\disp_ctrl/n9_adj_1770 ), .F1(n5));
  SLICE_752 SLICE_752( .DI1(\wall_col_N_1589$n1 ), .D1(\col_ctrl/n16086 ), 
    .C1(\col_ctrl/n2852 ), .B1(\col_ctrl/wall_col_N_1590 ), .A1(x_ball_dir), 
    .C0(wall_col), .A0(pad_col), .CE(n3079), .CLK(clk), .Q1(wall_col), 
    .F0(j06_c), .F1(\wall_col_N_1589$n1 ));
  SLICE_753 SLICE_753( .B0(\NULL/sig_000/FeedThruLUT ), .F0(lock));
  mypll_lscc_pll_inst_u_PLL_B \mypll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), .FEEDBACK(\mypll/lscc_pll_inst/feedback_w ), 
    .RESET_N(\j06_pad.vcc ), .INTFBOUT(\mypll/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(clk), .LOCK(\NULL/sig_000/FeedThruLUT ));
  j13 j13_I( .PADDI(pause_c), .j13(j13));
  j01 j01_I( .PADDO(j01_c), .j01(j01));
  j02 j02_I( .PADDO(j02_c), .j02(j02));
  j03 j03_I( .PADDO(j04_c), .j03(j03));
  j04 j04_I( .PADDO(j04_c), .j04(j04));
  j05 j05_I( .PADDO(j05_c), .j05(j05));
  j14 j14_I( .PADDI(A_up_c), .j14(j14));
  j15 j15_I( .PADDI(A_down_c), .j15(j15));
  j16 j16_I( .PADDI(B_up_c), .j16(j16));
  j17 j17_I( .PADDI(B_down_c), .j17(j17));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  j06 j06_I( .PADDO(j06_c), .j06(j06));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_518__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_518__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_518_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/countergmv_518__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_516__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_516__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_516_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/counter_516__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_510_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_ball_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_510_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_510_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_510_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_508_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padB_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_509_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_508_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_508_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padB_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_509_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_509_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_508_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_508_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padB_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_509_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_509_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \col_ctrl/x_ball_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_511_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padA_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_510_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_511_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_511_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padA_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_511_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_511_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padA_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_42 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_515__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_515__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_515__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_515__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_515__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_515__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_515__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_515__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_515__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_47 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_515_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/ypix_515__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_48 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_513__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_513__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_513__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_513__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_513__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_513__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_513__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_513__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_513__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_513_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_513__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_54 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_58 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_60 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_61 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_62 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_63 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_64 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_66 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_67 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \rst_gen_inst/rst_cnt__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_225_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_225_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_227_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_227_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_227_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_227_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_106_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_227_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1625_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_227_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_221_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1625_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1625_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_221_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1625_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_885_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_91 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_221_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1625_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_221_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_221_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1598_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_99 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1598_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1598_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1598_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1598_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1593_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_108 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1593_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_506_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_900_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1585_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_506_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_506_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_900_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1585_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_506_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_506_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_507_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_507_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_141 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_507_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_142 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_507_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_144 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_145 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_507_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_146 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_225_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_225_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_148 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_885_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_149 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_225_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \col_ctrl/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \col_ctrl/i12360_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrA_519__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrA_519__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFD02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \col_ctrl/i12367_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/scrA_519__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input DI1, DI0, D1, B1, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \col_ctrl/i12373_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \col_ctrl/i12381_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \col_ctrl/scrB_520__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrB_520__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \col_ctrl/i12388_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrB_520__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \col_ctrl.i6870_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \col_ctrl.i6875_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \col_ctrl/y_padA_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_padA_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \col_ctrl/i1_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \col_ctrl/mux_71_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \col_ctrl/i1_3_lut_3_lut_adj_246 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \col_ctrl/i1_3_lut_3_lut_adj_245 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40013 \col_ctrl/i1_2_lut_adj_239 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \col_ctrl/i1_2_lut_adj_238 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_padB_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_padB_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40015 i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_ball_i0_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \vga_ctrl/i6_1_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \disp_ctrl/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \vga_ctrl/i1_2_lut_adj_235 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \disp_ctrl/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40020 \disp_ctrl/i10_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \disp_ctrl/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_180 ( input D0, C0, B0, A0, output F0 );

  lut40022 i6672_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x008E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \col_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \disp_ctrl/i1_4_lut_adj_198 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \col_ctrl/i17007_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \disp_ctrl/scrB_mod/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \disp_ctrl/scrB_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \disp_ctrl.scrB_mod.i800_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x3370") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \col_ctrl/n20110_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \col_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_185 ( input D0, C0, B0, A0, output F0 );

  lut40031 \col_ctrl/scrB[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 \col_ctrl/i17050_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \disp_ctrl/scrB_mod/i1_4_lut_adj_157 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_187 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \col_ctrl/i1_3_lut_adj_248 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \disp_ctrl/scrB_mod/i1_4_lut_adj_158 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x5474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40036 \vga_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \vga_ctrl/i1_2_lut_adj_222 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \disp_ctrl/scrB_mod/i7067_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40039 \disp_ctrl/scrA_mod/i17256_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x7770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 \disp_ctrl/i3_4_lut_adj_169 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \disp_ctrl/i1024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \disp_ctrl/i17255_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \col_ctrl/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \disp_ctrl/scrA_mod/scrA[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40045 \disp_ctrl/scrA_mod/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \disp_ctrl/scrA_mod/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \disp_ctrl/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \disp_ctrl/scrA_mod/i17098_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \disp_ctrl/scrA_mod/i53_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 i16991_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \disp_ctrl/scrA_mod/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF07C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 \disp_ctrl.scrA_mod.i6655_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \disp_ctrl/scrA_mod/n20116_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 LessThan_352_i17_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 LessThan_357_i17_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 i17467_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 i17466_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i17434_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 LessThan_346_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 i17443_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 i17442_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 LessThan_357_i13_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 LessThan_352_i13_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 i17230_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 LessThan_352_i15_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40065 i17174_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \disp_ctrl/equal_431_i7_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \disp_ctrl/i7_4_lut_adj_194 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \disp_ctrl/equal_431_i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 i17425_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i17424_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40070 \disp_ctrl/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \disp_ctrl/scrA_mod/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \vga_ctrl/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 i1_2_lut_adj_271( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 \disp_ctrl/scrA_mod/i17090_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \disp_ctrl/scrA_mod/i1_3_lut_4_lut_adj_155 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \disp_ctrl/i17130_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \disp_ctrl/scrA_mod/i7215_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_217 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40080 \disp_ctrl/scrA_mod/i36_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \disp_ctrl/scrA_mod/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 i853_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 i6670_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \enable_gen/i17798_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \enable_gen/i7276_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \enable_gen/i7207_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \enable_gen/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \enable_gen/i17795_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \enable_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \enable_gen/i2_4_lut_adj_267 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \enable_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 \enable_gen/i4_4_lut_adj_269 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \enable_gen/i2_4_lut_adj_270 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \col_ctrl/i1_2_lut_adj_265 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 i1_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 i15726_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFF66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40102 \disp_ctrl/i5_4_lut_adj_202 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40103 \disp_ctrl/i1_4_lut_adj_206 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \disp_ctrl/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \disp_ctrl/i2_4_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40105 \col_ctrl/i1_4_lut_adj_261 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 i1109_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 i7256_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 i2_3_lut_adj_273( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 i17444_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 LessThan_316_i4_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 i17448_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 LessThan_307_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_242 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.i17462_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 y_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 i6686_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 i17451_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \disp_ctrl/xpix_9__I_0_52_i10_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \disp_ctrl.i1_4_lut_adj_191 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 i17450_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 i17154_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i17367_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 i17449_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_250 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i17364_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 LessThan_307_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl/i15706_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \disp_ctrl/equal_13_i6_rep_23_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 i17376_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_334_i6_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input D0, C0, B0, A0, output F0 );

  lut40123 i6687_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xECFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D0, output F0 );
  wire   GNDI;

  lut40124 SLICE_257_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 i17356_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 i17359_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \disp_ctrl.xpix_9__I_0_54_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \disp_ctrl/xpix_9__I_0_54_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i17440_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 LessThan_334_i4_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x7711") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input D0, C0, B0, A0, output F0 );

  lut40130 i6681_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x008E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_263 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \disp_ctrl/i17415_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \disp_ctrl/i17414_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 i17447_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 i17446_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_265 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 i17373_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 i17445_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 i17453_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 i17452_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_269 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 LessThan_304_i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 i17000_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x2323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 i17394_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 i17212_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xDFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \disp_ctrl/equal_433_i9_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \disp_ctrl/equal_15_i9_rep_39_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 i17347_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 i17461_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 LessThan_325_i10_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 LessThan_325_i8_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40078 \disp_ctrl/i2_4_lut_adj_207 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \disp_ctrl/equal_15_i7_rep_42_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 i17164_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \disp_ctrl/equal_433_i7_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/p_padA_s_I_56_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \disp_ctrl/equal_433_i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 i17210_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 i17056_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40146 i2_3_lut_4_lut_adj_272( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \disp_ctrl/scrA_mod/i14629_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 i17460_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_325_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 i17380_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 i17184_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \disp_ctrl/p_padA_s_I_56_i17_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \disp_ctrl/equal_17_i9_rep_30_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 i17383_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 i17439_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_290 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 LessThan_343_i10_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 LessThan_343_i8_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_293 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40149 \disp_ctrl/p_padA_s_I_56_i13_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \disp_ctrl/equal_17_i7_rep_33_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_294 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 i17182_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 i17085_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 i17438_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 LessThan_343_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \disp_ctrl/i2_4_lut_adj_214 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 i859_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 i17152_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 i17121_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 i17406_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 LessThan_352_i8_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 i17332_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 LessThan_357_i8_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 i17036_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 i16968_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40142 i17274_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 LessThan_357_i15_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_308 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40160 i6878_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \rst_gen_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \rst_gen_inst/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 i6889_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \col_ctrl/i6134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 i17385_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i17437_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input D0, C0, B0, A0, output F0 );

  lut40166 \disp_ctrl/i3_4_lut_adj_212 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 i17436_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 i17192_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 i17389_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 i17435_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_318 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \disp_ctrl/y_padB_9__I_0_i11_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \col_ctrl/y_padB_9__I_0_i11_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \col_ctrl/i17202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \col_ctrl/y_padB_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_320 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40169 \col_ctrl/y_padA_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \col_ctrl/y_padB_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \col_ctrl/i17433_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \col_ctrl/i17432_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_322 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40171 \col_ctrl/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \col_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \col_ctrl/i4_4_lut_adj_259 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF3BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40174 \rst_gen_inst/i2904_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \col_ctrl/i17793_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/pad_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40176 \col_ctrl/i12354_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \col_ctrl/i2_3_lut_adj_266 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40178 \col_ctrl/y_padA_9__I_0_i11_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \col_ctrl/i17220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \col_ctrl/y_padA_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_331 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \col_ctrl/i17429_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \col_ctrl/i17428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40071 \col_ctrl/i1_2_lut_adj_240 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_333 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \col_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \col_ctrl/i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40182 \col_ctrl/i214_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \col_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \col_ctrl/i1_3_lut_adj_250 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40184 \col_ctrl/i17804_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \col_ctrl/i7_4_lut_adj_253 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \col_ctrl/i1_4_lut_adj_254 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D0, C0, B0, A0, output F0 );

  lut40187 \col_ctrl/i1_4_lut_adj_242 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \disp_ctrl/scrB_mod/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \vga_ctrl/i19_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x4642") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40190 \col_ctrl/i17004_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \col_ctrl/i17002_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \col_ctrl/i1_4_lut_adj_243 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 \col_ctrl.i1_3_lut_adj_252 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \col_ctrl/i2868_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 \disp_ctrl/scrB_mod/i7052_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \vga_ctrl/i1_2_lut_4_lut_adj_233 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D0, C0, B0, A0, output F0 );

  lut40196 \col_ctrl/i1_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40197 \disp_ctrl/scrB_mod/i2_4_lut_adj_159 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40017 \vga_ctrl/i1_2_lut_adj_221 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40198 \col_ctrl/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \disp_ctrl/scrA_mod/i2_3_lut_adj_154 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \col_ctrl.i17400_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \col_ctrl/y_padA_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \col_ctrl.i17392_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \col_ctrl/y_padB_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_356 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \col_ctrl/i460_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \col_ctrl/i17257_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \col_ctrl/i3_4_lut_adj_249 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \col_ctrl/i1603_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \col_ctrl/i3_4_lut_adj_251 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \col_ctrl/i63_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40207 \col_ctrl/i461_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \col_ctrl/i2_3_lut_adj_256 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 \col_ctrl.i2271_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \rst_gen_inst/i1_3_lut_4_lut_adj_217 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x8AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D0, output F0 );
  wire   GNDI;

  lut40124 SLICE_365_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \col_ctrl/i3_4_lut_adj_257 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \col_ctrl/i655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40135 \col_ctrl/i17399_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_370 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \disp_ctrl/p_ball_s1_N_709_9__I_0_i7_2_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \col_ctrl/i1_4_lut_adj_258 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \col_ctrl.i17426_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \col_ctrl/y_padA_9__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \col_ctrl/i2_4_lut_adj_260 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 i17337_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \col_ctrl.i17430_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \col_ctrl/y_padB_9__I_0_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \col_ctrl/i637_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \col_ctrl/i1_2_lut_adj_263 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 \col_ctrl/i4_4_lut_adj_262 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \col_ctrl/i1_2_lut_adj_264 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 i17386_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 LessThan_346_i6_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 i17422_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_352_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_386 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40221 \vga_ctrl/i17820_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \vga_ctrl/i5_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \vga_ctrl/vsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \vga_ctrl/i7258_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \vga_ctrl/i7191_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40225 \vga_ctrl/i17813_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \vga_ctrl/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/p_ball_s1_I_51_i10_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \vga_ctrl/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40227 \vga_ctrl/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \vga_ctrl/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_392 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \vga_ctrl/i17810_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \vga_ctrl/i7161_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x0133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \disp_ctrl/scrA_mod/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \vga_ctrl/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40233 \disp_ctrl.scrB_mod.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \disp_ctrl/scrA_mod/i712_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \vga_ctrl/i17807_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \vga_ctrl/i1_2_lut_3_lut_adj_237 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x557F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \disp_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \vga_ctrl/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \vga_ctrl/i2_4_lut_adj_231 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \vga_ctrl/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \disp_ctrl/scrA_mod/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40241 \disp_ctrl.i15728_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \vga_ctrl/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \vga_ctrl/i6910_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \disp_ctrl/scrA_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \disp_ctrl.scrA_mod.i7155_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x3F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \vga_ctrl/i1_2_lut_4_lut_adj_236 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \vga_ctrl/i1_rep_69_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40248 \vga_ctrl/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \disp_ctrl/scrA_mod/i7018_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \disp_ctrl/scrB_mod/i7242_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40251 \vga_ctrl/i1_2_lut_3_lut_4_lut_adj_223 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40252 \vga_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_413 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \disp_ctrl/i17411_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \disp_ctrl/i17410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 \disp_ctrl/i4_4_lut_adj_168 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 \vga_ctrl/i1_3_lut_adj_224 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xDCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \vga_ctrl/i4515_4_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \vga_ctrl/i1_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_417 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \disp_ctrl.i17455_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \disp_ctrl.i17454_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40259 \vga_ctrl/i5_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \vga_ctrl/i1_2_lut_adj_226 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \disp_ctrl/equal_433_i10_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 i6664_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40263 \vga_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \disp_ctrl/scrA_mod/i784_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40265 \vga_ctrl/i17817_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \vga_ctrl/i1_2_lut_adj_227 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x57FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl/i4_4_lut_adj_174 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40268 \disp_ctrl/i2_3_lut_adj_176 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40269 \disp_ctrl/scrB_mod/i7238_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \vga_ctrl/i1_2_lut_3_lut_adj_228 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \disp_ctrl/scrA_mod/i2_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40271 \vga_ctrl/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40272 \disp_ctrl/scrB_mod/i754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \vga_ctrl/i1_2_lut_3_lut_adj_229 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_432 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \vga_ctrl/i2_3_lut_4_lut_adj_230 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \vga_ctrl/i6957_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40276 \vga_ctrl/i1078_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 \disp_ctrl/i4_4_lut_adj_189 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40278 \disp_ctrl/i2_4_lut_adj_192 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_437 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40279 \vga_ctrl/i1_3_lut_4_lut_adj_234 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \disp_ctrl/i1_2_lut_adj_213 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \vga_ctrl/i7012_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40282 \disp_ctrl/scrB_mod/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40283 \disp_ctrl.i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 i2_3_lut_adj_274( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 i17464_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 LessThan_357_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \rst_gen_inst.i1_2_lut_adj_219 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \rst_gen_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 \rst_gen_inst/i9_4_lut_adj_220 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \rst_gen_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_450 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \rst_gen_inst/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \rst_gen_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_452 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40291 i2281_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \rst_gen_inst/i1_3_lut_4_lut_adj_215 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \col_ctrl/x_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x7F8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \rst_gen_inst/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \rst_gen_inst/i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_455 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 i17190_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 i17077_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_457 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40295 \disp_ctrl/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \disp_ctrl/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \disp_ctrl/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 \disp_ctrl/i6_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_459 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \disp_ctrl/i2_4_lut_adj_166 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \disp_ctrl/i1_3_lut_adj_167 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 \disp_ctrl/i1_4_lut_adj_160 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \disp_ctrl/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x222A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \disp_ctrl/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \disp_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 \disp_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \disp_ctrl/i2_4_lut_adj_161 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_466 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \disp_ctrl/i1_4_lut_adj_162 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \disp_ctrl/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFF66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_467 ( input D1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \disp_ctrl/equal_431_i4_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \disp_ctrl/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFF66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40310 \disp_ctrl/i6_4_lut_adj_197 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \disp_ctrl/equal_17_i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40311 \disp_ctrl/i9_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \disp_ctrl/equal_431_i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D0, C0, B0, A0, output F0 );

  lut40312 \disp_ctrl/i8_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 \disp_ctrl/i5_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \disp_ctrl/i9_4_lut_adj_185 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \disp_ctrl/i10_4_lut_adj_172 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40316 \disp_ctrl/i8_4_lut_adj_211 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x0900") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \disp_ctrl/i990_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40317 \disp_ctrl/i17360_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_481 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \disp_ctrl/y_ball_9__I_0_i9_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \disp_ctrl/i6_4_lut_adj_205 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_482 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \disp_ctrl/i17349_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \disp_ctrl/i17459_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40320 \disp_ctrl/i3_4_lut_adj_201 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \disp_ctrl/equal_431_i9_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40322 \disp_ctrl/xpix_9__I_0_52_i8_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \disp_ctrl/i17146_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_487 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40324 \disp_ctrl/i17128_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \disp_ctrl/xpix_9__I_0_54_i11_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x666F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_489 ( input DI1, C1, B1, D0, C0, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40322 \enable_gen/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \disp_ctrl/i1_3_lut_adj_173 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \enable_gen/gmv_flash_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_491 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.i17413_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \disp_ctrl.i17421_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_492 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40180 \disp_ctrl/i15748_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \disp_ctrl/x_ball_9__I_0_i17_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_493 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40326 \disp_ctrl/xpix_9__I_0_52_i3_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40327 \disp_ctrl/i9_4_lut_adj_171 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \disp_ctrl/i15724_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 i17101_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \disp_ctrl/i15722_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 \disp_ctrl/i17240_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 \disp_ctrl/p_padB_s_I_66_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \disp_ctrl/i17018_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \disp_ctrl/i17026_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \disp_ctrl.i17420_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \disp_ctrl/p_padB_s_I_66_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x2B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_500 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \disp_ctrl/i17458_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 \disp_ctrl/xpix_9__I_0_54_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x2B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \disp_ctrl/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \disp_ctrl/i6_4_lut_adj_179 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40334 \disp_ctrl/i1_4_lut_adj_187 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40335 \disp_ctrl/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x3BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_505 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40336 \disp_ctrl/i16986_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 \disp_ctrl/i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input DI1, C1, B1, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40338 \col_ctrl/i1_2_lut_adj_241 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 \disp_ctrl/y_padB_9__I_0_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \col_ctrl/y_padB_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_507 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \disp_ctrl/i17475_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \disp_ctrl/i17474_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_508 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \disp_ctrl/i4_4_lut_adj_204 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \disp_ctrl/y_padB_9__I_0_i9_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_509 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \disp_ctrl/i17316_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \disp_ctrl/y_padB_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_510 ( input DI1, D1, C1, B1, A1, C0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40340 \col_ctrl.i6864_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 \disp_ctrl/y_padA_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/y_padA_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_511 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \disp_ctrl/i17479_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \disp_ctrl/i17478_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \disp_ctrl/i10_4_lut_adj_178 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40343 \disp_ctrl/i1_4_lut_adj_199 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40344 \disp_ctrl/i15752_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \disp_ctrl/i15740_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_516 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40115 \col_ctrl/y_padA_9__I_0_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \disp_ctrl/y_padA_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_517 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 \disp_ctrl/i17292_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \disp_ctrl/y_padA_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40347 \disp_ctrl/i1_4_lut_adj_180 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \disp_ctrl/i15720_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40349 \disp_ctrl/i8_4_lut_adj_181 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \disp_ctrl/i3_4_lut_adj_188 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40351 \disp_ctrl/i8_4_lut_adj_182 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40352 \disp_ctrl/i15710_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x0900") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_523 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40353 \disp_ctrl.i17327_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \disp_ctrl/i17326_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 i17370_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \disp_ctrl/LessThan_316_i6_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \vga_ctrl/i1_3_lut_adj_232 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \disp_ctrl/i16983_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_527 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 \disp_ctrl/i17266_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \disp_ctrl/p_ball_s1_I_51_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40358 \disp_ctrl/i7_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \disp_ctrl/equal_430_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40359 \disp_ctrl/i9_4_lut_adj_184 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40360 \disp_ctrl/i5_3_lut_adj_186 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xDDEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \disp_ctrl/i15734_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \disp_ctrl/i15708_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_534 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \disp_ctrl.i17328_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \disp_ctrl/p_ball_s1_I_51_i6_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40363 \disp_ctrl/i17294_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \disp_ctrl/x_ball_9__I_0_i13_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_537 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40364 \disp_ctrl.i17286_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \disp_ctrl/xpix_9__I_0_52_i5_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_538 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl.i17340_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \disp_ctrl/y_padB_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_541 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \disp_ctrl/i17262_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \disp_ctrl/y_ball_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_542 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \disp_ctrl.i17344_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \disp_ctrl/y_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_544 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.p_ball_s1_N_709_9__I_0_i10_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \disp_ctrl/p_ball_s1_N_709_9__I_0_i8_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_546 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.i17476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \disp_ctrl/y_padA_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_548 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl.p_padB_s_I_66_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \disp_ctrl/p_padB_s_I_66_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_550 ( input D0, C0, B0, A0, output F0 );

  lut40366 \disp_ctrl/i3_4_lut_adj_190 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \disp_ctrl/i4_4_lut_adj_196 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \disp_ctrl/i14680_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_553 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \disp_ctrl/i17457_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40369 \disp_ctrl/i17456_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40370 \disp_ctrl/i5_4_lut_adj_193 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \disp_ctrl/i6648_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \disp_ctrl/i1_4_lut_adj_195 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40373 \disp_ctrl/i6666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_558 ( input D1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40261 \disp_ctrl/equal_431_i10_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \disp_ctrl/y_padA_9__I_0_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_561 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40374 \disp_ctrl.i17321_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \disp_ctrl.i17335_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_562 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.p_padA_s_I_56_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \disp_ctrl/p_padA_s_I_56_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_564 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \disp_ctrl/scrB_mod/i7063_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \disp_ctrl/p_ball_s1_N_709_9__I_0_i11_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \disp_ctrl.i17472_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \disp_ctrl/y_padB_9__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_569 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \disp_ctrl/i17248_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \disp_ctrl/p_padA_s_I_56_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40378 \disp_ctrl/i10_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \disp_ctrl/i15732_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40379 \disp_ctrl/i15742_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \disp_ctrl/i15736_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_572 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \disp_ctrl.i17470_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 \disp_ctrl/y_padA_9__I_0_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \disp_ctrl/i17352_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \disp_ctrl.i17355_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_577 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \disp_ctrl.i17343_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \disp_ctrl.i17463_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40384 \disp_ctrl/i7132_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \disp_ctrl/i2_4_lut_adj_208 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_579 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40386 \disp_ctrl/i1_4_lut_adj_210 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \disp_ctrl/scrB_mod/i790_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_580 ( input D0, C0, B0, A0, output F0 );

  lut40388 \disp_ctrl/i1_4_lut_adj_209 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x4054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_581 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \disp_ctrl/i17469_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40369 \disp_ctrl/i17468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40389 \disp_ctrl/i17480_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \disp_ctrl/p_ball_s1_I_51_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_585 ( input C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \disp_ctrl/p_ball_s1_I_51_i15_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \disp_ctrl.i17481_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_586 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \disp_ctrl.i17334_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \disp_ctrl/p_ball_s1_N_709_9__I_0_i6_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xDF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \disp_ctrl.i17418_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \disp_ctrl/p_padA_s_I_56_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \disp_ctrl/scrB_mod/i1_4_lut_adj_156 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40393 \disp_ctrl/scrA_mod/i7072_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_595 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40394 \disp_ctrl/scrA_mod/i17010_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \disp_ctrl/scrA_mod/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_600 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \disp_ctrl/scrA_mod/i17058_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \disp_ctrl/scrA_mod/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40398 \disp_ctrl.scrB_mod.i785_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40399 \disp_ctrl/scrA_mod/i7084_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_604 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 i17339_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 i17465_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_606 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 i17409_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 i17423_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_608 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \col_ctrl.i17397_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \col_ctrl.i17431_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_610 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \col_ctrl.i17403_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \col_ctrl.i17427_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_612 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 i17379_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 i17441_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_614 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \disp_ctrl.i17301_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \disp_ctrl.i17473_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_616 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \disp_ctrl.i17297_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \disp_ctrl.i17471_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_618 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl.i17417_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \disp_ctrl.i17419_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_620 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \rst_gen_inst/i1_2_lut_3_lut_adj_218 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \col_ctrl.i2260_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 \col_ctrl.i2183_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40404 \enable_gen.i1_2_lut_adj_268 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_628 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40405 \vga_ctrl/i17791_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \vga_ctrl/i19_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \vga_ctrl/hsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_634 ( input D0, C0, B0, A0, output F0 );

  lut40407 \rst_gen_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_636 ( input D0, C0, B0, A0, output F0 );

  lut40408 \rst_gen_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_637 ( input D0, C0, B0, A0, output F0 );

  lut40409 \rst_gen_inst/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_638 ( input D0, C0, B0, A0, output F0 );

  lut40410 \rst_gen_inst/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_640 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40280 \enable_gen/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_644 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40411 i2278_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 \col_ctrl/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x7BAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xF737") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40413 SLICE_645_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 \rst_gen_inst/i1_2_lut_3_lut_adj_216 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/game_en_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_651 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 LessThan_357_i11_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 LessThan_352_i11_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_652 ( output F0 );
  wire   GNDI;

  lut40415 \j06_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_654 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40280 \enable_gen/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_657 ( input A0, output F0 );
  wire   GNDI;

  lut40416 i2143_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_660 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40417 \col_ctrl/i6_4_lut_adj_255 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \col_ctrl/y_padB_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40418 \col_ctrl/i17067_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \col_ctrl/i17046_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_667 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \disp_ctrl/y_padA_9__I_0_i11_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 \col_ctrl/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_668 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40420 \col_ctrl/i17254_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_680 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \disp_ctrl/equal_13_i8_rep_19_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 LessThan_346_i15_rep_82_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_685 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \disp_ctrl/y_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 LessThan_346_i11_rep_86_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_687 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/equal_433_i3_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40421 \disp_ctrl/i17111_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_694 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/p_ball_s1_I_51_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \disp_ctrl/equal_431_i6_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_695 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \disp_ctrl/equal_433_i8_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \disp_ctrl/equal_431_i8_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_696 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40422 \disp_ctrl/xpix_9__I_0_54_i17_rep_72_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_699 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40423 \disp_ctrl/i2_4_lut_adj_203 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \disp_ctrl/p_padB_s_I_66_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_700 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40326 \disp_ctrl/p_padB_s_I_66_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_701 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40422 \disp_ctrl/p_padB_s_I_66_i17_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40424 \disp_ctrl/i16949_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40425 \disp_ctrl/i16932_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_727 ( input DI1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40426 \col_ctrl/i1_3_lut_3_lut_adj_247 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \disp_ctrl/y_ball_9__I_0_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_735 ( input D1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40004 \disp_ctrl/equal_433_i5_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \disp_ctrl/p_ball_s1_I_51_i9_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_752 ( input DI1, D1, C1, B1, A1, C0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40427 SLICE_752_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 \buzzer_crtl/i17801_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/wall_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_753 ( input B0, output F0 );
  wire   GNDI;

  lut40429 SLICE_753_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mypll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL, LOCK );
  wire   GNDI;

  PLL_B_B \mypll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK(LOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module j13 ( output PADDI, input j13 );
  wire   GNDI;

  BB_B_B \pause_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j13 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module j01 ( input PADDO, output j01 );
  wire   VCCI;

  BB_B_B \j01_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j01));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j01) = (0:0:0,0:0:0);
  endspecify

endmodule

module j02 ( input PADDO, output j02 );
  wire   VCCI;

  BB_B_B \j02_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j02));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j02) = (0:0:0,0:0:0);
  endspecify

endmodule

module j03 ( input PADDO, output j03 );
  wire   VCCI;

  BB_B_B \j03_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j03));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j03) = (0:0:0,0:0:0);
  endspecify

endmodule

module j04 ( input PADDO, output j04 );
  wire   VCCI;

  BB_B_B \j04_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j04));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j04) = (0:0:0,0:0:0);
  endspecify

endmodule

module j05 ( input PADDO, output j05 );
  wire   VCCI;

  BB_B_B \j05_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j05));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j05) = (0:0:0,0:0:0);
  endspecify

endmodule

module j14 ( output PADDI, input j14 );
  wire   GNDI;

  BB_B_B \A_up_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j14 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j15 ( output PADDI, input j15 );
  wire   GNDI;

  BB_B_B \A_down_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j15 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j16 ( output PADDI, input j16 );
  wire   GNDI;

  BB_B_B \B_up_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j16 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j17 ( output PADDI, input j17 );
  wire   GNDI;

  BB_B_B \B_down_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j17 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j06 ( input PADDO, output j06 );
  wire   VCCI;

  BB_B_B \j06_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j06));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j06) = (0:0:0,0:0:0);
  endspecify

endmodule
