Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/q_sys.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module master_0
Progress: Parameterizing module product_info_0
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp1
Progress: Parameterizing module q_sys_pll_status_interconnect_sdi
Progress: Parameterizing module qsfp_xcvr_atx_pll
Progress: Parameterizing module qsfp_xcvr_atx_pll1
Progress: Parameterizing module qsfp_xcvr_atx_pll_refclk
Progress: Parameterizing module qsfp_xcvr_test_0
Progress: Parameterizing module qsfp_xcvr_test_1
Progress: Parameterizing module qsfp_xcvr_test_3
Progress: Parameterizing module qsfp_xcvr_test_4
Progress: Parameterizing module sdi_xcvr_atx_pll
Progress: Parameterizing module sdi_xcvr_atx_pll_refclk
Progress: Parameterizing module sdi_xcvr_test_0
Progress: Parameterizing module sdi_xcvr_test_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: q_sys: "Transforming system: q_sys"
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: q_sys: "Naming system components in system: q_sys"
Info: q_sys: "Processing generation queue"
Info: q_sys: "Generating: q_sys"
Info: q_sys: "Generating: q_sys_clk_100"
Info: q_sys: "Generating: q_sys_clk_50"
Info: q_sys: "Generating: q_sys_master_0"
Info: q_sys: "Generating: q_sys_product_info_0"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_2"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_0"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_4"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_1"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_2"
Info: q_sys: "Generating: q_sys_clock_bridge_0"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_0"
Info: q_sys: "Generating: q_sys_clock_bridge_1"
Info: q_sys: "Generating: q_sys_altera_mm_interconnect_1920_57nh4yy"
Info: q_sys: "Generating: q_sys_altera_merlin_master_translator_192_lykd4la"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_translator_191_x56fcki"
Info: q_sys: "Generating: q_sys_altera_merlin_master_agent_1921_2inlndi"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_agent_1921_b6r3djy"
Info: q_sys: "Generating: q_sys_altera_avalon_sc_fifo_1931_fzgstwy"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_lnketcy"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_ww4g4ya"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_tbc4z7i"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_2wwphby"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_457fupy"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_veanixq"
Info: q_sys: "Generating: q_sys_hs_clk_xer_1940_suurwgi"
Info: q_sys: "Generating: q_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_blu76ua"
Info: q_sys: Done "q_sys" with 31 modules, 28 files
Info: Generating the following file(s) for VCSMX simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCS simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	common/vcs_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys.qsys --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys.qsys --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/q_sys.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module master_0
Progress: Parameterizing module product_info_0
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp1
Progress: Parameterizing module q_sys_pll_status_interconnect_sdi
Progress: Parameterizing module qsfp_xcvr_atx_pll
Progress: Parameterizing module qsfp_xcvr_atx_pll1
Progress: Parameterizing module qsfp_xcvr_atx_pll_refclk
Progress: Parameterizing module qsfp_xcvr_test_0
Progress: Parameterizing module qsfp_xcvr_test_1
Progress: Parameterizing module qsfp_xcvr_test_3
Progress: Parameterizing module qsfp_xcvr_test_4
Progress: Parameterizing module sdi_xcvr_atx_pll
Progress: Parameterizing module sdi_xcvr_atx_pll_refclk
Progress: Parameterizing module sdi_xcvr_test_0
Progress: Parameterizing module sdi_xcvr_test_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/q_sys --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/q_sys.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module master_0
Progress: Parameterizing module product_info_0
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp
Progress: Parameterizing module q_sys_pll_status_interconnect_qsfp1
Progress: Parameterizing module q_sys_pll_status_interconnect_sdi
Progress: Parameterizing module qsfp_xcvr_atx_pll
Progress: Parameterizing module qsfp_xcvr_atx_pll1
Progress: Parameterizing module qsfp_xcvr_atx_pll_refclk
Progress: Parameterizing module qsfp_xcvr_test_0
Progress: Parameterizing module qsfp_xcvr_test_1
Progress: Parameterizing module qsfp_xcvr_test_3
Progress: Parameterizing module qsfp_xcvr_test_4
Progress: Parameterizing module sdi_xcvr_atx_pll
Progress: Parameterizing module sdi_xcvr_atx_pll_refclk
Progress: Parameterizing module sdi_xcvr_test_0
Progress: Parameterizing module sdi_xcvr_test_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: q_sys: "Transforming system: q_sys"
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: q_sys: "Naming system components in system: q_sys"
Info: q_sys: "Processing generation queue"
Info: q_sys: "Generating: q_sys"
Info: q_sys: "Generating: q_sys_clk_100"
Info: q_sys: "Generating: q_sys_clk_50"
Info: q_sys: "Generating: q_sys_master_0"
Info: q_sys: "Generating: q_sys_product_info_0"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_2"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_0"
Info: q_sys: "Generating: q_sys_pll_status_interconnect_4"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_1"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_2"
Info: q_sys: "Generating: q_sys_clock_bridge_0"
Info: q_sys: "Generating: q_sys_xcvr_atx_pll_s10_htile_0"
Info: q_sys: "Generating: q_sys_clock_bridge_1"
Info: q_sys: "Generating: q_sys_altera_mm_interconnect_1920_57nh4yy"
Info: q_sys: "Generating: q_sys_altera_merlin_master_translator_192_lykd4la"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_translator_191_x56fcki"
Info: q_sys: "Generating: q_sys_altera_merlin_master_agent_1921_2inlndi"
Info: q_sys: "Generating: q_sys_altera_merlin_slave_agent_1921_b6r3djy"
Info: q_sys: "Generating: q_sys_altera_avalon_sc_fifo_1931_fzgstwy"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_lnketcy"
Info: q_sys: "Generating: q_sys_altera_merlin_router_1921_ww4g4ya"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_tbc4z7i"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_2wwphby"
Info: q_sys: "Generating: q_sys_altera_merlin_demultiplexer_1921_457fupy"
Info: q_sys: "Generating: q_sys_altera_merlin_multiplexer_1922_veanixq"
Info: q_sys: "Generating: q_sys_hs_clk_xer_1940_suurwgi"
Info: q_sys: "Generating: q_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: q_sys: "Generating: q_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_blu76ua"
Info: q_sys: Done "q_sys" with 31 modules, 28 files
Info: Finished: Create HDL design files for synthesis
