{
  "processor": "Intel 3002",
  "manufacturer": "Intel",
  "year": 1974,
  "schema_version": "1.0",
  "source": "Intel 3001/3002 Central Processing Element datasheet, 1974",
  "clock_mhz_range": "2-8",
  "instruction_count": 22,
  "notes": "2-bit ALU slice processor. Multiple 3002s are cascaded to form wider ALUs (typically 8 or 16 3002s for 16-bit or 32-bit). Controlled by 3001 Microprogram Control Unit. Cycle counts are single microinstruction execution clocks. All operations execute in one microcycle. The 3002 has 11 registers (9 scratchpad + M + accumulator), a 2-bit ALU, and carry lookahead interface.",
  "instructions": [
    {"mnemonic": "ADD", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C OVR Z", "notes": "Add register to accumulator. Single microcycle"},
    {"mnemonic": "ADDC", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C OVR Z", "notes": "Add with carry"},
    {"mnemonic": "SUB", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C OVR Z", "notes": "Subtract register from accumulator"},
    {"mnemonic": "SUBB", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C OVR Z", "notes": "Subtract with borrow"},
    {"mnemonic": "AND", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical AND"},
    {"mnemonic": "OR", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical OR"},
    {"mnemonic": "XOR", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical XOR"},
    {"mnemonic": "NOT", "operands": "AC", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z", "notes": "Complement accumulator"},
    {"mnemonic": "INC", "operands": "AC", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "C OVR Z", "notes": "Increment accumulator"},
    {"mnemonic": "DEC", "operands": "AC", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "C OVR Z", "notes": "Decrement accumulator"},
    {"mnemonic": "CLR", "operands": "AC", "bytes": 0, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z", "notes": "Clear accumulator"},
    {"mnemonic": "LOAD", "operands": "AC, R", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load register to accumulator"},
    {"mnemonic": "STORE", "operands": "R, AC", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store accumulator to register"},
    {"mnemonic": "LOAD", "operands": "M, R", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load register to M register"},
    {"mnemonic": "STORE", "operands": "R, M", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store M register to scratchpad"},
    {"mnemonic": "INPUT", "operands": "AC, D", "bytes": 0, "cycles": 1, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from data bus to accumulator"},
    {"mnemonic": "OUTPUT", "operands": "D, AC", "bytes": 0, "cycles": 1, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output accumulator to data bus"},
    {"mnemonic": "PASS_AC", "operands": "", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pass accumulator through ALU unchanged"},
    {"mnemonic": "PASS_R", "operands": "", "bytes": 0, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Pass register through ALU"},
    {"mnemonic": "SHL_AC", "operands": "", "bytes": 0, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Shift accumulator left (via carry chain)"},
    {"mnemonic": "SHR_AC", "operands": "", "bytes": 0, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Shift accumulator right"},
    {"mnemonic": "NOP", "operands": "", "bytes": 0, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (all bits zero on function bus)"}
  ]
}
