[
	{
		"original_line": "   real vout_inc;", 
		"bug_line": "   reel vout_inc;",
		"error_description": "Misspelled 'real' keyword as 'reel', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "   integer max_inl_code;", 
		"bug_line": "   integer max_inl_code",
		"error_description": "Missing semicolon at the end of the integer variable declaration"
	},
	{
		"original_line": "$fstrobe(out_file,"%d\t%f",i,inl[i]);", 
		"bug_line": "$fstrobe(out_file,"%d\t%f",i,inl[i);",
		"error_description": "Missing closing bracket ']' for the array index of 'inl', causing a syntax error due to mismatched brackets."
	},
	{
		"original_line": "      V(vclk) <+ transition(vclk_val,0,30u,30u);", 
		"bug_line": "      V(vclk) <+ transition(vclk_val,0,30u,30u;",
		"error_description": "Missing closing parenthesis for the transition function call, causing a mismatched parentheses error."
	},
	{
		"original_line": "electrical vd7, vd6, vd5, vd4, vd3, vd2, vd1, vd0;", 
		"bug_line": "electrical vd7 vd6, vd5, vd4, vd3, vd2, vd1, vd0;",
		"error_description": "Missing comma between vd7 and vd6 in the port list declaration, causing a syntax error where identifiers are not properly separated."
	},
	{
		"original_line": "         for (i=0; i < `NUM_OF_CODES; i = i + 1) begin", 
		"bug_line": "         for (i=0; i < `NUM_OF_CODES; i = i + 1 begin",
		"error_description": "Missing closing parenthesis ')' after the for loop increment expression before 'begin' keyword"
	},
	{
		"original_line": "parameter real vstart=0.0;", 
		"bug_line": "parametr real vstart=0.0;",
		"error_description": "Misspelled keyword 'parameter' as 'parametr', causing an undefined identifier syntax error"
	},
	{
		"original_line": "   real tnext_low;", 
		"bug_line": "   real tnext_low",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "electrical vd7, vd6, vd5, vd4, vd3, vd2, vd1, vd0;", 
		"bug_line": "electrical vd7, vd6, vd5, vd4, vd3 vd2, vd1, vd0;",
		"error_description": "Missing comma between identifiers 'vd3' and 'vd2', violating Verilog-A's requirement for comma-separated net lists in discipline declarations."
	},
	{
		"original_line": "electrical vd7, vd6, vd5, vd4, vd3, vd2, vd1, vd0;", 
		"bug_line": "electrical vd7, vd6, vd5, vd4, vd3, vd2, vd1 vd0;",
		"error_description": "Missing comma between 'vd1' and 'vd0' in the port declaration list, causing a syntax error due to consecutive identifiers without proper separator"
	},
	{
		"original_line": "parameter real vend=0.0;", 
		"bug_line": "parameter real vend:0.0;",
		"error_description": "Using colon (':') instead of equals ('=') for parameter assignment is invalid syntax in VerilogA."
	},
	{
		"original_line": "   integer max_inl_code;", 
		"bug_line": "   integer max_inl_code",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "code_val[conv] = code_val[conv] + (V(vd1) > vtrans)*2;", 
		"bug_line": "code_val[conv] = code_val[conv] + (V(vd1) > vtrans)*2",
		"error_description": "Missing semicolon at the end of the statement, causing parser to interpret the next line as part of the current expression"
	},
	{
		"original_line": "           integer just_finished; // flag for doing inl calculations", 
		"bug_line": "           integer just_finished // flag for doing inl calculations",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "vout_inc = (vend-vstart)/(`NUM_OF_CONVS-1);", 
		"bug_line": "vout_inc = (vend-vstart)/(`NUM_OF_CONVS-1)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error where the next token 'real' becomes part of an invalid expression."
	},
	{
		"original_line": "   for (i=0; i < `NUM_OF_CONVS; i = i + 1) begin", 
		"bug_line": "   for (i=0; i < `NUM_OF_CONVS; i = i + 1 begin",
		"error_description": "Missing closing parenthesis ')' in for loop condition"
	},
	{
		"original_line": "      @ ( timer(tnext_high)) begin", 
		"bug_line": "      @ ( timer(tnext_high) begin",
		"error_description": "Missing closing parenthesis for the timer function call. The expression 'timer(tnext_high)' requires two closing parentheses: one to close the function argument and another to close the event control group."
	},
	{
		"original_line": "@ (timer(tnext_low)) begin", 
		"bug_line": "@ (timer(tnext_low) begin",
		"error_description": "Missing closing parenthesis for the timer event control. The expression should be fully enclosed in parentheses before the 'begin' keyword."
	},
	{
		"original_line": "        for (i=1; i < `NUM_OF_CODES-1; i = i + 1) begin", 
		"bug_line": "        for (i=1; i < `NUM_OF_CODES-1 i = i + 1) begin",
		"error_description": "Missing semicolon after loop condition. Verilog-A requires semicolons to separate the three expressions in a for-loop header."
	},
	{
		"original_line": "@ ( timer(tnext_high)) begin", 
		"bug_line": "@ ( timer(tnext_high) begin",
		"error_description": "Mismatched parentheses: Missing closing parenthesis for the timer function call while the outer event control parentheses remains unclosed."
	}
]