Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Mar 15 17:21:29 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file vgademo1_bars_top_control_sets_placed.rpt
| Design       : vgademo1_bars_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           27 |
| Yes          | No                    | No                     |              45 |           17 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              77 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+------------------------------+------------------+----------------+
|  c1/inst/clk_out1    | S1/D1/latch_reg_n_0          |                              |                1 |              1 |
|  S1/D1/latch_reg_n_0 |                              |                              |                1 |              1 |
|  c1/inst/clk_out1    |                              | v1/HS0                       |                1 |              1 |
|  VSYNC_OBUF_BUFG     |                              |                              |                2 |              2 |
|  c1/inst/clk_out1    | S1/L1/state_n_0              | reset_IBUF                   |                1 |              3 |
|  c1/inst/clk_out1    |                              | W1/BLUE_reg[3]_0             |                1 |              4 |
|  c1/inst/clk_out1    | S1/L1/punch[3]_i_1_n_0       |                              |                1 |              4 |
|  c1/inst/clk_out1    |                              | v1/ROM_ADDRESS_reg[3]        |                1 |              4 |
|  c1/inst/clk_out1    | S1/L1/angle[6]_i_1_n_0       |                              |                2 |              6 |
|  c1/inst/clk_out1    | W1/section                   |                              |                2 |              8 |
|  c1/inst/clk_out1    |                              | v1/hcounter[10]_i_1_n_0      |                6 |             11 |
|  c1/inst/clk_out1    | v1/vcounter[10]_i_2_n_0      | v1/vcounter[10]_i_1_n_0      |                5 |             11 |
|  c1/inst/clk_out1    |                              | v1/SR[0]                     |                2 |             12 |
|  VSYNC_OBUF_BUFG     | S1/RGB                       |                              |                3 |             12 |
|  c1/inst/clk_out1    | S1/D1/DB_count0              | S1/D1/DB_count[0]_i_1_n_0    |                4 |             16 |
|  c1/inst/clk_out1    | S1/L1/E[0]                   |                              |                9 |             18 |
|  VSYNC_OBUF_BUFG     |                              | S1/RGB                       |                8 |             31 |
|  c1/inst/clk_out1    |                              | S1/L1/E[0]                   |                8 |             32 |
|  c1/inst/clk_out1    |                              |                              |               15 |             37 |
|  c1/inst/clk_out1    | S1/sync_count_rep[8]_i_2_n_0 | S1/sync_count_rep[8]_i_1_n_0 |               25 |             50 |
+----------------------+------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 6      |                     1 |
| 8      |                     1 |
| 11     |                     2 |
| 12     |                     2 |
| 16+    |                     6 |
+--------+-----------------------+


