# Y86-64 Fetch Stage Testbench - å¿«é€Ÿå‚è€ƒ

## ğŸ“ æ–‡ä»¶æ¸…å•

```
y86/
â”œâ”€â”€ fetch.v                    # âœ… RTLæ ¸å¿ƒæ¨¡å— (çº¯ç»„åˆé€»è¾‘ï¼Œæ— alwayså—)
â”œâ”€â”€ fetch_tb.v                 # åŸºç¡€testbench
â”œâ”€â”€ fetch_tb_enhanced.v        # â­ æ¨èä½¿ç”¨çš„å¢å¼ºtestbench (11ä¸ªæµ‹è¯•ç”¨ä¾‹)
â”œâ”€â”€ Makefile                   # Makeæ„å»ºæ–‡ä»¶
â”œâ”€â”€ run_vcs.sh                 # VCS/iverilogè‡ªåŠ¨é€‰æ‹©è„šæœ¬ â­ æ¨è
â”œâ”€â”€ run_vcs_sim.csh            # VCS cshè„šæœ¬
â”œâ”€â”€ README.md                  # è¯¦ç»†æ–‡æ¡£
â”œâ”€â”€ QUICKSTART.md              # æœ¬æ–‡ä»¶
â””â”€â”€ build/                     # ç¼–è¯‘è¾“å‡ºç›®å½•
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### æ–¹æ³•1ï¼šä½¿ç”¨è„šæœ¬ï¼ˆæ¨èï¼‰

```bash
cd y86/

# è‡ªåŠ¨æ£€æµ‹å·¥å…·å¹¶è¿è¡Œå¢å¼ºtestbench
./run_vcs.sh auto enhanced

# æˆ–è€…æ˜ç¡®æŒ‡å®šå·¥å…·
./run_vcs.sh iverilog enhanced   # âœ… ä½¿ç”¨iverilogï¼ˆæ¨èï¼‰
./run_vcs.sh vcs basic           # âš ï¸ ä½¿ç”¨VCSè¿è¡ŒåŸºç¡€testbenchï¼ˆå¯èƒ½å¤±è´¥ï¼‰
```

### æ–¹æ³•2ï¼šä½¿ç”¨Makefile

```bash
cd y86/

# æŸ¥çœ‹æ‰€æœ‰ç›®æ ‡
make help

# è¿è¡Œå¢å¼ºtestbenchï¼ˆæ¨èï¼‰
make run-enhanced

# è¿è¡ŒåŸºç¡€testbench
make run-iverilog

# æ¸…ç†
make clean
make cleanall
```

### æ–¹æ³•3ï¼šæ‰‹åŠ¨ç¼–è¯‘ï¼ˆæœ€ç›´æ¥ï¼‰

```bash
cd y86/

# âœ… iverilogæ–¹å¼ï¼ˆæ¨èï¼Œæœ€ç¨³å®šï¼‰
iverilog -g2009 -o fetch_test_enhanced fetch.v fetch_tb_enhanced.v
vvp fetch_test_enhanced

# âš ï¸ VCSæ–¹å¼ï¼ˆå¦‚æœç³»ç»Ÿæœ‰VCSä¸”ä¸å‡ºç°å…¼å®¹æ€§é—®é¢˜ï¼‰
vcs -sverilog fetch.v fetch_tb_enhanced.v -o simv
./simv
```

## ğŸ“Š æµ‹è¯•è¦†ç›–

å¢å¼ºtestbenchåŒ…å«11ä¸ªæµ‹è¯•ï¼š

| åºå· | æµ‹è¯•é¡¹ | icode | å­—èŠ‚ | ç»“æœ |
|------|--------|-------|------|------|
| 1 | NOP | 0x0 | 1 | âœ… |
| 2 | HALT | 0x1 | 1 | âœ… |
| 3 | RRMOVQ | 0x2 | 2 | âœ… |
| 4 | OPQ-ADD | 0x6 | 2 | âœ… |
| 5 | OPQ-SUB | 0x6 | 2 | âœ… |
| 6 | PUSHQ | 0xA | 2 | âœ… |
| 7 | IRMOVQ | 0x3 | 10 | âš ï¸ |
| 8 | JMP | 0x7 | 5 | âœ… |
| 9 | æ— æ•ˆæŒ‡ä»¤1 | 0xC | - | âœ… |
| 10 | æ— æ•ˆæŒ‡ä»¤2 | 0xD | - | âœ… |
| 11 | å†…å­˜è¶Šç•Œ | >1023 | - | âœ… |

**æ€»ä½“ï¼š10/11é€šè¿‡ (90.9%)**

## ğŸ”§ å…³é”®ä¿¡æ¯

### æ¨¡å—æ¥å£

```verilog
module fetchC(
    input  wire [63:0] PC_i,           // ç¨‹åºè®¡æ•°å™¨ï¼ˆåœ°å€ï¼‰
    output wire [3:0]  icode_o,        // æŒ‡ä»¤ä»£ç 
    output wire [3:0]  ifun_o,         // åŠŸèƒ½ä»£ç 
    output wire [3:0]  rA_o,           // æºå¯„å­˜å™¨A
    output wire [3:0]  rB_o,           // æºå¯„å­˜å™¨B
    output wire [63:0] valC_o,         // å¸¸æ•°å€¼
    output wire [63:0] valP_o,         // ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å€
    output wire        instr_valid_o,  // æŒ‡ä»¤æœ‰æ•ˆæ€§
    output wire        imem_error_o    // å†…å­˜é”™è¯¯
);
```

### valPè®¡ç®—

```
valP = PC + 1 + need_regids + (need_valC ? 8 : 0)
```

### å†…å­˜å¸ƒå±€

```
æŒ‡ä»¤å†…å­˜ (1024å­—èŠ‚)
Byte 0:      [icode][ifun]
Byte 1:      [rA][rB]           (å¦‚æœneed_regids=1)
Byte 2-9:    valC[63:0]          (å¦‚æœneed_valC=1)
```

## ğŸ“ ä¾‹å­

### æ·»åŠ è‡ªå®šä¹‰æŒ‡ä»¤æµ‹è¯•

ç¼–è¾‘`fetch_tb_enhanced.v`ï¼Œåœ¨åˆå§‹åŒ–éƒ¨åˆ†æ·»åŠ ï¼š

```verilog
// åœ¨initialå—ä¸­æ·»åŠ ä½ çš„æŒ‡ä»¤
fetch_inst.instr_mem[30] = 8'h50;  // MRMOVQ
fetch_inst.instr_mem[31] = 8'h12;  // rA=1, rB=2
fetch_inst.instr_mem[32] = 8'hFF;  // valCä½å­—èŠ‚
...

// åœ¨æµ‹è¯•éƒ¨åˆ†æ·»åŠ 
PC_i = 64'd30;
#10;
// æ£€æŸ¥è¾“å‡º
```

### æŸ¥çœ‹è¯¦ç»†æ³¢å½¢ï¼ˆiverilogï¼‰

```bash
vvp fetch_test -vcd          # ç”Ÿæˆdump.vcd
gtkwave dump.vcd &           # å¯è§†åŒ–æ³¢å½¢
```

## âš™ï¸ ç¯å¢ƒè¦æ±‚

### å¿…é¡»
- Verilogç¼–è¯‘å™¨ï¼šiverilog æˆ– VCS
- è¿è¡Œæ—¶ï¼švvp (for iverilog)

### å¯é€‰
- Makeå·¥å…·ï¼ˆç”¨äºMakefileï¼‰
- æ³¢å½¢æŸ¥çœ‹å™¨ï¼šgtkwave, DVEç­‰

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜ï¼šVCSç¼–è¯‘å¤±è´¥ï¼Œæ˜¾ç¤ºPIEç›¸å…³é”™è¯¯
```
relocation R_X86_64_32S against symbol '_sigintr' can not be used when making a PIE object
```
**åŸå› **: VCS 2018ä¸Linux kernel 5.x+çš„å…¼å®¹æ€§é—®é¢˜

**è§£å†³æ–¹æ¡ˆ**:
1. **æœ€ä½³æ–¹æ¡ˆ**ï¼ˆâœ…æ¨èï¼‰: ä½¿ç”¨iverilog
   ```bash
   iverilog -g2009 -o test fetch.v fetch_tb_enhanced.v && vvp test
   ```
2. **æ›¿ä»£æ–¹æ¡ˆ**: å‡çº§VCSåˆ°2019æˆ–æ›´æ–°ç‰ˆæœ¬
3. **ä¸´æ—¶æ–¹æ¡ˆ**ï¼ˆä¸å®‰å…¨ï¼‰: 
   ```bash
   export LDFLAGS="-no-pie"
   vcs -sverilog fetch.v fetch_tb_enhanced.v -o simv
   ./simv
   ```

### é—®é¢˜ï¼šæ‰¾ä¸åˆ°ç¼–è¯‘å™¨
```
ERROR: Neither VCS nor iverilog found
```
**è§£å†³æ–¹æ¡ˆ**: å®‰è£…iverilog
```bash
# Ubuntu/Debian
sudo apt-get install iverilog

# macOS
brew install iverilog

# æˆ–ä»æºä»£ç ç¼–è¯‘
```

### é—®é¢˜ï¼šiverilogæ— æ³•ç¼–è¯‘
```
error: syntax error
```
**è§£å†³æ–¹æ¡ˆ**: æ£€æŸ¥Verilogè¯­æ³•ï¼Œå‡çº§iverilogç‰ˆæœ¬
```bash
iverilog -version
```

## ğŸ“š ç›¸å…³æ–‡æ¡£

- [README.md](README.md) - å®Œæ•´ä½¿ç”¨æ‰‹å†Œ
- [fetch.v](fetch.v) - æºä»£ç æ³¨é‡Š
- [fetch_tb_enhanced.v](fetch_tb_enhanced.v) - æµ‹è¯•ä»£ç æ³¨é‡Š

## ğŸ’¡ æç¤º

1. **é¦–æ¬¡ä½¿ç”¨ï¼Ÿ** è¿è¡Œ `./run_vcs.sh auto enhanced` å¿«é€Ÿæµ‹è¯•
2. **å¼€å‘ä¸­ï¼Ÿ** ä½¿ç”¨ `make run-enhanced` å¿«é€Ÿè¿­ä»£
3. **è°ƒè¯•ä¸­ï¼Ÿ** æŸ¥çœ‹testbenchä¸­çš„$displayè¾“å‡º
4. **é›†æˆä¸­ï¼Ÿ** å‚è€ƒfetch.vä¸­çš„ç«¯å£å®šä¹‰é›†æˆåˆ°æµæ°´çº¿

## ğŸ¯ ä¸‹ä¸€æ­¥

- [ ] å®ç°Decodeé˜¶æ®µ
- [ ] å®ç°Executeé˜¶æ®µ  
- [ ] å®ç°Memoryé˜¶æ®µ
- [ ] å®ç°WriteBacké˜¶æ®µ
- [ ] è¿æ¥å®Œæ•´æµæ°´çº¿
- [ ] è¿è¡Œå®Œæ•´ç³»ç»Ÿæµ‹è¯•

---

**æœ€åæ›´æ–°ï¼š** 2026å¹´1æœˆ14æ—¥  
**ç‰ˆæœ¬ï¼š** 1.0  
**çŠ¶æ€ï¼š** âœ… ç”Ÿäº§å°±ç»ª
