# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 8 errors.
# 2 compiles, 1 failed with 8 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:33:30 on Jan 30,2023
# Loading work.tb_RISCV
# ** Error: (vsim-3033) Instantiation of 'RISCV_multi' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v Line: 10
#         Searched libraries:
#             C:/Users/liste/Desktop/EEC181/RISC-V-CPU/simulation/work
# Error loading design
# End time: 15:33:30 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 13
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:34:25 on Jan 30,2023
# Loading work.tb_RISCV
# ** Error: (vsim-3033) Instantiation of 'RISCV' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v Line: 10
#         Searched libraries:
#             C:/Users/liste/Desktop/EEC181/RISC-V-CPU/simulation/work
# Error loading design
# End time: 15:34:25 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:37:44 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:43:54 on Jan 30,2023, Elapsed time: 0:06:10
# Errors: 0, Warnings: 3
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:44:07 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
#          0
#          1
#          2
#          3
#          4
#          5
#          6
#          7
#          8
#          9
#         10
#         11
#         12
#         13
#         14
#         15
#         16
#         17
#         18
#         19
#         20
#         21
#         22
#         23
#         24
#         25
#         26
#         27
#         28
#         29
#         30
#         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(30)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 30
# A bookmark named "bookmark0" has been added for window "Wave"
add wave -position insertpoint UUT.Regs
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 35
quit -sim
# Bookmark saving is disabled.
# The 1 bookmark in window "Wave" has been discarded
# End time: 15:48:28 on Jan 30,2023, Elapsed time: 0:04:21
# Errors: 0, Warnings: 1
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:48:40 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 35
quit -sim
# End time: 15:49:29 on Jan 30,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:51:40 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:53:08 on Jan 30,2023, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:53:20 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0            0
# Reg          1            1
# Reg          2            2
# Reg          3            3
# Reg          4            4
# Reg          5            5
# Reg          6            6
# Reg          7            7
# Reg          8            8
# Reg          9            9
# Reg         10           10
# Reg         11           11
# Reg         12           12
# Reg         13           13
# Reg         14           14
# Reg         15           15
# Reg         16           16
# Reg         17           17
# Reg         18           18
# Reg         19           19
# Reg         20           20
# Reg         21           21
# Reg         22           22
# Reg         23           23
# Reg         24           24
# Reg         25           25
# Reg         26           26
# Reg         27           27
# Reg         28           28
# Reg         29           29
# Reg         30           30
# Reg         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(30)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 30
quit -sim
# End time: 15:55:01 on Jan 30,2023, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:55:13 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:57:05 on Jan 30,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:57:20 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:58:37 on Jan 30,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 3
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 15:59:51 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run =all
# Invalid time value: =all
run -all
# Generated Reseult
# Reg          0            0
# Reg          1            1
# Reg          2            2
# Reg          3            3
# Reg          4            4
# Reg          5            5
# Reg          6            6
# Reg          7            7
# Reg          8           19
# Reg          9            9
# Reg         10           10
# Reg         11           11
# Reg         12           12
# Reg         13           13
# Reg         14           14
# Reg         15           15
# Reg         16           16
# Reg         17           17
# Reg         18           18
# Reg         19           19
# Reg         20           20
# Reg         21           21
# Reg         22           22
# Reg         23           23
# Reg         24           24
# Reg         25           25
# Reg         26           26
# Reg         27           27
# Reg         28           28
# Reg         29           29
# Reg         30           30
# Reg         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(32)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 32
quit -sim
# End time: 16:05:20 on Jan 30,2023, Elapsed time: 0:05:29
# Errors: 0, Warnings: 2
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:05:30 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0            0
# Reg          1            1
# Reg          2            2
# Reg          3            3
# Reg          4            4
# Reg          5            5
# Reg          6            6
# Reg          7            7
# Reg          8           19
# Reg          9            9
# Reg         10           10
# Reg         11           11
# Reg         12           12
# Reg         13           13
# Reg         14           14
# Reg         15           15
# Reg         16           16
# Reg         17           17
# Reg         18           18
# Reg         19           19
# Reg         20           20
# Reg         21           21
# Reg         22           22
# Reg         23           23
# Reg         24           24
# Reg         25           25
# Reg         26           26
# Reg         27           27
# Reg         28           28
# Reg         29           29
# Reg         30           30
# Reg         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(32)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 32
restart -f
run -all
# Generated Reseult
# Reg          0            0
# Reg          1            1
# Reg          2            2
# Reg          3            3
# Reg          4            4
# Reg          5            5
# Reg          6            6
# Reg          7            7
# Reg          8           19
# Reg          9            9
# Reg         10           10
# Reg         11           11
# Reg         12           12
# Reg         13           13
# Reg         14           14
# Reg         15           15
# Reg         16           16
# Reg         17           17
# Reg         18           18
# Reg         19           19
# Reg         20           20
# Reg         21           21
# Reg         22           22
# Reg         23           23
# Reg         24           24
# Reg         25           25
# Reg         26           26
# Reg         27           27
# Reg         28           28
# Reg         29           29
# Reg         30           30
# Reg         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(32)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 32
quit -sim
# End time: 16:11:02 on Jan 30,2023, Elapsed time: 0:05:32
# Errors: 0, Warnings: 1
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:11:27 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0            0
# Reg          1            1
# Reg          2            2
# Reg          3            3
# Reg          4            4
# Reg          5            5
# Reg          6            6
# Reg          7            7
# Reg          8           19
# Reg          9            9
# Reg         10           10
# Reg         11           11
# Reg         12           12
# Reg         13           13
# Reg         14           14
# Reg         15           15
# Reg         16           16
# Reg         17           17
# Reg         18           18
# Reg         19           19
# Reg         20           20
# Reg         21           21
# Reg         22           22
# Reg         23           23
# Reg         24           24
# Reg         25           25
# Reg         26           26
# Reg         27           27
# Reg         28           28
# Reg         29           29
# Reg         30           30
# Reg         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(32)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 32
quit -sim
# End time: 16:17:58 on Jan 30,2023, Elapsed time: 0:06:31
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:18:12 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3043) Unresolved reference to 'DMemory'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v Line: 24
# Error loading design
# End time: 16:18:13 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:19:36 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0            0
# Regx          1            1
# Regx          2            2
# Regx          3            3
# Regx          4            4
# Regx          5            5
# Regx          6            6
# Regx          7            7
# Regx          8           19
# Regx          9            9
# Regx         10           10
# Regx         11           11
# Regx         12           12
# Regx         13           13
# Regx         14           14
# Regx         15           15
# Regx         16           16
# Regx         17           17
# Regx         18           18
# Regx         19           19
# Regx         20           20
# Regx         21           21
# Regx         22           22
# Regx         23           23
# Regx         24           24
# Regx         25           25
# Regx         26           26
# Regx         27           27
# Regx         28           28
# Regx         29           29
# Regx         30           30
# Regx         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
quit -sim
# End time: 16:20:51 on Jan 30,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:21:05 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0            0
# Regx          1            1
# Regx          2            2
# Regx          3            3
# Regx          4            4
# Regx          5            5
# Regx          6            6
# Regx          7            7
# Regx          8            8
# Regx          9            9
# Regx         10           10
# Regx         11           11
# Regx         12           12
# Regx         13           13
# Regx         14           14
# Regx         15           15
# Regx         16           16
# Regx         17           17
# Regx         18           18
# Regx         19           19
# Regx         20           20
# Regx         21           21
# Regx         22           22
# Regx         23           23
# Regx         24           24
# Regx         25           25
# Regx         26           26
# Regx         27           27
# Regx         28           28
# Regx         29           29
# Regx         30           30
# Regx         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
quit -sim
# End time: 16:22:43 on Jan 30,2023, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:22:55 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0            0
# Regx          1            1
# Regx          2            2
# Regx          3            3
# Regx          4            4
# Regx          5            5
# Regx          6            6
# Regx          7            7
# Regx          8           19
# Regx          9            9
# Regx         10           10
# Regx         11           11
# Regx         12           12
# Regx         13           13
# Regx         14           14
# Regx         15           15
# Regx         16           16
# Regx         17           17
# Regx         18           18
# Regx         19           19
# Regx         20           20
# Regx         21           21
# Regx         22           22
# Regx         23           23
# Regx         24           24
# Regx         25           25
# Regx         26           26
# Regx         27           27
# Regx         28           28
# Regx         29           29
# Regx         30           30
# Regx         31           31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
quit -sim
# End time: 16:28:03 on Jan 30,2023, Elapsed time: 0:05:08
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:28:18 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0   00000000000000000000000000000000
# Regx          1   00000000000000000000000000000001
# Regx          2   00000000000000000000000000000010
# Regx          3   00000000000000000000000000000011
# Regx          4   00000000000000000000000000000100
# Regx          5   00000000000000000000000000000101
# Regx          6   00000000000000000000000000000110
# Regx          7   00000000000000000000000000000111
# Regx          8   00000000000000000000000000010011
# Regx          9   00000000000000000000000000001001
# Regx         10   00000000000000000000000000001010
# Regx         11   00000000000000000000000000001011
# Regx         12   00000000000000000000000000001100
# Regx         13   00000000000000000000000000001101
# Regx         14   00000000000000000000000000001110
# Regx         15   00000000000000000000000000001111
# Regx         16   00000000000000000000000000010000
# Regx         17   00000000000000000000000000010001
# Regx         18   00000000000000000000000000010010
# Regx         19   00000000000000000000000000010011
# Regx         20   00000000000000000000000000010100
# Regx         21   00000000000000000000000000010101
# Regx         22   00000000000000000000000000010110
# Regx         23   00000000000000000000000000010111
# Regx         24   00000000000000000000000000011000
# Regx         25   00000000000000000000000000011001
# Regx         26   00000000000000000000000000011010
# Regx         27   00000000000000000000000000011011
# Regx         28   00000000000000000000000000011100
# Regx         29   00000000000000000000000000011101
# Regx         30   00000000000000000000000000011110
# Regx         31   00000000000000000000000000011111
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
quit -sim
# End time: 16:29:55 on Jan 30,2023, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:30:08 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0 00000000000000000000000000000000          0
# Regx          1 00000000000000000000000000000001          1
# Regx          2 00000000000000000000000000000010          2
# Regx          3 00000000000000000000000000000011          3
# Regx          4 00000000000000000000000000000100          4
# Regx          5 00000000000000000000000000000101          5
# Regx          6 00000000000000000000000000000110          6
# Regx          7 00000000000000000000000000000111          7
# Regx          8 00000000000000000000000000010011         19
# Regx          9 00000000000000000000000000001001          9
# Regx         10 00000000000000000000000000001010         10
# Regx         11 00000000000000000000000000001011         11
# Regx         12 00000000000000000000000000001100         12
# Regx         13 00000000000000000000000000001101         13
# Regx         14 00000000000000000000000000001110         14
# Regx         15 00000000000000000000000000001111         15
# Regx         16 00000000000000000000000000010000         16
# Regx         17 00000000000000000000000000010001         17
# Regx         18 00000000000000000000000000010010         18
# Regx         19 00000000000000000000000000010011         19
# Regx         20 00000000000000000000000000010100         20
# Regx         21 00000000000000000000000000010101         21
# Regx         22 00000000000000000000000000010110         22
# Regx         23 00000000000000000000000000010111         23
# Regx         24 00000000000000000000000000011000         24
# Regx         25 00000000000000000000000000011001         25
# Regx         26 00000000000000000000000000011010         26
# Regx         27 00000000000000000000000000011011         27
# Regx         28 00000000000000000000000000011100         28
# Regx         29 00000000000000000000000000011101         29
# Regx         30 00000000000000000000000000011110         30
# Regx         31 00000000000000000000000000011111         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
add wave -position insertpoint  \
sim:/tb_RISCV/UUT/MEMWBrd
add wave -position insertpoint  \
sim:/tb_RISCV/UUT/MEMWBrd
# Compile of tb_RISCV.v was successful.
# Compile of RISCV.v was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 16:35:20 on Jan 30,2023, Elapsed time: 0:05:12
# Errors: 0, Warnings: 4
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 16:35:43 on Jan 30,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
#         31
# Generated Reseult
# Regx          0 00000000000000000000000000000000          0
# Regx          1 00000000000000000000000000000001          1
# Regx          2 00000000000000000000000000000010          2
# Regx          3 00000000000000000000000000000011          3
# Regx          4 00000000000000000000000000000100          4
# Regx          5 00000000000000000000000000000101          5
# Regx          6 00000000000000000000000000000110          6
# Regx          7 00000000000000000000000000000111          7
# Regx          8 00000000000000000000000000010011         19
# Regx          9 00000000000000000000000000001001          9
# Regx         10 00000000000000000000000000001010         10
# Regx         11 00000000000000000000000000001011         11
# Regx         12 00000000000000000000000000001100         12
# Regx         13 00000000000000000000000000001101         13
# Regx         14 00000000000000000000000000001110         14
# Regx         15 00000000000000000000000000001111         15
# Regx         16 00000000000000000000000000010000         16
# Regx         17 00000000000000000000000000010001         17
# Regx         18 00000000000000000000000000010010         18
# Regx         19 00000000000000000000000000010011         19
# Regx         20 00000000000000000000000000010100         20
# Regx         21 00000000000000000000000000010101         21
# Regx         22 00000000000000000000000000010110         22
# Regx         23 00000000000000000000000000010111         23
# Regx         24 00000000000000000000000000011000         24
# Regx         25 00000000000000000000000000011001         25
# Regx         26 00000000000000000000000000011010         26
# Regx         27 00000000000000000000000000011011         27
# Regx         28 00000000000000000000000000011100         28
# Regx         29 00000000000000000000000000011101         29
# Regx         30 00000000000000000000000000011110         30
# Regx         31 00000000000000000000000000011111         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(33)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 33
toggle add -r /*
# ** UI-Msg: (vsim-43) toggle coverage is not supported in this version.
# 
add wave -position insertpoint sim:/tb_RISCV/UUT/MEMWBrd
