Simulator report for cpu
Wed May 16 01:40:22 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 155 nodes    ;
; Simulation Coverage         ;      56.36 % ;
; Total Number of Transitions ; 1117         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; CU.vwf     ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------+
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.36 % ;
; Total nodes checked                                 ; 155          ;
; Total output ports checked                          ; 165          ;
; Total output ports with complete 1/0-value coverage ; 93           ;
; Total output ports with no 1/0-value coverage       ; 28           ;
; Total output ports with no 1-value coverage         ; 64           ;
; Total output ports with no 0-value coverage         ; 36           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |CU|read_rom                                                                                           ; |CU|read_rom                                                                                              ; pin_out          ;
; |CU|inst                                                                                               ; |CU|inst                                                                                                  ; out0             ;
; |CU|inst8                                                                                              ; |CU|inst8                                                                                                 ; out0             ;
; |CU|cmd[2]                                                                                             ; |CU|cmd[2]                                                                                                ; pin_out          ;
; |CU|cmd[1]                                                                                             ; |CU|cmd[1]                                                                                                ; pin_out          ;
; |CU|cmd[0]                                                                                             ; |CU|cmd[0]                                                                                                ; pin_out          ;
; |CU|takt[15]                                                                                           ; |CU|takt[15]                                                                                              ; pin_out          ;
; |CU|takt[14]                                                                                           ; |CU|takt[14]                                                                                              ; pin_out          ;
; |CU|takt[13]                                                                                           ; |CU|takt[13]                                                                                              ; pin_out          ;
; |CU|takt[12]                                                                                           ; |CU|takt[12]                                                                                              ; pin_out          ;
; |CU|takt[11]                                                                                           ; |CU|takt[11]                                                                                              ; pin_out          ;
; |CU|takt[10]                                                                                           ; |CU|takt[10]                                                                                              ; pin_out          ;
; |CU|takt[9]                                                                                            ; |CU|takt[9]                                                                                               ; pin_out          ;
; |CU|takt[8]                                                                                            ; |CU|takt[8]                                                                                               ; pin_out          ;
; |CU|takt[7]                                                                                            ; |CU|takt[7]                                                                                               ; pin_out          ;
; |CU|takt[6]                                                                                            ; |CU|takt[6]                                                                                               ; pin_out          ;
; |CU|takt[5]                                                                                            ; |CU|takt[5]                                                                                               ; pin_out          ;
; |CU|takt[4]                                                                                            ; |CU|takt[4]                                                                                               ; pin_out          ;
; |CU|takt[3]                                                                                            ; |CU|takt[3]                                                                                               ; pin_out          ;
; |CU|takt[2]                                                                                            ; |CU|takt[2]                                                                                               ; pin_out          ;
; |CU|takt[1]                                                                                            ; |CU|takt[1]                                                                                               ; pin_out          ;
; |CU|takt[0]                                                                                            ; |CU|takt[0]                                                                                               ; pin_out          ;
; |CU|clk                                                                                                ; |CU|clk                                                                                                   ; out              ;
; |CU|rom_out[1]                                                                                         ; |CU|rom_out[1]                                                                                            ; pin_out          ;
; |CU|rom_out[0]                                                                                         ; |CU|rom_out[0]                                                                                            ; pin_out          ;
; |CU|ip[1]                                                                                              ; |CU|ip[1]                                                                                                 ; pin_out          ;
; |CU|ip[0]                                                                                              ; |CU|ip[0]                                                                                                 ; pin_out          ;
; |CU|inst11                                                                                             ; |CU|inst11                                                                                                ; out0             ;
; |CU|inst3                                                                                              ; |CU|inst3                                                                                                 ; out0             ;
; |CU|op1[2]                                                                                             ; |CU|op1[2]                                                                                                ; pin_out          ;
; |CU|op1[1]                                                                                             ; |CU|op1[1]                                                                                                ; pin_out          ;
; |CU|op1[0]                                                                                             ; |CU|op1[0]                                                                                                ; pin_out          ;
; |CU|inst9                                                                                              ; |CU|inst9                                                                                                 ; out0             ;
; |CU|op2[1]                                                                                             ; |CU|op2[1]                                                                                                ; pin_out          ;
; |CU|op2[0]                                                                                             ; |CU|op2[0]                                                                                                ; pin_out          ;
; |CU|inst13                                                                                             ; |CU|inst13                                                                                                ; out0             ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[1] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[0] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]               ; regout           ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a1        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1]                 ; portadataout0    ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0       ; sumout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1       ; sumout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2       ; sumout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3    ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_comb_bita3       ; sumout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[3]  ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                ; regout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[2]  ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                ; regout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[1]  ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                ; regout           ;
; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|counter_reg_bit1a[0]  ; |CU|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                ; regout           ;
; |CU|16dmux:inst1|24                                                                                    ; |CU|16dmux:inst1|24                                                                                       ; out0             ;
; |CU|16dmux:inst1|22                                                                                    ; |CU|16dmux:inst1|22                                                                                       ; out0             ;
; |CU|16dmux:inst1|20                                                                                    ; |CU|16dmux:inst1|20                                                                                       ; out0             ;
; |CU|16dmux:inst1|14                                                                                    ; |CU|16dmux:inst1|14                                                                                       ; out0             ;
; |CU|16dmux:inst1|13                                                                                    ; |CU|16dmux:inst1|13                                                                                       ; out0             ;
; |CU|16dmux:inst1|12                                                                                    ; |CU|16dmux:inst1|12                                                                                       ; out0             ;
; |CU|16dmux:inst1|11                                                                                    ; |CU|16dmux:inst1|11                                                                                       ; out0             ;
; |CU|16dmux:inst1|10                                                                                    ; |CU|16dmux:inst1|10                                                                                       ; out0             ;
; |CU|16dmux:inst1|26                                                                                    ; |CU|16dmux:inst1|26                                                                                       ; out0             ;
; |CU|16dmux:inst1|27                                                                                    ; |CU|16dmux:inst1|27                                                                                       ; out0             ;
; |CU|16dmux:inst1|28                                                                                    ; |CU|16dmux:inst1|28                                                                                       ; out0             ;
; |CU|16dmux:inst1|29                                                                                    ; |CU|16dmux:inst1|29                                                                                       ; out0             ;
; |CU|16dmux:inst1|30                                                                                    ; |CU|16dmux:inst1|30                                                                                       ; out0             ;
; |CU|16dmux:inst1|31                                                                                    ; |CU|16dmux:inst1|31                                                                                       ; out0             ;
; |CU|16dmux:inst1|32                                                                                    ; |CU|16dmux:inst1|32                                                                                       ; out0             ;
; |CU|16dmux:inst1|33                                                                                    ; |CU|16dmux:inst1|33                                                                                       ; out0             ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]             ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |CU|cmd[7]                                                                                             ; |CU|cmd[7]                                                                                                ; pin_out          ;
; |CU|cmd[6]                                                                                             ; |CU|cmd[6]                                                                                                ; pin_out          ;
; |CU|cmd[5]                                                                                             ; |CU|cmd[5]                                                                                                ; pin_out          ;
; |CU|cmd[4]                                                                                             ; |CU|cmd[4]                                                                                                ; pin_out          ;
; |CU|cmd[3]                                                                                             ; |CU|cmd[3]                                                                                                ; pin_out          ;
; |CU|rom_out[7]                                                                                         ; |CU|rom_out[7]                                                                                            ; pin_out          ;
; |CU|rom_out[6]                                                                                         ; |CU|rom_out[6]                                                                                            ; pin_out          ;
; |CU|rom_out[5]                                                                                         ; |CU|rom_out[5]                                                                                            ; pin_out          ;
; |CU|rom_out[4]                                                                                         ; |CU|rom_out[4]                                                                                            ; pin_out          ;
; |CU|rom_out[3]                                                                                         ; |CU|rom_out[3]                                                                                            ; pin_out          ;
; |CU|ip[7]                                                                                              ; |CU|ip[7]                                                                                                 ; pin_out          ;
; |CU|ip[6]                                                                                              ; |CU|ip[6]                                                                                                 ; pin_out          ;
; |CU|ip[5]                                                                                              ; |CU|ip[5]                                                                                                 ; pin_out          ;
; |CU|ip[4]                                                                                              ; |CU|ip[4]                                                                                                 ; pin_out          ;
; |CU|ip[3]                                                                                              ; |CU|ip[3]                                                                                                 ; pin_out          ;
; |CU|op1[7]                                                                                             ; |CU|op1[7]                                                                                                ; pin_out          ;
; |CU|op1[6]                                                                                             ; |CU|op1[6]                                                                                                ; pin_out          ;
; |CU|op1[5]                                                                                             ; |CU|op1[5]                                                                                                ; pin_out          ;
; |CU|op1[4]                                                                                             ; |CU|op1[4]                                                                                                ; pin_out          ;
; |CU|op1[3]                                                                                             ; |CU|op1[3]                                                                                                ; pin_out          ;
; |CU|op2[7]                                                                                             ; |CU|op2[7]                                                                                                ; pin_out          ;
; |CU|op2[6]                                                                                             ; |CU|op2[6]                                                                                                ; pin_out          ;
; |CU|op2[5]                                                                                             ; |CU|op2[5]                                                                                                ; pin_out          ;
; |CU|op2[4]                                                                                             ; |CU|op2[4]                                                                                                ; pin_out          ;
; |CU|op2[3]                                                                                             ; |CU|op2[3]                                                                                                ; pin_out          ;
; |CU|op2[2]                                                                                             ; |CU|op2[2]                                                                                                ; pin_out          ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                                             ; out              ;
; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                                          ; |CU|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]                                             ; out              ;
; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]                                          ; |CU|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]                                             ; out              ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[5] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[4] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[3] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]               ; regout           ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a3        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a4        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a5        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a6        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a7        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                 ; portadataout0    ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                             ; out              ;
; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                          ; |CU|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                             ; out              ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]         ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]            ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[2]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[2]             ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |CU|rom_out[7]                                                                                         ; |CU|rom_out[7]                                                                                            ; pin_out          ;
; |CU|rom_out[6]                                                                                         ; |CU|rom_out[6]                                                                                            ; pin_out          ;
; |CU|rom_out[5]                                                                                         ; |CU|rom_out[5]                                                                                            ; pin_out          ;
; |CU|rom_out[4]                                                                                         ; |CU|rom_out[4]                                                                                            ; pin_out          ;
; |CU|rom_out[3]                                                                                         ; |CU|rom_out[3]                                                                                            ; pin_out          ;
; |CU|rom_out[2]                                                                                         ; |CU|rom_out[2]                                                                                            ; pin_out          ;
; |CU|ip[7]                                                                                              ; |CU|ip[7]                                                                                                 ; pin_out          ;
; |CU|ip[6]                                                                                              ; |CU|ip[6]                                                                                                 ; pin_out          ;
; |CU|ip[5]                                                                                              ; |CU|ip[5]                                                                                                 ; pin_out          ;
; |CU|ip[4]                                                                                              ; |CU|ip[4]                                                                                                 ; pin_out          ;
; |CU|ip[3]                                                                                              ; |CU|ip[3]                                                                                                 ; pin_out          ;
; |CU|ip[2]                                                                                              ; |CU|ip[2]                                                                                                 ; pin_out          ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7   ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[5] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[4] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[3] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]               ; regout           ;
; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[2] ; |CU|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]               ; regout           ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a2        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a3        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a4        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a5        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a6        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]                 ; portadataout0    ;
; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a7        ; |CU|lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                 ; portadataout0    ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]          ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]             ; out0             ;
; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]           ; |CU|lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]              ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 16 01:40:22 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cpu -c cpu
Info: Using vector source file "C:/Users/narey/Desktop//SIFOkursach/CU.vwf"
Warning: Can't find node "hlt" for functional simulation. Ignored vector source file node.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      56.36 %
Info: Number of transitions in simulation is 1117
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed May 16 01:40:22 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


