

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3'
================================================================
* Date:           Sat Dec 10 20:38:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  2.314 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     3843|  26.652 ns|  25.606 us|    4|  3843|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_298_3  |        2|     3841|         2|          1|          1|  1 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      55|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      42|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      19|     160|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_35_10_1_1_U57  |mux_35_10_1_1  |        0|   0|  0|  14|    0|
    |mux_35_10_1_1_U58  |mux_35_10_1_1  |        0|   0|  0|  14|    0|
    |mux_35_10_1_1_U59  |mux_35_10_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  42|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_201_p2                     |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_234                  |       and|   0|  0|   2|           1|           1|
    |axi_last_V_fu_207_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln298_fu_195_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  55|          43|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   12|         24|
    |img_blk_n                         |   9|          2|    1|          2|
    |j_fu_96                           |   9|          2|   12|         24|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |sof_2_reg_171                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   29|         58|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_V_reg_321                |   1|   0|    1|          0|
    |icmp_ln298_reg_317                |   1|   0|    1|          0|
    |j_fu_96                           |  12|   0|   12|          0|
    |sof_2_reg_171                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3|  return value|
|img_dout             |   in|   30|     ap_fifo|                                                img|       pointer|
|img_num_data_valid   |   in|    2|     ap_fifo|                                                img|       pointer|
|img_fifo_cap         |   in|    2|     ap_fifo|                                                img|       pointer|
|img_empty_n          |   in|    1|     ap_fifo|                                                img|       pointer|
|img_read             |  out|    1|     ap_fifo|                                                img|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA   |  out|   32|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                  |   in|    1|     ap_none|                                                sof|        scalar|
|cols                 |   in|   12|     ap_none|                                               cols|        scalar|
|sub                  |   in|   13|     ap_none|                                                sub|        scalar|
|map_V_2_reload       |   in|    5|     ap_none|                                     map_V_2_reload|        scalar|
|map_V_1_reload       |   in|    5|     ap_none|                                     map_V_1_reload|        scalar|
|map_V_reload         |   in|    5|     ap_none|                                       map_V_reload|        scalar|
|m_axis_video_TVALID  |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP   |  out|    4|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    4|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i4 %m_axis_video_V_strb_V, i4 %m_axis_video_V_keep_V, i32 %m_axis_video_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %img, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%map_V_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %map_V_reload"   --->   Operation 8 'read' 'map_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%map_V_1_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %map_V_1_reload"   --->   Operation 9 'read' 'map_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%map_V_2_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %map_V_2_reload"   --->   Operation 10 'read' 'map_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub"   --->   Operation 11 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols"   --->   Operation 12 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 13 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body37"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i12 %j_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 17 'zext' 'zext_ln298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%icmp_ln298 = icmp_eq  i12 %j_1, i12 %cols_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 18 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%j_2 = add i12 %j_1, i12 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 19 'add' 'j_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.body37.split, void %for.inc81.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 20 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%axi_last_V = icmp_eq  i13 %zext_ln298, i13 %sub_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:314]   --->   Operation 21 'icmp' 'axi_last_V' <Predicate = (!icmp_ln298)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln298 = store i12 %j_2, i12 %j" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 22 'store' 'store_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.body37" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:298]   --->   Operation 23 'br' 'br_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 0, void %for.body37.split, i1 %sof_read, void %newFuncRoot"   --->   Operation 24 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3840, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:301]   --->   Operation 26 'specpipeline' 'specpipeline_ln301' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:294]   --->   Operation 27 'specloopname' 'specloopname_ln294' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.83ns)   --->   "%img_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'img_read' <Predicate = (!icmp_ln298)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pix_val_V = trunc i30 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'trunc' 'pix_val_V' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_val_V_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %img_read, i32 10, i32 19" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'pix_val_V_1' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pix_val_V_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %img_read, i32 20, i32 29" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'pix_val_V_2' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.47ns)   --->   "%tmp_4 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i5, i10 %pix_val_V, i10 %pix_val_V_1, i10 %pix_val_V_2, i5 %map_V_2_reload_read"   --->   Operation 32 'mux' 'tmp_4' <Predicate = (!icmp_ln298)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.47ns)   --->   "%tmp_5 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i5, i10 %pix_val_V, i10 %pix_val_V_1, i10 %pix_val_V_2, i5 %map_V_1_reload_read"   --->   Operation 33 'mux' 'tmp_5' <Predicate = (!icmp_ln298)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.47ns)   --->   "%tmp_6 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i5, i10 %pix_val_V, i10 %pix_val_V_1, i10 %pix_val_V_2, i5 %map_V_reload_read"   --->   Operation 34 'mux' 'tmp_6' <Predicate = (!icmp_ln298)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4"   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i30 %p_Result_s"   --->   Operation 36 'zext' 'zext_ln304' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i32 %zext_ln304, i4 15, i4 0, i1 %sof_2, i1 %axi_last_V, i1 0, i1 0"   --->   Operation 37 'write' 'write_ln304' <Predicate = (!icmp_ln298)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln298)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ map_V_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ map_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ map_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
map_V_reload_read     (read             ) [ 011]
map_V_1_reload_read   (read             ) [ 011]
map_V_2_reload_read   (read             ) [ 011]
sub_read              (read             ) [ 000]
cols_read             (read             ) [ 000]
sof_read              (read             ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 011]
j_1                   (load             ) [ 000]
zext_ln298            (zext             ) [ 000]
icmp_ln298            (icmp             ) [ 011]
j_2                   (add              ) [ 000]
br_ln298              (br               ) [ 000]
axi_last_V            (icmp             ) [ 011]
store_ln298           (store            ) [ 000]
br_ln298              (br               ) [ 011]
sof_2                 (phi              ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln301    (specpipeline     ) [ 000]
specloopname_ln294    (specloopname     ) [ 000]
img_read              (read             ) [ 000]
pix_val_V             (trunc            ) [ 000]
pix_val_V_1           (partselect       ) [ 000]
pix_val_V_2           (partselect       ) [ 000]
tmp_4                 (mux              ) [ 000]
tmp_5                 (mux              ) [ 000]
tmp_6                 (mux              ) [ 000]
p_Result_s            (bitconcatenate   ) [ 000]
zext_ln304            (zext             ) [ 000]
write_ln304           (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="map_V_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="map_V_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="map_V_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i10.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="map_V_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_V_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="map_V_1_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="map_V_2_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_V_2_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sub_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="13" slack="0"/>
<pin id="121" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cols_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sof_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="30" slack="0"/>
<pin id="138" dir="0" index="1" bw="30" slack="0"/>
<pin id="139" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln304_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="0" index="8" bw="30" slack="0"/>
<pin id="152" dir="0" index="9" bw="1" slack="0"/>
<pin id="153" dir="0" index="10" bw="1" slack="0"/>
<pin id="154" dir="0" index="11" bw="1" slack="0"/>
<pin id="155" dir="0" index="12" bw="1" slack="1"/>
<pin id="156" dir="0" index="13" bw="1" slack="0"/>
<pin id="157" dir="0" index="14" bw="1" slack="0"/>
<pin id="158" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="sof_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="sof_2_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="12" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln298_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln298_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="axi_last_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="13" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln298_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pix_val_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="30" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pix_val_V_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="30" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_V_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pix_val_V_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="30" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_V_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="0" index="3" bw="10" slack="0"/>
<pin id="247" dir="0" index="4" bw="5" slack="1"/>
<pin id="248" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="0" index="3" bw="10" slack="0"/>
<pin id="258" dir="0" index="4" bw="5" slack="1"/>
<pin id="259" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="0" index="3" bw="10" slack="0"/>
<pin id="269" dir="0" index="4" bw="5" slack="1"/>
<pin id="270" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="0" index="3" bw="10" slack="0"/>
<pin id="280" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln304_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="297" class="1005" name="map_V_reload_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="map_V_reload_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="map_V_1_reload_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="map_V_1_reload_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="map_V_2_reload_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="map_V_2_reload_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="sof_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln298_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln298 "/>
</bind>
</comp>

<comp id="321" class="1005" name="axi_last_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="159"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="169"><net_src comp="94" pin="0"/><net_sink comp="142" pin=13"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="142" pin=14"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="142" pin=11"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="188" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="124" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="188" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="191" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="118" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="201" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="136" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="136" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="136" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="218" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="222" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="232" pin="4"/><net_sink comp="242" pin=3"/></net>

<net id="260"><net_src comp="84" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="218" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="222" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="232" pin="4"/><net_sink comp="253" pin=3"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="218" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="222" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="232" pin="4"/><net_sink comp="264" pin=3"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="264" pin="5"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="253" pin="5"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="242" pin="5"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="293"><net_src comp="96" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="300"><net_src comp="100" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="305"><net_src comp="106" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="310"><net_src comp="112" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="315"><net_src comp="130" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="320"><net_src comp="195" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="207" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="142" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img | {}
	Port: m_axis_video_V_data_V | {2 }
	Port: m_axis_video_V_keep_V | {2 }
	Port: m_axis_video_V_strb_V | {2 }
	Port: m_axis_video_V_user_V | {2 }
	Port: m_axis_video_V_last_V | {2 }
	Port: m_axis_video_V_id_V | {2 }
	Port: m_axis_video_V_dest_V | {2 }
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : sub | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : img | {2 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : map_V_2_reload | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : map_V_1_reload | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : map_V_reload | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3 : m_axis_video_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		zext_ln298 : 2
		icmp_ln298 : 2
		j_2 : 2
		br_ln298 : 3
		axi_last_V : 3
		store_ln298 : 3
	State 2
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		p_Result_s : 2
		zext_ln304 : 3
		write_ln304 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           tmp_4_fu_242          |    0    |    14   |
|    mux   |           tmp_5_fu_253          |    0    |    14   |
|          |           tmp_6_fu_264          |    0    |    14   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln298_fu_195        |    0    |    12   |
|          |        axi_last_V_fu_207        |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            j_2_fu_201           |    0    |    19   |
|----------|---------------------------------|---------|---------|
|          |  map_V_reload_read_read_fu_100  |    0    |    0    |
|          | map_V_1_reload_read_read_fu_106 |    0    |    0    |
|          | map_V_2_reload_read_read_fu_112 |    0    |    0    |
|   read   |       sub_read_read_fu_118      |    0    |    0    |
|          |      cols_read_read_fu_124      |    0    |    0    |
|          |       sof_read_read_fu_130      |    0    |    0    |
|          |       img_read_read_fu_136      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln304_write_fu_142    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln298_fu_191        |    0    |    0    |
|          |        zext_ln304_fu_285        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |         pix_val_V_fu_218        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|        pix_val_V_1_fu_222       |    0    |    0    |
|          |        pix_val_V_2_fu_232       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|        p_Result_s_fu_275        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    85   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     axi_last_V_reg_321    |    1   |
|     icmp_ln298_reg_317    |    1   |
|         j_reg_290         |   12   |
|map_V_1_reload_read_reg_302|    5   |
|map_V_2_reload_read_reg_307|    5   |
| map_V_reload_read_reg_297 |    5   |
|       sof_2_reg_171       |    1   |
|      sof_read_reg_312     |    1   |
+---------------------------+--------+
|           Total           |   31   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   85   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   85   |
+-----------+--------+--------+
