// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Frontend(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7
  output        io_dispatch_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [63:0] io_dispatch_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [31:0] io_dispatch_bits_inst_raw,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [63:0] io_ftq_read_data_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [31:0] io_ftq_read_data_instructions_0,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_1,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_2,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_3,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_4,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_5,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_6,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_instructions_7,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output        io_ftq_read_data_pre_decoded_0_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_0_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_1_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_1_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_2_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_2_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_3_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_3_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_4_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_4_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_5_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_5_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_6_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_6_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_7_is_rvc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
                io_ftq_read_data_pre_decoded_7_is_cfi,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [7:0]  io_ftq_read_data_mask,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [63:0] io_ftq_read_data_prediction_target,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output        io_ftq_read_data_prediction_taken,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [2:0]  io_ftq_read_data_prediction_slot,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [5:0]  io_ftq_read_data_ftqPtr,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output        io_debug_ftq_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [31:0] io_debug_ftq_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [7:0]  io_debug_ftq_mask,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output        io_debug_ftq_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [63:0] io_debug_ftq_pred_target,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output        io_debug_ftq_pred_taken,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [2:0]  io_debug_ftq_pred_slot,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
  output [6:0]  io_debug_ftq_occupancy	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:8:14
);

  wire        _ibuf_io_inst_data_ready;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:35:20
  wire [31:0] _icache_io_insts_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire [31:0] _icache_io_insts_7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  wire        _ifu_io_fetch_req_ready;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire        _ifu_io_toIbuffer_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [63:0] _ifu_io_toIbuffer_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire [31:0] _ifu_io_toIbuffer_bits_instructions_7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
  wire        _ftq_io_fromBpu_ready;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
  wire        _ftq_io_toIfu_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
  wire [63:0] _ftq_io_toIfu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
  wire [63:0] _ftq_io_toICache_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
  wire        _bpu_io_out_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  wire [63:0] _bpu_io_out_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  wire [7:0]  _bpu_io_out_bits_mask;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  wire [63:0] _bpu_io_out_bits_prediction_target;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  wire        _bpu_io_out_bits_prediction_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  wire [2:0]  _bpu_io_out_bits_prediction_slot;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
  BPU bpu (	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .clock                         (clock),
    .reset                         (reset),
    .io_out_ready                  (_ftq_io_fromBpu_ready),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
    .io_out_valid                  (_bpu_io_out_valid),
    .io_out_bits_pc                (_bpu_io_out_bits_pc),
    .io_out_bits_mask              (_bpu_io_out_bits_mask),
    .io_out_bits_prediction_target (_bpu_io_out_bits_prediction_target),
    .io_out_bits_prediction_taken  (_bpu_io_out_bits_prediction_taken),
    .io_out_bits_prediction_slot   (_bpu_io_out_bits_prediction_slot)
  );
  FTQ ftq (	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
    .clock                             (clock),
    .reset                             (reset),
    .io_fromBpu_ready                  (_ftq_io_fromBpu_ready),
    .io_fromBpu_valid                  (_bpu_io_out_valid),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_fromBpu_bits_pc                (_bpu_io_out_bits_pc),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_fromBpu_bits_mask              (_bpu_io_out_bits_mask),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_fromBpu_bits_prediction_target (_bpu_io_out_bits_prediction_target),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_fromBpu_bits_prediction_taken  (_bpu_io_out_bits_prediction_taken),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_fromBpu_bits_prediction_slot   (_bpu_io_out_bits_prediction_slot),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:31:20
    .io_toIfu_ready                    (_ifu_io_fetch_req_ready),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_toIfu_valid                    (_ftq_io_toIfu_valid),
    .io_toIfu_bits_pc                  (_ftq_io_toIfu_bits_pc),
    .io_toICache_bits_pc               (_ftq_io_toICache_bits_pc),
    .io_readData_pc                    (io_ftq_read_data_pc),
    .io_readData_mask                  (io_ftq_read_data_mask),
    .io_readData_prediction_target     (io_ftq_read_data_prediction_target),
    .io_readData_prediction_taken      (io_ftq_read_data_prediction_taken),
    .io_readData_prediction_slot       (io_ftq_read_data_prediction_slot),
    .io_occupancy                      (io_debug_ftq_occupancy)
  );
  IFU ifu (	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_fetch_req_ready               (_ifu_io_fetch_req_ready),
    .io_fetch_req_valid               (_ftq_io_toIfu_valid),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
    .io_fetch_req_bits_pc             (_ftq_io_toIfu_bits_pc),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
    .io_toIbuffer_ready               (_ibuf_io_inst_data_ready),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:35:20
    .io_toIbuffer_valid               (_ifu_io_toIbuffer_valid),
    .io_toIbuffer_bits_pc             (_ifu_io_toIbuffer_bits_pc),
    .io_toIbuffer_bits_instructions_0 (_ifu_io_toIbuffer_bits_instructions_0),
    .io_toIbuffer_bits_instructions_1 (_ifu_io_toIbuffer_bits_instructions_1),
    .io_toIbuffer_bits_instructions_2 (_ifu_io_toIbuffer_bits_instructions_2),
    .io_toIbuffer_bits_instructions_3 (_ifu_io_toIbuffer_bits_instructions_3),
    .io_toIbuffer_bits_instructions_4 (_ifu_io_toIbuffer_bits_instructions_4),
    .io_toIbuffer_bits_instructions_5 (_ifu_io_toIbuffer_bits_instructions_5),
    .io_toIbuffer_bits_instructions_6 (_ifu_io_toIbuffer_bits_instructions_6),
    .io_toIbuffer_bits_instructions_7 (_ifu_io_toIbuffer_bits_instructions_7),
    .io_insts_in_0                    (_icache_io_insts_0),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_1                    (_icache_io_insts_1),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_2                    (_icache_io_insts_2),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_3                    (_icache_io_insts_3),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_4                    (_icache_io_insts_4),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_5                    (_icache_io_insts_5),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_6                    (_icache_io_insts_6),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_insts_in_7                    (_icache_io_insts_7)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
  );
  ICache icache (	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:34:22
    .io_pc      (_ftq_io_toICache_bits_pc),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:32:20
    .io_insts_0 (_icache_io_insts_0),
    .io_insts_1 (_icache_io_insts_1),
    .io_insts_2 (_icache_io_insts_2),
    .io_insts_3 (_icache_io_insts_3),
    .io_insts_4 (_icache_io_insts_4),
    .io_insts_5 (_icache_io_insts_5),
    .io_insts_6 (_icache_io_insts_6),
    .io_insts_7 (_icache_io_insts_7)
  );
  IBUF ibuf (	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:35:20
    .clock                            (clock),
    .reset                            (reset),
    .io_inst_data_ready               (_ibuf_io_inst_data_ready),
    .io_inst_data_valid               (_ifu_io_toIbuffer_valid),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_pc             (_ifu_io_toIbuffer_bits_pc),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_0 (_ifu_io_toIbuffer_bits_instructions_0),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_1 (_ifu_io_toIbuffer_bits_instructions_1),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_2 (_ifu_io_toIbuffer_bits_instructions_2),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_3 (_ifu_io_toIbuffer_bits_instructions_3),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_4 (_ifu_io_toIbuffer_bits_instructions_4),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_5 (_ifu_io_toIbuffer_bits_instructions_5),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_6 (_ifu_io_toIbuffer_bits_instructions_6),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_inst_data_bits_instructions_7 (_ifu_io_toIbuffer_bits_instructions_7),	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:33:20
    .io_out_valid                     (io_dispatch_valid),
    .io_out_bits_pc                   (io_dispatch_bits_pc),
    .io_out_bits_inst_raw             (io_dispatch_bits_inst_raw)
  );
  assign io_ftq_read_data_instructions_0 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_1 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_2 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_3 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_4 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_5 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_6 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_instructions_7 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_0_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_0_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_1_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_1_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_2_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_2_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_3_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_3_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_4_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_4_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_5_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_5_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_6_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_6_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_7_is_rvc = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_pre_decoded_7_is_cfi = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_ftq_read_data_ftqPtr = 6'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_debug_ftq_valid = _bpu_io_out_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20
  assign io_debug_ftq_pc = _bpu_io_out_bits_pc[31:0];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20, :73:28
  assign io_debug_ftq_mask = _bpu_io_out_bits_mask;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20
  assign io_debug_ftq_ready = _ftq_io_fromBpu_ready;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :32:20
  assign io_debug_ftq_pred_target = _bpu_io_out_bits_prediction_target;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20
  assign io_debug_ftq_pred_taken = _bpu_io_out_bits_prediction_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20
  assign io_debug_ftq_pred_slot = _bpu_io_out_bits_prediction_slot;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/Frontend.scala:7:7, :31:20
endmodule

