// Seed: 807292112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 'o0 : -1] id_6, id_7;
  logic id_8;
endmodule
program module_1 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_4,
      id_4
  );
  parameter int [id_1 : 1] id_6 = -1'h0;
  assign id_2 = id_1;
  assign id_3[-1] = "";
  wire id_7, id_8;
  wire id_9;
  ;
endprogram
