Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu.ip --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu --family="Arria 10" --part=10AX115S3F45E2SGE3
Info: cpu: "Transforming system: cpu"
Info: cpu: "Naming system components in system: cpu"
Info: cpu: "Processing generation queue"
Info: cpu: "Generating: cpu"
Info: cpu: "Generating: cpu_intel_niosv_m_2240_jyazqvy"
Info: cpu: "Generating: nios_top"
Info: cpu: "Generating: timer_msip"
Info: cpu: "Generating: dm_top"
Info: cpu: "Generating: cpu_altera_irq_mapper_2000_2cmrx4y"
Info: cpu: Done "cpu" with 6 modules, 35 files
Info: Finished: Create HDL design files for synthesis
