C:\Users\cal\Desktop\School\CST345\Midterm\Problem01\Problem01\exampleVerilog.ngc 1424162752
OK
