
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_14720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7380003f; valaddr_reg:x3; val_offset:44160*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44160*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7380007f; valaddr_reg:x3; val_offset:44163*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44163*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x738000ff; valaddr_reg:x3; val_offset:44166*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44166*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x738001ff; valaddr_reg:x3; val_offset:44169*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44169*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x738003ff; valaddr_reg:x3; val_offset:44172*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44172*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x738007ff; valaddr_reg:x3; val_offset:44175*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44175*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73800fff; valaddr_reg:x3; val_offset:44178*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44178*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73801fff; valaddr_reg:x3; val_offset:44181*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44181*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73803fff; valaddr_reg:x3; val_offset:44184*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44184*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73807fff; valaddr_reg:x3; val_offset:44187*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44187*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7380ffff; valaddr_reg:x3; val_offset:44190*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44190*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7381ffff; valaddr_reg:x3; val_offset:44193*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44193*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7383ffff; valaddr_reg:x3; val_offset:44196*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44196*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7387ffff; valaddr_reg:x3; val_offset:44199*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44199*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x738fffff; valaddr_reg:x3; val_offset:44202*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44202*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x739fffff; valaddr_reg:x3; val_offset:44205*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44205*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73bfffff; valaddr_reg:x3; val_offset:44208*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44208*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73c00000; valaddr_reg:x3; val_offset:44211*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44211*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73e00000; valaddr_reg:x3; val_offset:44214*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44214*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73f00000; valaddr_reg:x3; val_offset:44217*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44217*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73f80000; valaddr_reg:x3; val_offset:44220*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44220*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fc0000; valaddr_reg:x3; val_offset:44223*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44223*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fe0000; valaddr_reg:x3; val_offset:44226*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44226*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ff0000; valaddr_reg:x3; val_offset:44229*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44229*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ff8000; valaddr_reg:x3; val_offset:44232*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44232*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffc000; valaddr_reg:x3; val_offset:44235*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44235*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffe000; valaddr_reg:x3; val_offset:44238*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44238*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fff000; valaddr_reg:x3; val_offset:44241*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44241*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fff800; valaddr_reg:x3; val_offset:44244*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44244*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffc00; valaddr_reg:x3; val_offset:44247*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44247*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffe00; valaddr_reg:x3; val_offset:44250*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44250*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffff00; valaddr_reg:x3; val_offset:44253*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44253*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffff80; valaddr_reg:x3; val_offset:44256*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44256*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffffc0; valaddr_reg:x3; val_offset:44259*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44259*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffffe0; valaddr_reg:x3; val_offset:44262*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44262*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffff0; valaddr_reg:x3; val_offset:44265*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44265*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffff8; valaddr_reg:x3; val_offset:44268*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44268*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffffc; valaddr_reg:x3; val_offset:44271*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44271*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73fffffe; valaddr_reg:x3; val_offset:44274*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44274*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xe7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x73ffffff; valaddr_reg:x3; val_offset:44277*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44277*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f000001; valaddr_reg:x3; val_offset:44280*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44280*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f000003; valaddr_reg:x3; val_offset:44283*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44283*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f000007; valaddr_reg:x3; val_offset:44286*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44286*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f199999; valaddr_reg:x3; val_offset:44289*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44289*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f249249; valaddr_reg:x3; val_offset:44292*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44292*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f333333; valaddr_reg:x3; val_offset:44295*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44295*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:44298*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44298*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:44301*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44301*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f444444; valaddr_reg:x3; val_offset:44304*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44304*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:44307*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44307*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:44310*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44310*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f666666; valaddr_reg:x3; val_offset:44313*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44313*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:44316*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44316*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:44319*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44319*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:44322*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44322*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x109c32 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x62986e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e909c32; op2val:0x4062986e;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:44325*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44325*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:44328*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44328*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:44331*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44331*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:44334*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44334*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:44337*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44337*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:44340*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44340*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:44343*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44343*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:44346*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44346*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:44349*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44349*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:44352*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44352*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:44355*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44355*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:44358*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44358*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:44361*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44361*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:44364*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44364*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:44367*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44367*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:44370*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44370*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:44373*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44373*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1000000; valaddr_reg:x3; val_offset:44376*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44376*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1000001; valaddr_reg:x3; val_offset:44379*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44379*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1000003; valaddr_reg:x3; val_offset:44382*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44382*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1000007; valaddr_reg:x3; val_offset:44385*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44385*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd100000f; valaddr_reg:x3; val_offset:44388*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44388*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd100001f; valaddr_reg:x3; val_offset:44391*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44391*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd100003f; valaddr_reg:x3; val_offset:44394*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44394*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd100007f; valaddr_reg:x3; val_offset:44397*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44397*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd10000ff; valaddr_reg:x3; val_offset:44400*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44400*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd10001ff; valaddr_reg:x3; val_offset:44403*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44403*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd10003ff; valaddr_reg:x3; val_offset:44406*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44406*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd10007ff; valaddr_reg:x3; val_offset:44409*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44409*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1000fff; valaddr_reg:x3; val_offset:44412*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44412*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1001fff; valaddr_reg:x3; val_offset:44415*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44415*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1003fff; valaddr_reg:x3; val_offset:44418*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44418*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1007fff; valaddr_reg:x3; val_offset:44421*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44421*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd100ffff; valaddr_reg:x3; val_offset:44424*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44424*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd101ffff; valaddr_reg:x3; val_offset:44427*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44427*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd103ffff; valaddr_reg:x3; val_offset:44430*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44430*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd107ffff; valaddr_reg:x3; val_offset:44433*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44433*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd10fffff; valaddr_reg:x3; val_offset:44436*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44436*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd11fffff; valaddr_reg:x3; val_offset:44439*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44439*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd13fffff; valaddr_reg:x3; val_offset:44442*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44442*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1400000; valaddr_reg:x3; val_offset:44445*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44445*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1600000; valaddr_reg:x3; val_offset:44448*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44448*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1700000; valaddr_reg:x3; val_offset:44451*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44451*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd1780000; valaddr_reg:x3; val_offset:44454*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44454*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17c0000; valaddr_reg:x3; val_offset:44457*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44457*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17e0000; valaddr_reg:x3; val_offset:44460*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44460*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17f0000; valaddr_reg:x3; val_offset:44463*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44463*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17f8000; valaddr_reg:x3; val_offset:44466*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44466*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fc000; valaddr_reg:x3; val_offset:44469*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44469*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fe000; valaddr_reg:x3; val_offset:44472*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44472*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ff000; valaddr_reg:x3; val_offset:44475*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44475*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ff800; valaddr_reg:x3; val_offset:44478*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44478*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffc00; valaddr_reg:x3; val_offset:44481*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44481*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffe00; valaddr_reg:x3; val_offset:44484*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44484*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fff00; valaddr_reg:x3; val_offset:44487*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44487*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fff80; valaddr_reg:x3; val_offset:44490*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44490*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fffc0; valaddr_reg:x3; val_offset:44493*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44493*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fffe0; valaddr_reg:x3; val_offset:44496*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44496*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffff0; valaddr_reg:x3; val_offset:44499*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44499*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffff8; valaddr_reg:x3; val_offset:44502*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44502*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffffc; valaddr_reg:x3; val_offset:44505*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44505*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17ffffe; valaddr_reg:x3; val_offset:44508*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44508*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12c6fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xa2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e92c6fc; op2val:0x80000000;
op3val:0xd17fffff; valaddr_reg:x3; val_offset:44511*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44511*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:44514*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44514*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:44517*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44517*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:44520*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44520*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:44523*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44523*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:44526*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44526*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:44529*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44529*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:44532*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44532*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:44535*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44535*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:44538*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44538*0 + 3*115*FLEN/8, x4, x1, x2)

inst_14847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x133b22 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e933b22; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:44541*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44541*0 + 3*115*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937768511,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937768575,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937768703,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937768959,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937769471,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937770495,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937772543,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937776639,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937784831,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937801215,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937833983,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1937899519,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1938030591,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1938292735,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1938817023,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1939865599,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1941962751,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1941962752,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1944059904,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1945108480,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1945632768,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1945894912,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946025984,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946091520,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946124288,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946140672,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946148864,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946152960,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946155008,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946156032,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946156544,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946156800,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946156928,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946156992,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157024,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157040,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157048,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157052,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157054,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(1946157055,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2123406386,32,FLEN)
NAN_BOXED(1080203374,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438144,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438145,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438147,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438151,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438159,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438175,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438207,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438271,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438399,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506438655,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506439167,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506440191,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506442239,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506446335,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506454527,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506470911,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506503679,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506569215,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506700287,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3506962431,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3507486719,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3508535295,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3510632447,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3510632448,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3512729600,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3513778176,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514302464,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514564608,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514695680,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514761216,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514793984,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514810368,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514818560,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514822656,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514824704,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514825728,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826240,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826496,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826624,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826688,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826720,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826736,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826744,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826748,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826750,32,FLEN)
NAN_BOXED(2123548412,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3514826751,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2123578146,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
