/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [3:0] _06_;
  wire [4:0] _07_;
  reg [12:0] _08_;
  wire [5:0] _09_;
  wire [14:0] _10_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [17:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_39z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_14z ? celloutsig_0_12z[4] : celloutsig_0_15z[22];
  assign celloutsig_0_14z = celloutsig_0_1z ? _01_ : celloutsig_0_10z;
  assign celloutsig_0_59z = ~(celloutsig_0_41z & celloutsig_0_43z[8]);
  assign celloutsig_0_73z = ~(celloutsig_0_46z & celloutsig_0_61z);
  assign celloutsig_1_2z = !(in_data[170] ? in_data[187] : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_7z[2] ? celloutsig_1_5z : celloutsig_1_8z);
  assign celloutsig_0_9z = !(_02_ ? celloutsig_0_4z : celloutsig_0_0z[3]);
  assign celloutsig_0_16z = !(celloutsig_0_3z[1] ? _03_ : celloutsig_0_0z[4]);
  assign celloutsig_0_20z = !(celloutsig_0_1z ? _04_ : celloutsig_0_13z[0]);
  assign celloutsig_1_6z = ~celloutsig_1_0z;
  assign celloutsig_0_27z = ~celloutsig_0_15z[13];
  assign celloutsig_0_41z = ~((celloutsig_0_39z[12] | celloutsig_0_20z) & celloutsig_0_9z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_6z | in_data[103]) & celloutsig_1_11z);
  assign celloutsig_0_38z = { celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_26z } + { _05_[2], celloutsig_0_16z, celloutsig_0_4z };
  reg [4:0] _26_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 5'h00;
    else _26_ <= celloutsig_0_0z;
  assign { _07_[4], _04_, _03_, _07_[1:0] } = _26_;
  reg [3:0] _27_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 4'h0;
    else _27_ <= celloutsig_0_19z[11:8];
  assign out_data[3:0] = _27_;
  reg [5:0] _28_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 6'h00;
    else _28_ <= { celloutsig_0_3z[13], _07_[4], _04_, _03_, _07_[1:0] };
  assign { _09_[5:4], _02_, _09_[2:0] } = _28_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 13'h0000;
    else _08_ <= { in_data[164:153], celloutsig_1_5z };
  reg [3:0] _30_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 4'h0;
    else _30_ <= celloutsig_0_0z[4:1];
  assign { _06_[3], _01_, _06_[1:0] } = _30_;
  reg [14:0] _31_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 15'h0000;
    else _31_ <= { celloutsig_0_19z[15:3], celloutsig_0_14z, celloutsig_0_11z };
  assign { _10_[14], _00_, _10_[12], _05_[2], _10_[10:0] } = _31_;
  assign celloutsig_0_43z = { in_data[54:53], celloutsig_0_21z, celloutsig_0_29z } / { 1'h1, celloutsig_0_22z[1:0], celloutsig_0_34z, celloutsig_0_38z };
  assign celloutsig_1_0z = in_data[150:139] == in_data[189:178];
  assign celloutsig_1_11z = _08_[11:6] == { _08_[8:4], celloutsig_1_2z };
  assign celloutsig_1_15z = { _08_[6:4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z } == celloutsig_1_13z[9:0];
  assign celloutsig_0_4z = { in_data[85:83], _06_[3], _01_, _06_[1:0] } >= { celloutsig_0_0z[1:0], celloutsig_0_1z, _06_[3], _01_, _06_[1:0] };
  assign celloutsig_0_11z = { celloutsig_0_3z[10:1], celloutsig_0_5z, celloutsig_0_4z } >= { celloutsig_0_5z[13:5], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_28z = { _10_[14], _00_, _10_[12] } >= { celloutsig_0_15z[13], celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_61z = { celloutsig_0_3z[16:4], celloutsig_0_22z, celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_28z } > { celloutsig_0_49z[7:0], celloutsig_0_26z, celloutsig_0_59z, celloutsig_0_49z };
  assign celloutsig_0_18z = { celloutsig_0_8z[6:5], celloutsig_0_16z, celloutsig_0_10z, _07_[4], _04_, _03_, _07_[1:0], celloutsig_0_1z } && celloutsig_0_17z[17:8];
  assign celloutsig_0_1z = ! in_data[86:76];
  assign celloutsig_0_25z = ! { celloutsig_0_17z[24:20], celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_25z } % { 1'h1, _10_[7:5] };
  assign celloutsig_0_39z = { celloutsig_0_23z, celloutsig_0_4z, _09_[5:4], _02_, _09_[2:0] } % { 1'h1, celloutsig_0_23z, _09_[5:4], _02_, _09_[2:1], in_data[0] };
  assign celloutsig_0_0z = in_data[90:86] * in_data[15:11];
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_21z } * { in_data[80:76], celloutsig_0_16z };
  assign celloutsig_0_37z = celloutsig_0_30z[1] ? { celloutsig_0_3z[20:11], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_30z[3:2], 1'h1, celloutsig_0_30z[0], celloutsig_0_25z } : { celloutsig_0_15z[22:20], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[149:144] : { in_data[174:172], celloutsig_1_0z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_7z = celloutsig_1_5z ? { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_6z } : celloutsig_1_3z[4:0];
  assign celloutsig_1_13z = _08_[5] ? { celloutsig_1_7z[3:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } : { _08_[12:6], 1'h0, _08_[4:3], celloutsig_1_9z };
  assign celloutsig_0_15z = celloutsig_0_13z[4] ? { in_data[22:15], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z } : { celloutsig_0_3z[20:19], celloutsig_0_3z };
  assign celloutsig_0_29z = celloutsig_0_11z ? { _06_[3], _01_, _06_[1], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_21z } : { celloutsig_0_8z[6:2], celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_15z[14:0] != { celloutsig_0_8z[4:3], celloutsig_0_11z, celloutsig_0_12z, _07_[4], _04_, _03_, _07_[1:0] };
  assign celloutsig_0_26z = { celloutsig_0_15z[14:5], celloutsig_0_18z } !== { celloutsig_0_23z[5:2], celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_0_5z = ~ { in_data[21:14], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_19z = ~ { celloutsig_0_17z[15:8], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_3z[11:5] | { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_5z = & { celloutsig_1_1z, in_data[182:177] };
  assign celloutsig_1_8z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_48z = | in_data[16:13];
  assign celloutsig_1_4z = | in_data[106:100];
  assign celloutsig_1_17z = | _08_[9:6];
  assign celloutsig_0_10z = _01_ & in_data[39];
  assign celloutsig_0_49z = { celloutsig_0_3z[16:12], _09_[5:4], _02_, _09_[2:0], celloutsig_0_33z } >> celloutsig_0_37z[17:6];
  assign celloutsig_0_17z = { celloutsig_0_3z[14:2], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_1z, _07_[4], _04_, _03_, _07_[1:0] } >> { celloutsig_0_5z[12:10], celloutsig_0_10z, _06_[3], _01_, _06_[1:0], celloutsig_0_5z, _07_[4], _04_, _03_, _07_[1:0], celloutsig_0_14z };
  assign celloutsig_0_34z = _09_[2:0] >> celloutsig_0_22z[3:1];
  assign celloutsig_0_8z = { celloutsig_0_0z[2], celloutsig_0_4z, _07_[4], _04_, _03_, _07_[1:0] } >> { celloutsig_0_3z[8:6], _06_[3], _01_, _06_[1:0] };
  assign celloutsig_0_23z = celloutsig_0_5z[12:6] <<< { celloutsig_0_5z[6:1], celloutsig_0_11z };
  assign celloutsig_0_3z = { in_data[84:69], celloutsig_0_0z } ^ { _06_[3], _01_, _06_[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = _08_[12:6] ^ { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_13z = in_data[34:30] ^ { celloutsig_0_3z[7:5], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_33z = ~((celloutsig_0_20z & celloutsig_0_11z) | (celloutsig_0_25z & celloutsig_0_3z[5]));
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_3z[2]) | (celloutsig_1_17z & celloutsig_1_15z));
  assign _05_[1:0] = { celloutsig_0_16z, celloutsig_0_4z };
  assign _06_[2] = _01_;
  assign _07_[3:2] = { _04_, _03_ };
  assign _09_[3] = _02_;
  assign { _10_[13], _10_[11] } = { _00_, _05_[2] };
  assign { out_data[134:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
