{"vcs1":{"timestamp_begin":1684346615.022164670, "rt":1.40, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684346616.508431689, "rt":1.22, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684346617.797163560, "rt":0.53, "ut":0.23, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346614.383283078}
{"VCS_COMP_START_TIME": 1684346614.383283078}
{"VCS_COMP_END_TIME": 1684346619.887646661}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 228256}}
