module full_adder_tb;
reg a,b,cin;
wire sum, carry;
full_adder dut (.a(a),.b(b),.cin(cin),.sum(sum),.carry(carry));
initial
begin
$display("a = %b, b = %b, cin = %b, sum = %b, carry = %b",a,b,cin,sum,carry);
end
initial
begin
#20; a = 1; b = 0; cin = 1;
#20; a = 0; b = 0; cin = 0;
#20; a = 1; b = 1; cin = 1;
#20; a = 0; b = 0; cin = 1;
#30;
$finish;
end
endmodule
