Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jan 30 17:13:46 2026
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                  194        0.099        0.000                      0                  194        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.416        0.000                      0                  194        0.099        0.000                      0                  194        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.890ns (22.700%)  route 3.031ns (77.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.812     9.233    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.890ns (22.700%)  route 3.031ns (77.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.812     9.233    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.890ns (22.700%)  route 3.031ns (77.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.812     9.233    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.890ns (22.700%)  route 3.031ns (77.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.812     9.233    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.719%)  route 3.028ns (77.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.809     9.230    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.719%)  route 3.028ns (77.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.809     9.230    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.719%)  route 3.028ns (77.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.809     9.230    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[6]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.719%)  route 3.028ns (77.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.809     9.230    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[7]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.890ns (23.566%)  route 2.887ns (76.434%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     9.089    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.890ns (23.566%)  route 2.887ns (76.434%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_RgbLed/Pres/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.702     6.532    Inst_RgbLed/Pres/clkCnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.555     7.211    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_7_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4/O
                         net (fo=5, routed)           0.963     8.297    Inst_RgbLed/Pres/FSM_sequential_currentState[2]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.421 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     9.089    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[11]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.649    Inst_RgbLed/Pres/clkCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/Pres/clkCnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.815    Inst_RgbLed/Pres/clkCnt_reg[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Inst_RgbLed/Pres/clkCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    Inst_RgbLed/Pres/clkCnt_reg[8]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  Inst_RgbLed/Pres/clkCnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    Inst_RgbLed/Pres/clkCnt_reg[12]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Inst_RgbLed/Pres/clkCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Cnt/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.189ns (37.202%)  route 0.319ns (62.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.598     1.517    Inst_RgbLed/Cnt/clk_i_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_RgbLed/Cnt/cnt_reg_reg[3]/Q
                         net (fo=7, routed)           0.319     1.977    Inst_RgbLed/Cnt/cnttotal[3]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.048     2.025 r  Inst_RgbLed/Cnt/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.025    Inst_RgbLed/Cnt_n_23
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131     1.925    Inst_RgbLed/green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/Pres/clkCnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.815    Inst_RgbLed/Pres/clkCnt_reg[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Inst_RgbLed/Pres/clkCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    Inst_RgbLed/Pres/clkCnt_reg[8]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  Inst_RgbLed/Pres/clkCnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    Inst_RgbLed/Pres/clkCnt_reg[12]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Inst_RgbLed/Pres/clkCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_RgbLed/redstay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  Inst_RgbLed/redstay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/redstay_reg[3]/Q
                         net (fo=1, routed)           0.051     1.715    Inst_RgbLed/Cnt/red_reg_reg[3]
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  Inst_RgbLed/Cnt/red_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Inst_RgbLed/red_reg[3]
    SLICE_X5Y98          FDRE                                         r  Inst_RgbLed/red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  Inst_RgbLed/red_reg_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.092     1.628    Inst_RgbLed/red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_RgbLed/greenstay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  Inst_RgbLed/greenstay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/greenstay_reg[5]/Q
                         net (fo=1, routed)           0.089     1.753    Inst_RgbLed/Cnt/green_reg_reg[5]
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.049     1.802 r  Inst_RgbLed/Cnt/green_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Inst_RgbLed/Cnt_n_21
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[5]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131     1.667    Inst_RgbLed/green_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/Pres/clkCnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.815    Inst_RgbLed/Pres/clkCnt_reg[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Inst_RgbLed/Pres/clkCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    Inst_RgbLed/Pres/clkCnt_reg[8]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  Inst_RgbLed/Pres/clkCnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    Inst_RgbLed/Pres/clkCnt_reg[12]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Inst_RgbLed/Pres/clkCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/Pres/clkCnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.815    Inst_RgbLed/Pres/clkCnt_reg[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Inst_RgbLed/Pres/clkCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    Inst_RgbLed/Pres/clkCnt_reg[8]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.063 r  Inst_RgbLed/Pres/clkCnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    Inst_RgbLed/Pres/clkCnt_reg[12]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Inst_RgbLed/Pres/clkCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/Pres/clkCnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.815    Inst_RgbLed/Pres/clkCnt_reg[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Inst_RgbLed/Pres/clkCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    Inst_RgbLed/Pres/clkCnt_reg[8]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  Inst_RgbLed/Pres/clkCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    Inst_RgbLed/Pres/clkCnt_reg[12]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.065 r  Inst_RgbLed/Pres/clkCnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    Inst_RgbLed/Pres/clkCnt_reg[16]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Inst_RgbLed/Pres/clkCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_RgbLed/greenstay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  Inst_RgbLed/greenstay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/greenstay_reg[0]/Q
                         net (fo=1, routed)           0.087     1.751    Inst_RgbLed/Cnt/green_reg_reg[0]
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  Inst_RgbLed/Cnt/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    Inst_RgbLed/Cnt_n_26
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[0]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120     1.656    Inst_RgbLed/green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.845%)  route 0.319ns (63.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q
                         net (fo=31, routed)          0.319     1.984    Inst_RgbLed/Cnt/currentState__0[2]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  Inst_RgbLed/Cnt/red_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.029    Inst_RgbLed/red_reg[7]
    SLICE_X1Y100         FDRE                                         r  Inst_RgbLed/red_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_RgbLed/red_reg_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.092     1.883    Inst_RgbLed/red_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    Inst_RgbLed/blue_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     Inst_RgbLed/blue_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    Inst_RgbLed/blue_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    Inst_RgbLed/blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     Inst_RgbLed/blue_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     Inst_RgbLed/blue_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Inst_RgbLed/blue_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Inst_RgbLed/blue_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     Inst_RgbLed/blue_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     Inst_RgbLed/blue_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Inst_RgbLed/blue_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Inst_RgbLed/blue_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     Inst_RgbLed/blue_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     Inst_RgbLed/blue_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.847ns  (logic 4.832ns (54.617%)  route 4.015ns (45.383%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/green_reg_reg[3]/Q
                         net (fo=3, routed)           1.259     7.065    Inst_RgbLed/PwmRed/pwm_o0_carry_4
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.301     7.366 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.366    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.899 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.756    10.655    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.520    14.175 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.175    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.645ns (54.066%)  route 3.947ns (45.934%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_RgbLed/blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Inst_RgbLed/blue_reg_reg[0]/Q
                         net (fo=3, routed)           0.965     6.734    Inst_RgbLed/PwmRed/pwm_o0_carry_8[0]
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     6.858 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_8__1/O
                         net (fo=1, routed)           0.000     6.858    Inst_RgbLed/PwmBlue/S[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.390 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.981    10.371    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.533    13.904 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.904    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.791ns (55.920%)  route 3.776ns (44.080%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  Inst_RgbLed/PwmRed/cnt_reg[2]/Q
                         net (fo=11, routed)          1.010     6.757    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[2]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.299     7.056 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    Inst_RgbLed/PwmRed/pwm_o0_carry_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.766    10.372    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.523    13.895 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.895    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 4.784ns (56.816%)  route 3.636ns (43.184%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  Inst_RgbLed/PwmRed/cnt_reg[2]/Q
                         net (fo=11, routed)          1.010     6.757    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[2]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.299     7.056 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    Inst_RgbLed/PwmRed/pwm_o0_carry_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.626    10.232    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.516    13.749 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.749    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.852ns (58.621%)  route 3.425ns (41.379%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  Inst_RgbLed/green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/green_reg_reg[3]/Q
                         net (fo=3, routed)           1.259     7.065    Inst_RgbLed/PwmRed/pwm_o0_carry_4
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.301     7.366 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.366    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.899 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.166    10.065    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.540    13.605 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.605    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.678ns (59.387%)  route 3.200ns (40.613%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_RgbLed/blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Inst_RgbLed/blue_reg_reg[0]/Q
                         net (fo=3, routed)           0.965     6.734    Inst_RgbLed/PwmRed/pwm_o0_carry_8[0]
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     6.858 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_8__1/O
                         net (fo=1, routed)           0.000     6.858    Inst_RgbLed/PwmBlue/S[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.390 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.234     9.624    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.566    13.190 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.190    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.147ns (65.961%)  route 2.140ns (34.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.710     5.312    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  Inst_RgbLed/stateLEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           2.140     7.871    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    11.599 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.599    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.008ns (65.662%)  route 2.096ns (34.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  Inst_RgbLed/stateLEDS_reg[4]/Q
                         net (fo=1, routed)           2.096     7.881    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.432 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.432    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 4.007ns (68.044%)  route 1.882ns (31.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_RgbLed/stateLEDS_reg[3]/Q
                         net (fo=1, routed)           1.882     7.664    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.215 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.215    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.976ns (67.556%)  route 1.910ns (32.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.709     5.311    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Inst_RgbLed/stateLEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           1.910     7.677    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.197 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.197    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.002%)  route 0.323ns (18.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.599     1.518    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  Inst_RgbLed/stateLEDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_RgbLed/stateLEDS_reg[1]/Q
                         net (fo=1, routed)           0.323     1.982    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.219 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.219    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.362ns (75.643%)  route 0.439ns (24.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.598     1.517    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  Inst_RgbLed/stateLEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           0.439     2.097    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.318 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.318    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.392ns (76.336%)  route 0.432ns (23.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/stateLEDS_reg[3]/Q
                         net (fo=1, routed)           0.432     2.095    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.346 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.346    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.393ns (73.326%)  route 0.507ns (26.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_RgbLed/stateLEDS_reg[4]/Q
                         net (fo=1, routed)           0.507     2.172    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.425 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.425    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.435ns (72.338%)  route 0.549ns (27.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.599     1.518    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  Inst_RgbLed/stateLEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           0.549     2.195    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.503 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.503    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.522ns (70.381%)  route 0.640ns (29.619%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Inst_RgbLed/PwmRed/cnt_reg[6]/Q
                         net (fo=8, routed)           0.115     1.780    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[6]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.049     1.829 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    Inst_RgbLed/PwmGreen/DI[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.920 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.525     2.445    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.241     3.686 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.686    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.588ns (69.157%)  route 0.708ns (30.843%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Inst_RgbLed/PwmRed/cnt_reg[0]/Q
                         net (fo=13, routed)          0.143     1.807    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[0]
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.048     1.855 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.855    Inst_RgbLed/PwmBlue/DI[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.987 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.565     2.553    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.267     3.820 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.503ns (64.406%)  route 0.831ns (35.594%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  Inst_RgbLed/red_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/red_reg_reg[4]/Q
                         net (fo=3, routed)           0.110     1.774    Inst_RgbLed/PwmRed/Q[4]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.051     1.825 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.825    Inst_RgbLed/PwmRed/pwm_o0_carry_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.919 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.721     2.640    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.217     3.858 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.502ns (63.123%)  route 0.877ns (36.877%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  Inst_RgbLed/PwmRed/cnt_reg[6]/Q
                         net (fo=8, routed)           0.115     1.780    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[6]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.049     1.829 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    Inst_RgbLed/PwmGreen/DI[3]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.920 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.762     2.682    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.221     3.903 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.903    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.510ns (63.072%)  route 0.884ns (36.928%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  Inst_RgbLed/red_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/red_reg_reg[4]/Q
                         net (fo=3, routed)           0.110     1.774    Inst_RgbLed/PwmRed/Q[4]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.051     1.825 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.825    Inst_RgbLed/PwmRed/pwm_o0_carry_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.919 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.774     2.693    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.224     3.917 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.917    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Cnt/cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.659ns (26.591%)  route 4.580ns (73.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.614     6.239    Inst_RgbLed/Cnt/SR[0]
    SLICE_X3Y100         FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590     5.012    Inst_RgbLed/Cnt/clk_i_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_RgbLed/Cnt/cnt_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.659ns (29.290%)  route 4.005ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.039     5.664    Inst_SYNCHRNZR4/sreg_reg[0]_0
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR4/SYNC_OUT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606     5.029    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR4/SYNC_OUT_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/SYNC_OUT_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.659ns (29.290%)  route 4.005ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.039     5.664    Inst_SYNCHRNZR5/sreg_reg[0]_0
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR5/SYNC_OUT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606     5.029    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR5/SYNC_OUT_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.659ns (29.290%)  route 4.005ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.039     5.664    Inst_SYNCHRNZR5/sreg_reg[0]_0
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606     5.029    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR1/sreg_reg[0]_0
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR1/sreg_reg[0]_0
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR2/sreg_reg[0]_0
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR2/sreg_reg[0]_0
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR3/sreg_reg[0]_0
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.659ns (29.358%)  route 3.992ns (70.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.966     4.473    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X3Y101         LUT1 (Prop_lut1_I0_O)        0.152     4.625 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=34, routed)          1.026     5.651    Inst_SYNCHRNZR3/sreg_reg[0]_0
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.605     5.028    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu_i
                            (input port)
  Destination:            Inst_SYNCHRNZR5/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.689%)  route 0.477ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu_i (IN)
                         net (fo=0)                   0.000     0.000    btnu_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_i_IBUF_inst/O
                         net (fo=1, routed)           0.477     0.731    Inst_SYNCHRNZR5/D[0]
    SLICE_X3Y97          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.043    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnr_i
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.235ns (30.974%)  route 0.525ns (69.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr_i (IN)
                         net (fo=0)                   0.000     0.000    btnr_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_i_IBUF_inst/O
                         net (fo=1, routed)           0.525     0.760    Inst_SYNCHRNZR3/D[0]
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnc_i
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.244ns (29.529%)  route 0.583ns (70.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc_i (IN)
                         net (fo=0)                   0.000     0.000    btnc_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_i_IBUF_inst/O
                         net (fo=1, routed)           0.583     0.828    Inst_SYNCHRNZR2/D[0]
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnd_i
                            (input port)
  Destination:            Inst_SYNCHRNZR4/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.248ns (29.520%)  route 0.592ns (70.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd_i (IN)
                         net (fo=0)                   0.000     0.000    btnd_i
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_i_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.840    Inst_SYNCHRNZR4/D[0]
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnl_i
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.256ns (29.209%)  route 0.620ns (70.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl_i (IN)
                         net (fo=0)                   0.000     0.000    btnl_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_i_IBUF_inst/O
                         net (fo=1, routed)           0.620     0.875    Inst_SYNCHRNZR1/D[0]
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.320ns (18.625%)  route 1.396ns (81.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.466    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.511 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.205     1.716    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.320ns (18.625%)  route 1.396ns (81.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.466    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.511 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.205     1.716    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.320ns (18.625%)  route 1.396ns (81.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.466    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.511 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.205     1.716    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.320ns (18.625%)  route 1.396ns (81.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.466    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.511 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.205     1.716    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.320ns (18.545%)  route 1.404ns (81.455%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.466    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.511 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.213     1.723    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    Inst_RgbLed/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/C





