#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027639d0 .scope module, "test" "test" 2 8;
 .timescale 0 0;
L_000000000279ad20 .functor BUFZ 4, L_000000000280c810, C4<0000>, C4<0000>, C4<0000>;
L_000000000279b110 .functor AND 1, L_0000000002868f50, L_000000000280ca90, C4<1>, C4<1>;
v000000000280c3b0_0 .net *"_s11", 3 0, L_000000000279ad20;  1 drivers
v000000000280c9f0_0 .net *"_s14", 0 0, L_000000000280ca90;  1 drivers
v000000000280d0d0_0 .net *"_s19", 0 0, L_0000000002810f10;  1 drivers
v000000000280dad0_0 .net "a", 7 0, L_0000000002868850;  1 drivers
v000000000280db70_0 .net "address_A", 3 0, L_000000000280ce50;  1 drivers
v000000000280dc10_0 .net "address_B", 3 0, L_000000000280c810;  1 drivers
v000000000280ddf0_0 .net "address_D", 3 0, L_000000000280d990;  1 drivers
v000000000280cdb0_0 .net "b", 7 0, L_0000000002868310;  1 drivers
v000000000280c6d0_0 .net "bf", 7 0, v000000000280b7a0_0;  1 drivers
v000000000280de90_0 .net "bi", 7 0, v0000000002808390_0;  1 drivers
v000000000280df30_0 .net "c_ALU", 1 0, L_0000000002810470;  1 drivers
v000000000280c270_0 .net "c_Inm", 0 0, L_0000000002811370;  1 drivers
v000000000280c090_0 .net "c_cond", 0 0, L_0000000002868f50;  1 drivers
v000000000280c130_0 .net "c_data", 0 0, L_0000000002811550;  1 drivers
v000000000280da30_0 .net "c_extend", 0 0, L_00000000028689a0;  1 drivers
v000000000280c1d0_0 .net "c_stack", 0 0, L_0000000002868fc0;  1 drivers
v000000000280d210_0 .var "clk", 0 0;
v000000000280d3f0_0 .net "d_alu", 7 0, v00000000027a7ab0_0;  1 drivers
v000000000280d710_0 .net "d_mem", 7 0, L_0000000002868a80;  1 drivers
v000000000280cb30_0 .net "data", 7 0, v000000000280ada0_0;  1 drivers
v000000000280d530_0 .net "inm", 7 0, L_0000000002811050;  1 drivers
v000000000280cc70_0 .net "instruction", 15 0, L_000000000279b180;  1 drivers
v000000000280c310_0 .net "j_offset", 7 0, L_000000000280c950;  1 drivers
v000000000280c450_0 .net "mem_write", 0 0, L_0000000002868d20;  1 drivers
v000000000280d7b0_0 .net "opcode", 3 0, L_000000000280c770;  1 drivers
v000000000280c8b0_0 .net "pc_count", 7 0, v0000000002809dd0_0;  1 drivers
v000000000280d170_0 .net "pc_jump", 7 0, v0000000002808110_0;  1 drivers
v000000000280cd10_0 .net "pc_load", 7 0, v000000000280b480_0;  1 drivers
v000000000280c4f0_0 .net "pc_stack", 7 0, L_0000000002868b60;  1 drivers
v000000000280c590_0 .net "reg_write", 0 0, L_0000000002868620;  1 drivers
v000000000280c630_0 .var "reset", 0 0;
v000000000280d2b0_0 .net "s_down", 0 0, L_0000000002868ee0;  1 drivers
v000000000280d850_0 .net "s_up", 0 0, L_0000000002868540;  1 drivers
v000000000280d8f0_0 .net "zero", 0 0, L_0000000002811230;  1 drivers
L_000000000280c770 .part L_000000000279b180, 12, 4;
L_000000000280ce50 .part L_000000000279b180, 8, 4;
L_000000000280c810 .part L_000000000279b180, 4, 4;
L_000000000280d990 .part L_000000000279b180, 0, 4;
L_000000000280c950 .part L_000000000279b180, 0, 8;
L_000000000280ca90 .arith/sum 1, L_0000000002811230, L_0000000002868fc0;
L_0000000002810f10 .part L_0000000002811050, 3, 1;
L_0000000002810fb0 .concat [ 1 1 1 1], L_0000000002810f10, L_0000000002810f10, L_0000000002810f10, L_0000000002810f10;
L_0000000002811050 .concat8 [ 4 4 0 0], L_000000000279ad20, v000000000280a6c0_0;
S_0000000002780240 .scope module, "ALU1" "ALU" 2 35, 3 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "control";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_00000000028680e0 .functor OR 1, L_00000000028101f0, L_00000000028106f0, C4<0>, C4<0>;
L_0000000002868d90 .functor OR 1, L_00000000028680e0, L_0000000002810790, C4<0>, C4<0>;
L_00000000028688c0 .functor OR 1, L_0000000002868d90, L_00000000028108d0, C4<0>, C4<0>;
L_0000000002868930 .functor OR 1, L_00000000028688c0, L_0000000002810830, C4<0>, C4<0>;
L_0000000002868af0 .functor OR 1, L_0000000002868930, L_0000000002810970, C4<0>, C4<0>;
L_0000000002868a10 .functor OR 1, L_0000000002868af0, L_0000000002810a10, C4<0>, C4<0>;
L_00000000028683f0 .functor OR 1, L_0000000002868a10, L_0000000002810e70, C4<0>, C4<0>;
v00000000027a7b50_0 .net *"_s1", 0 0, L_00000000028101f0;  1 drivers
v00000000027a7a10_0 .net *"_s11", 0 0, L_00000000028108d0;  1 drivers
v00000000027a78d0_0 .net *"_s12", 0 0, L_00000000028688c0;  1 drivers
v00000000027a64d0_0 .net *"_s15", 0 0, L_0000000002810830;  1 drivers
v00000000027a5e90_0 .net *"_s16", 0 0, L_0000000002868930;  1 drivers
v00000000027a5f30_0 .net *"_s19", 0 0, L_0000000002810970;  1 drivers
v00000000027a61b0_0 .net *"_s20", 0 0, L_0000000002868af0;  1 drivers
v00000000027a76f0_0 .net *"_s23", 0 0, L_0000000002810a10;  1 drivers
v00000000027a7970_0 .net *"_s24", 0 0, L_0000000002868a10;  1 drivers
v00000000027a6ed0_0 .net *"_s27", 0 0, L_0000000002810e70;  1 drivers
v00000000027a71f0_0 .net *"_s28", 0 0, L_00000000028683f0;  1 drivers
v00000000027a73d0_0 .net *"_s3", 0 0, L_00000000028106f0;  1 drivers
v00000000027a67f0_0 .net *"_s4", 0 0, L_00000000028680e0;  1 drivers
v00000000027a7470_0 .net *"_s7", 0 0, L_0000000002810790;  1 drivers
v00000000027a6890_0 .net *"_s8", 0 0, L_0000000002868d90;  1 drivers
v00000000027a5fd0_0 .net "a", 7 0, L_0000000002868850;  alias, 1 drivers
v00000000027a7650_0 .net "b", 7 0, v000000000280b7a0_0;  alias, 1 drivers
v00000000027a6e30_0 .net "control", 1 0, L_0000000002810470;  alias, 1 drivers
v00000000027a7ab0_0 .var "out", 7 0;
v00000000027a7bf0_0 .net "zero", 0 0, L_0000000002811230;  alias, 1 drivers
E_00000000027a4290 .event edge, v00000000027a6e30_0, v00000000027a5fd0_0, v00000000027a7650_0;
L_00000000028101f0 .part v00000000027a7ab0_0, 7, 1;
L_00000000028106f0 .part v00000000027a7ab0_0, 6, 1;
L_0000000002810790 .part v00000000027a7ab0_0, 5, 1;
L_00000000028108d0 .part v00000000027a7ab0_0, 4, 1;
L_0000000002810830 .part v00000000027a7ab0_0, 3, 1;
L_0000000002810970 .part v00000000027a7ab0_0, 2, 1;
L_0000000002810a10 .part v00000000027a7ab0_0, 1, 1;
L_0000000002810e70 .part v00000000027a7ab0_0, 0, 1;
L_0000000002811230 .reduce/nor L_00000000028683f0;
S_00000000027803d0 .scope module, "Decode" "Decoder" 2 32, 4 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 2 "c_ALU";
    .port_info 2 /OUTPUT 1 "c_Inm";
    .port_info 3 /OUTPUT 1 "c_extend";
    .port_info 4 /OUTPUT 1 "c_cond";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "c_data";
    .port_info 8 /OUTPUT 1 "stack_up";
    .port_info 9 /OUTPUT 1 "stack_down";
    .port_info 10 /OUTPUT 1 "c_stack";
L_00000000028689a0 .functor AND 1, L_0000000002811c30, L_0000000002811cd0, C4<1>, C4<1>;
L_00000000028687e0 .functor AND 1, L_0000000002811af0, L_0000000002810ab0, C4<1>, C4<1>;
L_0000000002868f50 .functor AND 1, L_0000000002811d70, L_0000000002810290, C4<1>, C4<1>;
L_0000000002868bd0 .functor AND 1, L_0000000002811870, L_00000000028115f0, C4<1>, C4<1>;
L_0000000002868460 .functor AND 1, L_0000000002868bd0, L_0000000002811410, C4<1>, C4<1>;
L_00000000028681c0 .functor AND 1, L_0000000002868460, L_0000000002811690, C4<1>, C4<1>;
L_0000000002868620 .functor OR 1, L_0000000002810330, L_00000000028681c0, C4<0>, C4<0>;
L_0000000002868230 .functor AND 1, L_00000000028114b0, L_0000000002811190, C4<1>, C4<1>;
L_0000000002868770 .functor AND 1, L_0000000002868230, L_0000000002811e10, C4<1>, C4<1>;
L_0000000002868d20 .functor AND 1, L_0000000002868770, L_00000000028103d0, C4<1>, C4<1>;
L_0000000002868380 .functor AND 1, L_0000000002811eb0, L_0000000002810dd0, C4<1>, C4<1>;
L_0000000002868700 .functor AND 1, L_0000000002868380, L_00000000028105b0, C4<1>, C4<1>;
L_0000000002868540 .functor AND 1, L_0000000002868700, L_0000000002810b50, C4<1>, C4<1>;
L_0000000002868690 .functor AND 1, L_00000000028100b0, L_00000000028112d0, C4<1>, C4<1>;
L_0000000002868ee0 .functor AND 1, L_0000000002868690, L_0000000002810bf0, C4<1>, C4<1>;
L_00000000028685b0 .functor AND 1, L_0000000002810650, L_0000000002811f50, C4<1>, C4<1>;
L_0000000002868fc0 .functor AND 1, L_00000000028685b0, L_00000000028117d0, C4<1>, C4<1>;
v00000000027a6070_0 .net *"_s11", 0 0, L_0000000002811d70;  1 drivers
v00000000027a6110_0 .net *"_s13", 0 0, L_0000000002811af0;  1 drivers
v00000000027a6570_0 .net *"_s15", 0 0, L_0000000002810ab0;  1 drivers
v00000000027a6f70_0 .net *"_s16", 0 0, L_00000000028687e0;  1 drivers
v00000000027a62f0_0 .net *"_s19", 0 0, L_0000000002810290;  1 drivers
v00000000027a69d0_0 .net *"_s23", 0 0, L_0000000002811b90;  1 drivers
v00000000027a6430_0 .net *"_s25", 0 0, L_0000000002810330;  1 drivers
v00000000027a6b10_0 .net *"_s27", 0 0, L_0000000002811870;  1 drivers
v00000000027a6610_0 .net *"_s29", 0 0, L_00000000028115f0;  1 drivers
v00000000027a66b0_0 .net *"_s30", 0 0, L_0000000002868bd0;  1 drivers
v00000000027a6bb0_0 .net *"_s33", 0 0, L_0000000002811410;  1 drivers
v00000000027a6c50_0 .net *"_s34", 0 0, L_0000000002868460;  1 drivers
v00000000027a7010_0 .net *"_s37", 0 0, L_0000000002811690;  1 drivers
v0000000002784dd0_0 .net *"_s38", 0 0, L_00000000028681c0;  1 drivers
v0000000002808610_0 .net *"_s43", 0 0, L_00000000028114b0;  1 drivers
v0000000002809790_0 .net *"_s45", 0 0, L_0000000002811a50;  1 drivers
v0000000002808b10_0 .net *"_s47", 0 0, L_0000000002811190;  1 drivers
v0000000002808930_0 .net *"_s48", 0 0, L_0000000002868230;  1 drivers
v0000000002808570_0 .net *"_s5", 0 0, L_0000000002811c30;  1 drivers
v00000000028084d0_0 .net *"_s51", 0 0, L_0000000002811e10;  1 drivers
v0000000002808c50_0 .net *"_s52", 0 0, L_0000000002868770;  1 drivers
v0000000002809330_0 .net *"_s55", 0 0, L_00000000028103d0;  1 drivers
v00000000028087f0_0 .net *"_s61", 0 0, L_0000000002811eb0;  1 drivers
v0000000002808d90_0 .net *"_s63", 0 0, L_0000000002810dd0;  1 drivers
v0000000002809650_0 .net *"_s64", 0 0, L_0000000002868380;  1 drivers
v0000000002808250_0 .net *"_s67", 0 0, L_00000000028105b0;  1 drivers
v0000000002808890_0 .net *"_s68", 0 0, L_0000000002868700;  1 drivers
v0000000002808bb0_0 .net *"_s7", 0 0, L_0000000002811cd0;  1 drivers
v0000000002808430_0 .net *"_s71", 0 0, L_0000000002810510;  1 drivers
v00000000028089d0_0 .net *"_s73", 0 0, L_0000000002810b50;  1 drivers
v0000000002809a10_0 .net *"_s77", 0 0, L_00000000028100b0;  1 drivers
v0000000002809150_0 .net *"_s79", 0 0, L_00000000028112d0;  1 drivers
v0000000002809b50_0 .net *"_s80", 0 0, L_0000000002868690;  1 drivers
v00000000028096f0_0 .net *"_s83", 0 0, L_0000000002811730;  1 drivers
v00000000028082f0_0 .net *"_s85", 0 0, L_0000000002810bf0;  1 drivers
v0000000002809010_0 .net *"_s89", 0 0, L_0000000002810650;  1 drivers
v00000000028086b0_0 .net *"_s91", 0 0, L_0000000002811f50;  1 drivers
v0000000002809970_0 .net *"_s92", 0 0, L_00000000028685b0;  1 drivers
v00000000028093d0_0 .net *"_s95", 0 0, L_0000000002810150;  1 drivers
v0000000002808a70_0 .net *"_s97", 0 0, L_00000000028117d0;  1 drivers
v00000000028091f0_0 .net "c_ALU", 1 0, L_0000000002810470;  alias, 1 drivers
v0000000002809ab0_0 .net "c_Inm", 0 0, L_0000000002811370;  alias, 1 drivers
v0000000002808e30_0 .net "c_cond", 0 0, L_0000000002868f50;  alias, 1 drivers
v0000000002808750_0 .net "c_data", 0 0, L_0000000002811550;  alias, 1 drivers
v0000000002809bf0_0 .net "c_extend", 0 0, L_00000000028689a0;  alias, 1 drivers
v0000000002808cf0_0 .net "c_stack", 0 0, L_0000000002868fc0;  alias, 1 drivers
v0000000002808ed0_0 .net "mem_write", 0 0, L_0000000002868d20;  alias, 1 drivers
v0000000002808f70_0 .net "opcode", 3 0, L_000000000280c770;  alias, 1 drivers
v0000000002809d30_0 .net "reg_write", 0 0, L_0000000002868620;  alias, 1 drivers
v0000000002809830_0 .net "stack_down", 0 0, L_0000000002868ee0;  alias, 1 drivers
v00000000028098d0_0 .net "stack_up", 0 0, L_0000000002868540;  alias, 1 drivers
L_0000000002810470 .part L_000000000280c770, 0, 2;
L_0000000002811370 .part L_000000000280c770, 2, 1;
L_0000000002811c30 .part L_000000000280c770, 1, 1;
L_0000000002811cd0 .part L_000000000280c770, 1, 1;
L_0000000002811d70 .part L_000000000280c770, 3, 1;
L_0000000002811af0 .part L_000000000280c770, 1, 1;
L_0000000002810ab0 .part L_000000000280c770, 0, 1;
L_0000000002810290 .reduce/nor L_00000000028687e0;
L_0000000002811b90 .part L_000000000280c770, 3, 1;
L_0000000002810330 .reduce/nor L_0000000002811b90;
L_0000000002811870 .part L_000000000280c770, 3, 1;
L_00000000028115f0 .part L_000000000280c770, 2, 1;
L_0000000002811410 .part L_000000000280c770, 1, 1;
L_0000000002811690 .part L_000000000280c770, 0, 1;
L_00000000028114b0 .part L_000000000280c770, 3, 1;
L_0000000002811a50 .part L_000000000280c770, 2, 1;
L_0000000002811190 .reduce/nor L_0000000002811a50;
L_0000000002811e10 .part L_000000000280c770, 1, 1;
L_00000000028103d0 .part L_000000000280c770, 0, 1;
L_0000000002811550 .part L_000000000280c770, 3, 1;
L_0000000002811eb0 .part L_000000000280c770, 3, 1;
L_0000000002810dd0 .part L_000000000280c770, 2, 1;
L_00000000028105b0 .part L_000000000280c770, 1, 1;
L_0000000002810510 .part L_000000000280c770, 0, 1;
L_0000000002810b50 .reduce/nor L_0000000002810510;
L_00000000028100b0 .part L_000000000280c770, 3, 1;
L_00000000028112d0 .part L_000000000280c770, 2, 1;
L_0000000002811730 .part L_000000000280c770, 1, 1;
L_0000000002810bf0 .reduce/nor L_0000000002811730;
L_0000000002810650 .part L_000000000280c770, 3, 1;
L_0000000002811f50 .part L_000000000280c770, 2, 1;
L_0000000002810150 .part L_000000000280c770, 1, 1;
L_00000000028117d0 .reduce/nor L_0000000002810150;
S_0000000002764f00 .scope module, "Inm_B" "MUX8_2x1" 2 36, 5 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v00000000028090b0_0 .net "d0", 7 0, L_0000000002868310;  alias, 1 drivers
v0000000002809290_0 .net "d1", 7 0, L_0000000002811050;  alias, 1 drivers
v0000000002808390_0 .var "out", 7 0;
v0000000002809470_0 .net "select", 0 0, L_0000000002811370;  alias, 1 drivers
E_00000000027a3f10 .event edge, v0000000002809ab0_0, v00000000028090b0_0, v0000000002809290_0;
S_0000000002767350 .scope module, "PC" "Counter" 2 30, 6 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0000000002809510_0 .net "clk", 0 0, v000000000280d210_0;  1 drivers
v00000000028095b0_0 .net "in", 7 0, v000000000280b480_0;  alias, 1 drivers
v0000000002809c90_0 .net "load", 0 0, L_000000000279b110;  1 drivers
v0000000002809dd0_0 .var "out", 7 0;
v0000000002809e70_0 .net "reset", 0 0, v000000000280c630_0;  1 drivers
E_00000000027a4090 .event posedge, v0000000002809510_0;
S_00000000027674e0 .scope module, "PC_Add" "Adder" 2 39, 3 22 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v0000000002809f10_0 .net "a", 7 0, v0000000002809dd0_0;  alias, 1 drivers
v0000000002808070_0 .net "b", 7 0, L_000000000280c950;  alias, 1 drivers
v0000000002808110_0 .var "out", 7 0;
E_00000000027a45d0 .event edge, v0000000002809dd0_0, v0000000002808070_0;
S_0000000002771fb0 .scope module, "Reg1" "Registers" 2 34, 7 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "address_A";
    .port_info 3 /INPUT 4 "address_B";
    .port_info 4 /INPUT 4 "address_D";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "out_A";
    .port_info 7 /OUTPUT 8 "out_B";
L_0000000002868850 .functor BUFZ 8, L_0000000002810d30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002868310 .functor BUFZ 8, L_0000000002811910, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028081b0_0 .net *"_s0", 7 0, L_0000000002810d30;  1 drivers
v000000000280a580_0 .net *"_s10", 5 0, L_00000000028119b0;  1 drivers
L_0000000002820118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000280a080_0 .net *"_s13", 1 0, L_0000000002820118;  1 drivers
v000000000280a120_0 .net *"_s2", 5 0, L_0000000002810c90;  1 drivers
L_00000000028200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000280a620_0 .net *"_s5", 1 0, L_00000000028200d0;  1 drivers
v000000000280a4e0_0 .net *"_s8", 7 0, L_0000000002811910;  1 drivers
v000000000280a9e0_0 .net "address_A", 3 0, L_000000000280ce50;  alias, 1 drivers
v000000000280b020_0 .net "address_B", 3 0, L_000000000280c810;  alias, 1 drivers
v000000000280bd40_0 .net "address_D", 3 0, L_000000000280d990;  alias, 1 drivers
v000000000280b700_0 .net "data_in", 7 0, v000000000280ada0_0;  alias, 1 drivers
v000000000280a300_0 .net "enable", 0 0, L_0000000002868620;  alias, 1 drivers
v000000000280bde0_0 .var/i "i", 31 0;
v000000000280bc00 .array "memory", 16 0, 7 0;
v000000000280bca0_0 .net "nclk", 0 0, v000000000280d210_0;  alias, 1 drivers
v000000000280abc0_0 .net "out_A", 7 0, L_0000000002868850;  alias, 1 drivers
v000000000280b0c0_0 .net "out_B", 7 0, L_0000000002868310;  alias, 1 drivers
E_00000000027a5810 .event negedge, v0000000002809510_0;
L_0000000002810d30 .array/port v000000000280bc00, L_0000000002810c90;
L_0000000002810c90 .concat [ 4 2 0 0], L_000000000280ce50, L_00000000028200d0;
L_0000000002811910 .array/port v000000000280bc00, L_00000000028119b0;
L_00000000028119b0 .concat [ 4 2 0 0], L_000000000280c810, L_0000000002820118;
S_0000000002772140 .scope module, "cond" "MUX8_2x1" 2 38, 5 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v000000000280b160_0 .net "d0", 7 0, v0000000002808390_0;  alias, 1 drivers
L_0000000002820160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000280b200_0 .net "d1", 7 0, L_0000000002820160;  1 drivers
v000000000280b7a0_0 .var "out", 7 0;
v000000000280b3e0_0 .net "select", 0 0, L_0000000002868f50;  alias, 1 drivers
E_00000000027a5550 .event edge, v0000000002808e30_0, v0000000002808390_0, v000000000280b200_0;
S_00000000027758e0 .scope module, "extend" "MUX4_2x1" 2 37, 5 16 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "d0";
    .port_info 2 /INPUT 4 "d1";
    .port_info 3 /OUTPUT 4 "out";
v000000000280bf20_0 .net "d0", 3 0, L_0000000002810fb0;  1 drivers
v000000000280aee0_0 .net "d1", 3 0, L_000000000280ce50;  alias, 1 drivers
v000000000280a6c0_0 .var "out", 3 0;
v000000000280a1c0_0 .net "select", 0 0, L_00000000028689a0;  alias, 1 drivers
E_00000000027a5d90 .event edge, v0000000002809bf0_0, v000000000280bf20_0, v000000000280a9e0_0;
S_0000000002775a70 .scope module, "mem_data" "RAM" 2 41, 7 43 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0000000002868a80 .functor BUFZ 8, L_00000000028110f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000280b840_0 .net *"_s0", 7 0, L_00000000028110f0;  1 drivers
v000000000280b2a0_0 .net *"_s2", 9 0, L_0000000002812e80;  1 drivers
L_00000000028201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000280a760_0 .net *"_s5", 1 0, L_00000000028201a8;  1 drivers
v000000000280a800_0 .net "address", 7 0, L_0000000002868850;  alias, 1 drivers
v000000000280bb60_0 .net "data_in", 7 0, L_0000000002868310;  alias, 1 drivers
v000000000280ac60_0 .net "data_out", 7 0, L_0000000002868a80;  alias, 1 drivers
v000000000280b8e0_0 .net "enable", 0 0, L_0000000002868d20;  alias, 1 drivers
v000000000280b980_0 .var/i "i", 31 0;
v000000000280be80 .array "memory", 256 0, 7 0;
v000000000280aa80_0 .net "nclk", 0 0, v000000000280d210_0;  alias, 1 drivers
L_00000000028110f0 .array/port v000000000280be80, L_0000000002812e80;
L_0000000002812e80 .concat [ 8 2 0 0], L_0000000002868850, L_00000000028201a8;
S_00000000027765f0 .scope module, "mem_inst" "ROM" 2 31, 7 29 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "data_out";
L_000000000279b180 .functor BUFZ 16, L_000000000280cef0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000280ad00_0 .net *"_s0", 15 0, L_000000000280cef0;  1 drivers
v000000000280a940_0 .net *"_s2", 9 0, L_000000000280d350;  1 drivers
L_0000000002820088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000280a260_0 .net *"_s5", 1 0, L_0000000002820088;  1 drivers
v000000000280af80_0 .net "address", 7 0, v0000000002809dd0_0;  alias, 1 drivers
v000000000280ab20_0 .net "data_out", 15 0, L_000000000279b180;  alias, 1 drivers
v000000000280a3a0 .array "memory", 256 0, 15 0;
L_000000000280cef0 .array/port v000000000280a3a0, L_000000000280d350;
L_000000000280d350 .concat [ 8 2 0 0], v0000000002809dd0_0, L_0000000002820088;
S_0000000002776780 .scope module, "mux_data" "MUX8_2x1" 2 40, 5 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v000000000280a440_0 .net "d0", 7 0, v00000000027a7ab0_0;  alias, 1 drivers
v000000000280a8a0_0 .net "d1", 7 0, L_0000000002868a80;  alias, 1 drivers
v000000000280ada0_0 .var "out", 7 0;
v000000000280ae40_0 .net "select", 0 0, L_0000000002811550;  alias, 1 drivers
E_00000000027a5050 .event edge, v0000000002808750_0, v00000000027a7ab0_0, v000000000280ac60_0;
S_000000000276acb0 .scope module, "mux_stack" "MUX8_2x1" 2 42, 5 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v000000000280ba20_0 .net "d0", 7 0, v0000000002808110_0;  alias, 1 drivers
v000000000280b340_0 .net "d1", 7 0, L_0000000002868b60;  alias, 1 drivers
v000000000280b480_0 .var "out", 7 0;
v000000000280b520_0 .net "select", 0 0, L_0000000002868fc0;  alias, 1 drivers
E_00000000027a5ad0 .event edge, v0000000002808cf0_0, v0000000002808110_0, v000000000280b340_0;
S_000000000276ae40 .scope module, "stack" "Stack" 2 43, 8 1 0, S_00000000027639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 1 "count_up";
    .port_info 2 /INPUT 1 "count_down";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0000000002868b60 .functor BUFZ 8, L_0000000002813060, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000280b5c0_0 .net *"_s0", 7 0, L_0000000002813060;  1 drivers
v000000000280b660_0 .net *"_s2", 5 0, L_0000000002813600;  1 drivers
L_00000000028201f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000280bac0_0 .net *"_s5", 1 0, L_00000000028201f0;  1 drivers
v000000000280d5d0_0 .net "count_down", 0 0, L_0000000002868ee0;  alias, 1 drivers
v000000000280dcb0_0 .net "count_up", 0 0, L_0000000002868540;  alias, 1 drivers
v000000000280d670_0 .net "data_in", 7 0, v0000000002809dd0_0;  alias, 1 drivers
v000000000280d030_0 .net "data_out", 7 0, L_0000000002868b60;  alias, 1 drivers
v000000000280cbd0_0 .var/i "i", 31 0;
v000000000280dd50 .array "memory", 16 0, 7 0;
v000000000280cf90_0 .net "nclk", 0 0, v000000000280d210_0;  alias, 1 drivers
v000000000280d490_0 .var "pointer", 3 0;
L_0000000002813060 .array/port v000000000280dd50, L_0000000002813600;
L_0000000002813600 .concat [ 4 2 0 0], v000000000280d490_0, L_00000000028201f0;
    .scope S_0000000002767350;
T_0 ;
    %wait E_00000000027a4090;
    %load/vec4 v0000000002809e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002809dd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002809c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028095b0_0;
    %assign/vec4 v0000000002809dd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000002809dd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002809dd0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002767350;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002809dd0_0, 0;
    %end;
    .thread T_1;
    .scope S_00000000027765f0;
T_2 ;
    %vpi_call 7 39 "$readmemh", "instructions.list", v000000000280a3a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002771fb0;
T_3 ;
    %wait E_00000000027a5810;
    %load/vec4 v000000000280a300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000000000280b700_0;
    %load/vec4 v000000000280bd40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000280bc00, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002771fb0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000280bde0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000000000280bde0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000000000280bde0_0;
    %pad/s 8;
    %ix/getv/s 4, v000000000280bde0_0;
    %store/vec4a v000000000280bc00, 4, 0;
    %load/vec4 v000000000280bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000280bde0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000002780240;
T_5 ;
    %wait E_00000000027a4290;
    %load/vec4 v00000000027a6e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000027a5fd0_0;
    %load/vec4 v00000000027a7650_0;
    %add;
    %store/vec4 v00000000027a7ab0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000027a5fd0_0;
    %load/vec4 v00000000027a7650_0;
    %sub;
    %store/vec4 v00000000027a7ab0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000027a5fd0_0;
    %load/vec4 v00000000027a7650_0;
    %and;
    %store/vec4 v00000000027a7ab0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000000027a7650_0;
    %store/vec4 v00000000027a7ab0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002764f00;
T_6 ;
    %wait E_00000000027a3f10;
    %load/vec4 v0000000002809470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000000028090b0_0;
    %store/vec4 v0000000002808390_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0000000002809290_0;
    %store/vec4 v0000000002808390_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000027758e0;
T_7 ;
    %wait E_00000000027a5d90;
    %load/vec4 v000000000280a1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v000000000280bf20_0;
    %store/vec4 v000000000280a6c0_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v000000000280aee0_0;
    %store/vec4 v000000000280a6c0_0, 0, 4;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002772140;
T_8 ;
    %wait E_00000000027a5550;
    %load/vec4 v000000000280b3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v000000000280b160_0;
    %store/vec4 v000000000280b7a0_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v000000000280b200_0;
    %store/vec4 v000000000280b7a0_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027674e0;
T_9 ;
    %wait E_00000000027a45d0;
    %load/vec4 v0000000002809f10_0;
    %load/vec4 v0000000002808070_0;
    %add;
    %store/vec4 v0000000002808110_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002776780;
T_10 ;
    %wait E_00000000027a5050;
    %load/vec4 v000000000280ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v000000000280a440_0;
    %store/vec4 v000000000280ada0_0, 0, 8;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v000000000280a8a0_0;
    %store/vec4 v000000000280ada0_0, 0, 8;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002775a70;
T_11 ;
    %wait E_00000000027a5810;
    %load/vec4 v000000000280b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000280bb60_0;
    %load/vec4 v000000000280a800_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000280be80, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002775a70;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000280b980_0, 0, 32;
T_12.0 ;
    %load/vec4 v000000000280b980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v000000000280b980_0;
    %pad/s 8;
    %ix/getv/s 4, v000000000280b980_0;
    %store/vec4a v000000000280be80, 4, 0;
    %load/vec4 v000000000280b980_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000280b980_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000000000276acb0;
T_13 ;
    %wait E_00000000027a5ad0;
    %load/vec4 v000000000280b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v000000000280ba20_0;
    %store/vec4 v000000000280b480_0, 0, 8;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v000000000280b340_0;
    %store/vec4 v000000000280b480_0, 0, 8;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000276ae40;
T_14 ;
    %wait E_00000000027a5810;
    %load/vec4 v000000000280dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000000000280d670_0;
    %load/vec4 v000000000280d490_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000000000280dd50, 4, 0;
    %load/vec4 v000000000280d490_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000280d490_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000280d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000000000280d490_0;
    %subi 1, 0, 4;
    %store/vec4 v000000000280d490_0, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000276ae40;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000280d490_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000280cbd0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000000000280cbd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v000000000280cbd0_0;
    %pad/s 8;
    %ix/getv/s 4, v000000000280cbd0_0;
    %store/vec4a v000000000280dd50, 4, 0;
    %load/vec4 v000000000280cbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000280cbd0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_00000000027639d0;
T_16 ;
    %vpi_call 2 47 "$display", "PC \011Inst \011A \011B \011Bf \011jump \011load \011stack" {0 0 0};
    %vpi_call 2 48 "$monitor", "%d \011%h \011%d \011%d \011%d \011%d \011%d \011%d", v000000000280c8b0_0, v000000000280cc70_0, v000000000280dad0_0, v000000000280cdb0_0, v000000000280c310_0, v000000000280d170_0, v000000000280cd10_0, v000000000280c4f0_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000027639d0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280d210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280c630_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280d210_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280d210_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280c630_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000000027639d0;
T_18 ;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000000027639d0;
T_19 ;
    %delay 5, 0;
    %load/vec4 v000000000280d210_0;
    %nor/r;
    %store/vec4 v000000000280d210_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test.v";
    "./ALU.v";
    "./Decode.v";
    "./MUX.v";
    "./Program_Counter.v";
    "./Memory.v";
    "./Stack.v";
