Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:44:58 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file example_top_control_sets_placed.rpt
| Design       : example_top
| Device       : xc7k325t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   913 |
| Minimum Number of register sites lost to control set restrictions |  2393 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12199 |         2818 |
| No           | No                    | Yes                    |            1634 |          480 |
| No           | Yes                   | No                     |            6979 |         2242 |
| Yes          | No                    | No                     |            4091 |         1757 |
| Yes          | No                    | Yes                    |             135 |           28 |
| Yes          | Yes                   | No                     |            3761 |         1337 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                               |                                                                                                               Enable Signal                                                                                                               |                                                                                       Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O14[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O15[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                        | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE                                                                           |                                                                                                                                                                                                                                           | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                               |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                       |                                                                                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                        | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                              | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                              | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O8[0]                                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O9[0]                                                                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O6[0]                                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O7[0]                                                                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O4[0]                                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O5[0]                                                                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O34[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O35[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O32[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O33[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O30[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O31[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O3[0]                                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                       |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O28[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O29[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O26[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O27[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O24[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O25[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O22[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O23[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O20[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O21[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O12[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O13[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O10[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O11[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O16[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O17[0]                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O18[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O19[0]                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[6][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[5][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[4][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[3][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[2][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[1][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[0][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O46[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O48[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O6[3]                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                2 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O6[3]                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0         |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                    |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[7][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                2 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O47[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_cnt_r[2]_i_1                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O45[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                2 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0         |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                                                                              |                                                                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                              |                                                                                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_detect_rd_cnt[3]_i_1                          |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_sync_cntr[3]_i_2                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O25[0]                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/wr_control_reg                                                                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O50[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O37[0]                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_wrcal_dqs_cnt_r[2]_i_1                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O42[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_cal2_state_r[3]_i_1                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1                                                                                                                                |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O41[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_cnt_dqs_r[3]_i_1                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                4 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O39[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                     |                                                                                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_wait_state_cnt_r[3]_i_1                       |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/O5                                                                          |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_incdec_wait_cnt[3]_i_1                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_wait_cnt_r[3]_i_1                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_wait_cnt[3]_i_1                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_bl_out[5]_i_1                                                                                                                                                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_bl_out[9]_i_1                                                                                                                              |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld                                                                                                                                                                                    | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/I25[0]                                                                                                                                            |                                                                                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_tap_inc_wait_cnt[3]_i_1                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/n_0_wr_addr[3]_i_1                                                                                                          |                                                                                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[2][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_wait_cnt_r[3]_i_1__0                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O37[0]                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/clear                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/clear                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/clear                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/clear                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/clear                                                                                                  |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                            |                                                                                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_oclk_wr_cnt[3]_i_1                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_num_refresh[3]_i_1                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_2                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_1                                                        |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wr_byte_cnt[3]_i_2                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_76_in                                                                        |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[6]_i_1                                                      |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads[3]_i_1                                                                                                 |                                                                                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_2                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_1                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5                                                                                                                                |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stable_rise_stg3_cnt[3]_i_2                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O25                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[6][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[5][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[4][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[3][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[1][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[0][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[1]                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                            |                                                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                               |                                                                                                                                                                                             |                4 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/clear                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                                                                              |                                                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                                                                              |                                                                                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/E[0]                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/O13[0]                                                          |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_tap_cnt_r[7][5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/O11                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                           |                                                                                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                           |                                                                                                                                                                                             |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                    |                                                                                                                                                                                             |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                    |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_en                                                                                                                                                 | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_match_flag_and[4]_i_1                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O44[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/I13[0]                                                                                                                    |                                                                                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/I12[0]                                                                                                                    |                                                                                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_state_r[4]_i_1                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/I8[0]                                                                                                                     |                                                                                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                           |                                                                                                                                                                                             |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_state_r[4]_i_1                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/I13[0]                                                                                                                    |                                                                                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                          |                4 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                 |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_c[5]_i_1                          |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_not_empty_wait_cnt[4]_i_1                                                 |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                           |                                                                                                                                                                                             |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_edge_pb[41]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                               |                                                                                                                                                                                             |                5 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[43]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[43]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[31]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[31]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_loss_pb[31]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_dec_cnt[5]_i_1                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[25]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[25]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge1_taps[5]_i_1                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_inc_tap_cnt[5]_i_1                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_loss_pb[25]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_dec_cnt[5]_i_1                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_edge_pb[29]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O67[0]                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[19]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[19]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/E[0]                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge2_taps[5]_i_1                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delaydec_cnt_r[5]_i_1                           |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_edge_pb[23]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[13]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[13]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_1              |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_2                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_1                 |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_loss_pb[13]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_edge_pb[17]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[7]_i_2                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[7]_i_1               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_2                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_1                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_2                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_1                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                       |                                                                                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_loss_pb[7]_i_1                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_edge_pb[11]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_largest_left_edge[5]_i_1                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_right_edge[5]_i_1                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_dec_cnt[5]_i_1                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O12                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_tap_count_r[5]_i_1                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[1]_i_2                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[1]_i_1               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_inc_cnt[5]_i_1                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dec_tap_cnt[5]_i_1                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                               |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_bl_out[5]_i_1                                                                                                                                                                            |                                                                                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_dec_cnt[5]_i_1                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O3                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r[5]_i_2                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_1              |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[3]_i_1                                                 |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_2                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_1               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                                |                                                                                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                      |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_loss_pb[1]_i_1                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_loss_pb[19]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_edge_pb[5]_i_1                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_inc_cnt[5]_i_1                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_fine_pi_dec_cnt[5]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_smallest_right_edge[5]_i_1                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_loss_pb[37]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[37]_i_2                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[37]_i_1              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_edge_pb[47]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_loss_pb[43]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                              |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_edge_pb[35]_i_1                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                              |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_maint_prescaler.maint_prescaler_r[5]_i_1                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[2]                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_tap_cnt[5]_i_1                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_incdec_limit[5]_i_1                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_left_limit[5]_i_1                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O38[0]                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O4                                                                           |                3 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/O33[0]                                                                                                                                                                                  | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/n_0_gen20_taps.lfsr_q[1]_i_1                                                                                                                                 |                                                                                                                                                                                             |                1 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_init_mem_pattern_ctr/n_0_fix_bl_value[9]_i_1                                                                                                                            |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                              |                3 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_cnt_cmd_r[6]_i_1                                                           |                3 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                           |                                                                                                                                                                                             |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_rd_data_edge_detect_r[7]_i_2                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1                           |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                           |                                                                                                                                                                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                           |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr0                                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rd_addr[7]_i_1                                                                            |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/memc_control/O31                                                                                                                                       |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                   |                                                                                                                                                                                             |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ddr3_ila_rdpath[170]                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                          |                3 |              8 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_ref_bit_per_bit[7]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1                               |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                        |                                                                                                                                                                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/n_0_gen20_taps.lfsr_q[6]_i_1                                                                                                                                         |                                                                                                                                                                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/n_0_gen20_taps.lfsr_q[1]_i_1                                                                                                                                 |                                                                                                                                                                                             |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ddr3_ila_rdpath[170]                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err090_out                                |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_po_rdval_cnt[8]_i_1                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_po_fine_tap_cnt[0][5]_i_1                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1                                                                                                                                |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe                                                                                                                                             | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/n_0_offset_cntr[8]_i_1                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O43[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                         |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/O103[0]                                                                                                                                                                                 | u_traffic_gen_top/n_0_dat_cmd_cnt[8]_i_1                                                                                                                                                    |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/O42[0]                                                                                                                                                           | u_traffic_gen_top/n_0_dat_cmd_cnt[8]_i_1                                                                                                                                                    |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                 |                                                                                                                                                                                             |                8 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                                                            |                                                                                                                                                                                             |                3 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt_reg058_out                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                            |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                          |                4 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                5 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O11                                                                                                                               |                5 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_retry_cnt[29]_i_1                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                            |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O40[0]                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O36[0]                                                                                                                                      |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_addr_out[9]_i_1                                                                                                                            |                4 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt_reg059_out                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                            |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                          | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                   |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_init_mem_pattern_ctr/O2[0]                                                                                                                                                                                            | u_traffic_gen_top/n_0_rd_wdt[9]_i_1                                                                                                                                                         |                4 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/O105[0]                                                                                                                                                                                 | u_traffic_gen_top/u_memc_traffic_gen/memc_control/SR[0]                                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                                                                             | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                               |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                          | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                         |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           |                                                                                                                                                                                             |                7 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                5 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/n_0_user_burst_cnt[10]_i_1__0                                                                                                                                      |                                                                                                                                                                                             |                4 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                9 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/O2                                                                                                                                                   | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                3 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                2 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/n_0_cmd_counts[10]_i_1                                                                                                                                                                  |                                                                                                                                                                                             |                5 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/n_0_user_burst_cnt[10]_i_1                                                                                                                                       |                                                                                                                                                                                             |                5 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                   |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O11                                                                                                                               |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[2].final_data_offset_mc[0][17]_i_1                       |                                                                                                                                                                                             |                5 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                             |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[5]_i_1                                                 |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O21                                                                          |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/E[0]                                                                                                                                                                                    | u_traffic_gen_top/n_0_dat_cmd_cnt[8]_i_1                                                                                                                                                    |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_bl.bl_prbs_gen/n_0_gen20_taps.lfsr_q[6]_i_1                                                                                                                                         | u_traffic_gen_top/u_init_mem_pattern_ctr/tg_load_seed                                                                                                                                       |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/n_0_gen20_taps.lfsr_q[1]_i_1                                                                                                                                 | u_traffic_gen_top/u_init_mem_pattern_ctr/tg_load_seed                                                                                                                                       |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_device_temp_r[11]_i_1                                                                                                                                                  |                                                                                                                                                                                             |               12 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                4 |             12 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                   |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O11                                                                                                                               |                9 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/n_0_reseed_cnt_r[7]_i_1                                                                                       | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/n_0_reseed_cnt_r[7]_i_1__0                                                                                      | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[6]_i_2                                                                                                                                      | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[6]_i_1                                                                                        |                3 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                 | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                            |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/n_0_gen20_taps.lfsr_q[1]_i_1                                                                                                                                 | u_traffic_gen_top/u_init_mem_pattern_ctr/tg_load_seed                                                                                                                                       |                2 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_init_mem_pattern_ctr/wr_wdt0                                                                                                                                                                                          | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/O100                                                                                                               |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_pi_phaselock_timer[0]_i_1                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                4 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                6 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                6 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                        |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                        |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/current_state[0]                                                                                      |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/current_state[0]                                                                                      |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/current_state[0]                                                                                      |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/current_state[0]                                                                                      |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                        |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                        |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                        |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/n_0_clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400 |                                                                                                                                                                                                                                           | xlnx_opt_                                                                                                                                                                                   |                3 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                 |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                           | xlnx_opt_                                                                                                                                                                                   |                3 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                        |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O11                                                                                                                               |                9 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/current_state[0]                                                                                       |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/current_state[0]                                                                                       |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/n_0_gen32_taps.lfsr_q[24]_i_1                                                                                                                                    | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse                                                                                                                                |                3 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/current_state[0]                                                                                       |                4 |             15 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                     |                                                                                                                                                                                             |                2 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/clear                                                                                                                                       |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                                           |                                                                                                                                                                                             |                9 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                                                                        |                                                                                                                                                                                             |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                                          |                                                                                                                                                                                             |                7 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                                                         |                                                                                                                                                                                             |               10 |             16 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                    |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                                          |                                                                                                                                                                                             |               12 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/O19                                                                                                                                                                  |                                                                                                                                                                                             |                2 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O37                                                        |               13 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                                          |                                                                                                                                                                                             |               10 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                                         |                                                                                                                                                                                             |               13 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                                          |                                                                                                                                                                                             |               13 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                                  |                                                                                                                                                                                             |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                                          |                                                                                                                                                                                             |                8 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                   |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                                          |                                                                                                                                                                                             |               13 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       |                                                                                                                                                                                             |                8 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                             |                7 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                     |                                                                                                                                                                                             |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                                                                          |                                                                                                                                                                                             |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                    |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                 |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                                          |                                                                                                                                                                                             |               11 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                 |                                                                                                                                                                                             |                7 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                2 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                                         |                                                                                                                                                                                             |                8 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                                         |                                                                                                                                                                                             |               13 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                                            | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                             |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                                         |                                                                                                                                                                                             |                9 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                                              |                                                                                                                                                                                             |               13 |             16 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                   |                3 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                8 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                                                                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                5 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                5 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                7 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_addr.addr_prbs_gen/n_0_gen32_taps.lfsr_q[24]_i_1                                                                                                                                    |                                                                                                                                                                                             |                3 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                3 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                   |                4 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_byte_r11                                                                                                                  |                5 |             18 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                3 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |               10 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/n_0_rd_addr_rep[3]_i_1__0                                                                                                     |                                                                                                                                                                                             |                4 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                    |                5 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/n_0_rd_addr_rep[3]_i_1                                                                                                      |                                                                                                                                                                                             |                4 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |               14 |             21 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                8 |             21 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                             |                3 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                8 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                        |                                                                                                                                                                                             |                3 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/O1[7]                                                                                                                                                                                                            |                                                                                                                                                                                             |                6 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/O1[6]                                                                                                                                                                                                            |                                                                                                                                                                                             |                6 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/O1[17]                                                                                                                                                                                                           | CHIPSCOPE_INST.u_chk_win/p_1_in[24]                                                                                                                                                         |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                          |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                          |                                                                                                                                                                                             |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                          |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                          |                                                                                                                                                                                             |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               13 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               12 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               13 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               12 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               13 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               14 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               12 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               14 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               12 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               13 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |                9 |             27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/memc_control/n_0_addr_reg[27]_i_1                                                                                                                                                                    |                                                                                                                                                                                             |               11 |             28 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                4 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5                                                                                                                                |                7 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |                9 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0                                                                                                                                                                                 | u_traffic_gen_top/tg_rst                                                                                                                                                                    |                8 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/n_0_reset_reg                                                                                                                         |               10 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                             |                9 |             30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                             |                8 |             30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                             |               11 |             30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                             |               10 |             30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/sel                                                                                                                                                 |                                                                                                                                                                                             |               10 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/n_0_lfsr_q[32]_i_1__0                                                                                             |                                                                                                                                                                                             |               11 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/PSUEDO_PRBS_PATTERN.data_prbs_gen/O1                                                                                                                |                                                                                                                                                                                             |               10 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel                                                                                                                                               |                                                                                                                                                                                             |               10 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_seq_addr_gen.addr_counts[31]_i_2                                                                                                                                                         | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/n_0_seq_addr_gen.addr_counts[31]_i_1                                                                                                           |                7 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/E[0]                                                                                                          |                                                                                                                                                                                             |               13 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                9 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               13 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                          |               19 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               11 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               10 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1                                                                                                                                |               13 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |                7 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/O1[18]                                                                                                                                                                                                           |                                                                                                                                                                                             |                9 |             36 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_chk_win/O1[19]                                                                                                                                                                                                           |                                                                                                                                                                                             |                9 |             36 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                             |               12 |             36 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |               10 |             38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O8                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_1               |                9 |             40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/tg_status/n_0_error_status[42]_i_2                                                                                                                                                                   | u_traffic_gen_top/u_memc_traffic_gen/tg_status/n_0_error_status[42]_i_1                                                                                                                     |               14 |             41 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/n_0_rstdiv0_sync_r[11]_i_1                                                                                                        |               22 |             42 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/O4                                                                                                                                                               | u_traffic_gen_top/tg_rst                                                                                                                                                                    |               11 |             42 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O12                                                                                                                               |               30 |             44 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |               22 |             45 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                         |                                                                                                                                                                                             |               11 |             48 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O5                                                                            |               20 |             48 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |                6 |             48 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               12 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/O1                                                                                                                                                             | u_traffic_gen_top/tg_rst                                                                                                                                                                    |               13 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/tg_rst                                                                                                                                                                    |               26 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               15 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O4                                                                                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O3                                                              |               34 |             50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8[0]                                                                                                                             |               16 |             50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O9[0]                                                                                                                             |               16 |             50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O10[0]                                                                                                                            |               15 |             50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                             |                9 |             50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |                7 |             56 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/n_0_mem_reg_0_15_0_5_i_1                                                                                                                              |                                                                                                                                                                                             |                7 |             56 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_rddata_en                                                                                                                               |                                                                                                                                                                                             |               40 |             56 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/E[0]                                                                                                                                                                                      | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/clear                                                                                                                                       |               22 |             63 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                  |                                                                                                                                                                                             |               30 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O39                                                        |               39 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | n_0_CHIPSCOPE_INST.cmp_data_r[63]_i_1                                                                                                                                                       |               22 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_phy_rdlvl[2]                                                                                                            |                                                                                                                                                                                             |               12 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/O1                                                                                                                              |               24 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                 |                                                                                                                                                                                             |               16 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                 |                                                                                                                                                                                             |               14 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O36                                                        |               27 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/n_0_gen_error_v7.error_byte_r1[63]_i_1                                                                                          |               14 |             64 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                               |               12 |             70 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               18 |             73 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O35                                                        |               49 |             80 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               21 |             81 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               17 |             81 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                     |                                                                                                                                                                                             |               24 |             99 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               13 |            104 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                             |               13 |            104 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                   |               49 |            106 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                             |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               25 |            113 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                            |                                                                                                                                                                                             |               22 |            121 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/n_0_read_done_reg_rep                                                                                                                      |               45 |            128 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/n_0_read_done_reg_rep__1                                                                                                                   |               50 |            128 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                   |              113 |            128 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               26 |            129 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               26 |            129 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               28 |            129 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                             |               27 |            135 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O4                                                                                                            |                                                                                                                                                                                             |               67 |            147 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[63].u_data_prbs_gen/O8                                                                                                             | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O9                                                                |               72 |            164 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/n_0_read_done_reg_rep__0                                                                                                                   |               66 |            200 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/read_done                                                                                                                                  |               69 |            200 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O19                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O38                                                        |              128 |            240 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                           |                                                                                                                                                                                             |               51 |            273 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O4                                                                                                            | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O2                                                              |               97 |            315 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/O38[0]                                                                                                                                                                                    |                                                                                                                                                                                             |              143 |            328 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[63].u_data_prbs_gen/O8                                                                                                             | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/O8                                                                |               96 |            348 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/w1data0_in                                                                                          |              170 |            512 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/w1data0_in                                                                                            |              123 |            512 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/O1                                                                                                                                                             |                                                                                                                                                                                             |              292 |            576 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                    |                                                                                                                                                                                             |               86 |            688 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                     |                                                                                                                                                                                             |               96 |            768 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddrx_native/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O14                                                                                                |              333 |           1287 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |              498 |           1673 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                           |                                                                                                                                                                                             |             3006 |          13656 |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


