;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -12, @10
	DJN -1, @-20
	MOV @121, -196
	CMP 270, 60
	CMP 270, 60
	MOV -7, <-20
	CMP @127, 100
	MOV -1, <-20
	SUB @0, @2
	SUB @121, 103
	SLT 12, @10
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @0, @2
	ADD @270, 0
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	MOV #-191, <-126
	CMP @127, 100
	ADD 270, 60
	SUB <0, @2
	SUB @121, 106
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @121, 106
	SUB @0, @2
	SUB @-265, 50
	ADD 270, 1
	ADD 270, 1
	SUB #82, @210
	SLT #12, @201
	SPL 0, <-22
	SPL 0, <-22
	ADD 3, @220
	SPL 0, <-22
	ADD 270, 60
	JMN @12, #200
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-22
	SPL 0, <-22
	DJN -1, @-20
	MOV @121, -196
