// Seed: 656981326
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4 = 1'b0 - 1;
  function integer id_5;
    reg id_6;
    begin
      id_6 <= 1'h0 ^ 1'b0;
    end
  endfunction
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wand id_3,
    input  tri0 id_4
);
  assign id_3 = id_1;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_4 == id_0), .id_3(1), .id_4(1), .id_5(""), .id_6(1 > 1)
  );
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
endmodule
