Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav
