// Seed: 673011669
module module_0 (
    output tri id_0
);
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4
    , id_7,
    input tri1 id_5
);
  supply1 id_8 = 1'b0;
  wire id_9;
  module_0 modCall_1 (id_0);
  wire id_10;
  assign id_8 = 1;
endmodule
module module_2 (
    output logic id_0,
    output uwire id_1,
    input tri id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input logic id_6,
    output supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wire id_17
);
  always begin : LABEL_0
    id_0 <= id_6;
    id_7 = id_4 - id_8 - 1 - id_8;
  end
  and primCall (id_7, id_14, id_3, id_12, id_17, id_5, id_9, id_6, id_8, id_13, id_2);
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
