Analysis & Synthesis report for synthesis
Sun May 10 01:32:19 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |hw|controller:c|maindec:md|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated
 15. Source assignments for datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated
 16. Parameter Settings for User Entity Instance: controller:c|maindec:md
 17. Parameter Settings for User Entity Instance: datapath:dp|flopenr:pcreg
 18. Parameter Settings for User Entity Instance: datapath:dp|mux2:adrmux
 19. Parameter Settings for User Entity Instance: datapath:dp|flopenr:instrreg
 20. Parameter Settings for User Entity Instance: datapath:dp|flopr:datareg
 21. Parameter Settings for User Entity Instance: datapath:dp|mux2:regdstmux
 22. Parameter Settings for User Entity Instance: datapath:dp|mux2:wdmux
 23. Parameter Settings for User Entity Instance: datapath:dp|flopr:areg
 24. Parameter Settings for User Entity Instance: datapath:dp|flopr:breg
 25. Parameter Settings for User Entity Instance: datapath:dp|mux2:srcamux
 26. Parameter Settings for User Entity Instance: datapath:dp|mux4:srcbmux
 27. Parameter Settings for User Entity Instance: datapath:dp|flopr:alureg
 28. Parameter Settings for User Entity Instance: datapath:dp|mux3:pcmux
 29. Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:rf_rtl_0
 30. Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:rf_rtl_1
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "datapath:dp|mux3:pcmux"
 33. Port Connectivity Checks: "datapath:dp|mux4:srcbmux"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 10 01:32:19 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; synthesis                                   ;
; Top-level Entity Name              ; hw                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 609                                         ;
;     Total combinational functions  ; 428                                         ;
;     Dedicated logic registers      ; 356                                         ;
; Total registers                    ; 356                                         ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; hw                 ; synthesis          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; modelsim/hw.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/DDCA/ch4/synthesis/modelsim/hw.sv                                         ;         ;
; memfile.dat                      ; yes             ; Auto-Generated Megafunction  ; memfile.dat                                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_trd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/DDCA/ch4/synthesis/db/altsyncram_trd1.tdf                                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 609       ;
;                                             ;           ;
; Total combinational functions               ; 428       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 200       ;
;     -- 3 input functions                    ; 221       ;
;     -- <=2 input functions                  ; 7         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 396       ;
;     -- arithmetic mode                      ; 32        ;
;                                             ;           ;
; Total registers                             ; 356       ;
;     -- Dedicated logic registers            ; 356       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 99        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 420       ;
; Total fan-out                               ; 3847      ;
; Average fan-out                             ; 3.68      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; |hw                                          ; 428 (0)             ; 356 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 99   ; 0            ; |hw                                                                           ; hw              ; work         ;
;    |controller:c|                            ; 37 (13)             ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|controller:c                                                              ; controller      ; work         ;
;       |aludec:ad|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|controller:c|aludec:ad                                                    ; aludec          ; work         ;
;       |maindec:md|                           ; 17 (17)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|controller:c|maindec:md                                                   ; maindec         ; work         ;
;    |datapath:dp|                             ; 391 (0)             ; 344 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp                                                               ; datapath        ; work         ;
;       |alu:alu|                              ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|alu:alu                                                       ; alu             ; work         ;
;       |flopenr:instrreg|                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopenr:instrreg                                              ; flopenr         ; work         ;
;       |flopenr:pcreg|                        ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopenr:pcreg                                                 ; flopenr         ; work         ;
;       |flopr:alureg|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopr:alureg                                                  ; flopr           ; work         ;
;       |flopr:areg|                           ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopr:areg                                                    ; flopr           ; work         ;
;       |flopr:breg|                           ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopr:breg                                                    ; flopr           ; work         ;
;       |flopr:datareg|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|flopr:datareg                                                 ; flopr           ; work         ;
;       |mux2:adrmux|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux2:adrmux                                                   ; mux2            ; work         ;
;       |mux2:regdstmux|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux2:regdstmux                                                ; mux2            ; work         ;
;       |mux2:srcamux|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux2:srcamux                                                  ; mux2            ; work         ;
;       |mux2:wdmux|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux2:wdmux                                                    ; mux2            ; work         ;
;       |mux3:pcmux|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux3:pcmux                                                    ; mux3            ; work         ;
;       |mux4:srcbmux|                         ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|mux4:srcbmux                                                  ; mux4            ; work         ;
;       |regfile:rf|                           ; 14 (14)             ; 152 (152)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|regfile:rf                                                    ; regfile         ; work         ;
;          |altsyncram:rf_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|regfile:rf|altsyncram:rf_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_trd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated ; altsyncram_trd1 ; work         ;
;          |altsyncram:rf_rtl_1|               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|regfile:rf|altsyncram:rf_rtl_1                                ; altsyncram      ; work         ;
;             |altsyncram_trd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hw|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated ; altsyncram_trd1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hw|controller:c|maindec:md|state                                                                                                                                           ;
+---------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+
; Name          ; state.JEX ; state.ADDIWB ; state.ADDIEX ; state.BEQEX ; state.RTYPEWB ; state.RTYPEEX ; state.MEMWR ; state.MEMWB ; state.MEMRD ; state.MEMADR ; state.DECODE ; state.FETCH ;
+---------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+
; state.FETCH   ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0           ;
; state.DECODE  ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 1            ; 1           ;
; state.MEMADR  ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 1            ; 0            ; 1           ;
; state.MEMRD   ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ; 0            ; 0            ; 1           ;
; state.MEMWB   ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 1           ; 0           ; 0            ; 0            ; 1           ;
; state.MEMWR   ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 1           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.RTYPEEX ; 0         ; 0            ; 0            ; 0           ; 0             ; 1             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.RTYPEWB ; 0         ; 0            ; 0            ; 0           ; 1             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.BEQEX   ; 0         ; 0            ; 0            ; 1           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.ADDIEX  ; 0         ; 0            ; 1            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.ADDIWB  ; 0         ; 1            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.JEX     ; 1         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
+---------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controller:c|maindec:md|state~4       ; Lost fanout        ;
; controller:c|maindec:md|state~5       ; Lost fanout        ;
; controller:c|maindec:md|state~6       ; Lost fanout        ;
; controller:c|maindec:md|state~7       ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 356   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 216   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 140   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                   ;
+--------------------------------------------+---------------------------------+
; Register Name                              ; RAM Name                        ;
+--------------------------------------------+---------------------------------+
; datapath:dp|regfile:rf|rf_rtl_0_bypass[0]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[1]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[2]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[3]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[4]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[5]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[6]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[7]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[8]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[9]  ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[10] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[11] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[12] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[13] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[14] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[15] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[16] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[17] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[18] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[19] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[20] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[21] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[22] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[23] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[24] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[25] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[26] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[27] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[28] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[29] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[30] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[31] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[32] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[33] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[34] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[35] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[36] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[37] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[38] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[39] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[40] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[41] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_0_bypass[42] ; datapath:dp|regfile:rf|rf_rtl_0 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[0]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[1]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[2]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[3]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[4]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[5]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[6]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[7]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[8]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[9]  ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[10] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[11] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[12] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[13] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[14] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[15] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[16] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[17] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[18] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[19] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[20] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[21] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[22] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[23] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[24] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[25] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[26] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[27] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[28] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[29] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[30] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[31] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[32] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[33] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[34] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[35] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[36] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[37] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[38] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[39] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[40] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[41] ; datapath:dp|regfile:rf|rf_rtl_1 ;
; datapath:dp|regfile:rf|rf_rtl_1_bypass[42] ; datapath:dp|regfile:rf|rf_rtl_1 ;
+--------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hw|datapath:dp|flopenr:pcreg|q[0]  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |hw|datapath:dp|flopenr:pcreg|q[22] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |hw|datapath:dp|flopr:areg|q[8]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |hw|datapath:dp|flopr:breg|q[0]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hw|datapath:dp|mux4:srcbmux|Mux31  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |hw|datapath:dp|mux4:srcbmux|Mux3   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |hw|datapath:dp|alu:alu|Mux20       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |hw|datapath:dp|mux4:srcbmux|Mux21  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c|maindec:md ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; FETCH          ; 0000   ; Unsigned Binary                            ;
; DECODE         ; 0001   ; Unsigned Binary                            ;
; MEMADR         ; 0010   ; Unsigned Binary                            ;
; MEMRD          ; 0011   ; Unsigned Binary                            ;
; MEMWB          ; 0100   ; Unsigned Binary                            ;
; MEMWR          ; 0101   ; Unsigned Binary                            ;
; RTYPEEX        ; 0110   ; Unsigned Binary                            ;
; RTYPEWB        ; 0111   ; Unsigned Binary                            ;
; BEQEX          ; 1000   ; Unsigned Binary                            ;
; ADDIEX         ; 1001   ; Unsigned Binary                            ;
; ADDIWB         ; 1010   ; Unsigned Binary                            ;
; JEX            ; 1011   ; Unsigned Binary                            ;
; LW             ; 100011 ; Unsigned Binary                            ;
; SW             ; 101011 ; Unsigned Binary                            ;
; RTYPE          ; 000000 ; Unsigned Binary                            ;
; BEQ            ; 000100 ; Unsigned Binary                            ;
; ADDI           ; 001000 ; Unsigned Binary                            ;
; J              ; 000010 ; Unsigned Binary                            ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:pcreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:adrmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:instrreg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:datareg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:regdstmux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:wdmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:areg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:breg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:srcamux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux4:srcbmux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:alureg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux3:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux3:pcmux" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; d2[1..0] ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux4:srcbmux" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; d1[31..3] ; Input ; Info     ; Stuck at GND          ;
; d1[1..0]  ; Input ; Info     ; Stuck at GND          ;
; d1[2]     ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 356                         ;
;     CLR               ; 76                          ;
;     CLR SCLR SLD      ; 64                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 26                          ;
;     plain             ; 76                          ;
; cycloneiii_lcell_comb ; 428                         ;
;     arith             ; 32                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 31                          ;
;     normal            ; 396                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 190                         ;
;         4 data inputs ; 200                         ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 4.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 10 01:31:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off synthesis -c synthesis
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 18 design units, including 18 entities, in source file modelsim/hw.sv
    Info (12023): Found entity 1: testbench File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 5
    Info (12023): Found entity 2: top File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 43
    Info (12023): Found entity 3: mem File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 58
    Info (12023): Found entity 4: hw File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 78
    Info (12023): Found entity 5: controller File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 103
    Info (12023): Found entity 6: maindec File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 125
    Info (12023): Found entity 7: aludec File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 215
    Info (12023): Found entity 8: datapath File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 235
    Info (12023): Found entity 9: regfile File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 280
    Info (12023): Found entity 10: adder File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 302
    Info (12023): Found entity 11: sl2 File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 308
    Info (12023): Found entity 12: signext File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 315
    Info (12023): Found entity 13: flopr File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 321
    Info (12023): Found entity 14: mux2 File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 331
    Info (12023): Found entity 15: alu File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 339
    Info (12023): Found entity 16: mux3 File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 361
    Info (12023): Found entity 17: mux4 File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 369
    Info (12023): Found entity 18: flopenr File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 383
Info (12127): Elaborating entity "hw" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 93
Info (12128): Elaborating entity "maindec" for hierarchy "controller:c|maindec:md" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 118
Info (12128): Elaborating entity "aludec" for hierarchy "controller:c|aludec:ad" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 119
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 99
Info (12128): Elaborating entity "flopenr" for hierarchy "datapath:dp|flopenr:pcreg" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 260
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:adrmux" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 261
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:datareg" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 263
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:regdstmux" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 264
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|regfile:rf" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 266
Info (12128): Elaborating entity "signext" for hierarchy "datapath:dp|signext:se" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 267
Info (12128): Elaborating entity "sl2" for hierarchy "datapath:dp|sl2:immsh" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 268
Info (12128): Elaborating entity "mux4" for hierarchy "datapath:dp|mux4:srcbmux" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 272
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|alu:alu" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 273
Info (12128): Elaborating entity "mux3" for hierarchy "datapath:dp|mux3:pcmux" File: C:/DDCA/ch4/synthesis/modelsim/hw.sv Line: 275
Warning (276020): Inferred RAM node "datapath:dp|regfile:rf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "datapath:dp|regfile:rf|rf_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|regfile:rf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|regfile:rf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "datapath:dp|regfile:rf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "datapath:dp|regfile:rf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: C:/DDCA/ch4/synthesis/db/altsyncram_trd1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/DDCA/ch4/synthesis/output_files/synthesis.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 842 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 679 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Sun May 10 01:32:19 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/DDCA/ch4/synthesis/output_files/synthesis.map.smsg.


