//! Column structs for all chiplet sub-components and periodic columns.

use alloc::{vec, vec::Vec};
use core::{
    borrow::{Borrow, BorrowMut},
    mem::size_of,
};

use miden_core::{Felt, WORD_SIZE, field::PrimeCharacteristicRing};

use super::super::{columns::indices_arr, ext_field::QuadFeltExpr};
use crate::trace::chiplets::{
    bitwise::NUM_U32_BYTES,
    hasher::{DIGEST_LEN, STATE_WIDTH},
};

// HELPERS
// ================================================================================================

/// Generates `Borrow<$cols<T>> for [T]` and the mutable counterpart for a chiplet column
/// struct. The slice length must equal `size_of::<$cols<u8>>()` cells.
macro_rules! impl_borrow_for_chiplet_cols {
    ($cols:ident) => {
        impl<T> Borrow<$cols<T>> for [T] {
            fn borrow(&self) -> &$cols<T> {
                debug_assert_eq!(self.len(), size_of::<$cols<u8>>());
                let (prefix, cols, suffix) = unsafe { self.align_to::<$cols<T>>() };
                debug_assert!(prefix.is_empty() && suffix.is_empty() && cols.len() == 1);
                &cols[0]
            }
        }
        impl<T> BorrowMut<$cols<T>> for [T] {
            fn borrow_mut(&mut self) -> &mut $cols<T> {
                debug_assert_eq!(self.len(), size_of::<$cols<u8>>());
                let (prefix, cols, suffix) = unsafe { self.align_to_mut::<$cols<T>>() };
                debug_assert!(prefix.is_empty() && suffix.is_empty() && cols.len() == 1);
                &mut cols[0]
            }
        }
    };
}

// CONTROLLER COLUMNS
// ================================================================================================

/// Controller chiplet columns (19 columns), viewed from `chiplets[1..20]`.
///
/// Logical overlay for controller rows (`s_ctrl = 1`). The `s0/s1/s2` columns select the
/// controller row kind; see `hasher_control::flags` for the encoding.
///
/// `s_ctrl` (= `chiplets[0]`) and the shared mode cell are not part of this overlay. Controller
/// code reads that shared cell through `ChipletCols::controller_merkle_or_padding()`.
///
/// The controller uses a row-kind-dependent overlay to fit one compression request in one row:
///
/// - hash rows: `state = block[8] || cv_in[4]`, `row_data = cv_out[4]`;
/// - Merkle rows: `state = block[8] || digest_out[4]`, `row_data = [node_index, node_index_next,
///   is_start, 0]`.
///
/// Merkle input CV is the fixed domain-0 two-to-one chaining word, so it does not need trace
/// columns. Hash rows need both `cv_in` and `cv_out`, so they place the output CV in `row_data`.
///
/// ## Layout
///
/// ```text
/// | s0 s1 s2 | state[12]                                       | row_data[4]   |
/// |          | block_lo[4]      | block_hi[4] | cv/digest[4]    | row-kind data |
/// ```
#[repr(C)]
#[derive(Clone, Debug)]
pub struct ControllerCols<T> {
    /// Hasher-internal row-kind selector.
    pub s0: T,
    /// Hasher-internal row-kind selector.
    pub s1: T,
    /// Hasher-internal row-kind selector.
    pub s2: T,
    /// Eidos compression row payload. See the row-kind overlay documented above.
    pub state: [T; STATE_WIDTH],
    /// Row-kind-dependent payload. See the row-kind overlay documented above.
    pub row_data: [T; DIGEST_LEN],
}

impl<T: Copy> ControllerCols<T> {
    /// Returns the state tail (`state[8..12]`).
    ///
    /// On hash rows this is the input CV. On Merkle rows this is the output digest.
    pub fn state_tail(&self) -> [T; DIGEST_LEN] {
        [self.state[8], self.state[9], self.state[10], self.state[11]]
    }

    /// Returns the hash-row output chaining value (`row_data[0..4]`).
    ///
    /// A terminal row of a framed hash interprets this value as the completed digest.
    pub fn hash_cv(&self) -> [T; DIGEST_LEN] {
        self.row_data
    }

    /// Returns the Merkle-row output digest (`state[8..12]`).
    pub fn merkle_digest(&self) -> [T; DIGEST_LEN] {
        self.state_tail()
    }

    /// Merkle current node index (`row_data[0]`).
    pub fn merkle_node_index(&self) -> T {
        self.row_data[0]
    }

    /// Merkle next node index (`row_data[1]`).
    pub fn merkle_node_index_next(&self) -> T {
        self.row_data[1]
    }

    /// Merkle operation start flag (`row_data[2]`).
    pub fn merkle_is_start(&self) -> T {
        self.row_data[2]
    }

    /// Returns the low block word (`state[0..4]`).
    pub fn block_lo(&self) -> [T; DIGEST_LEN] {
        [self.state[0], self.state[1], self.state[2], self.state[3]]
    }

    /// Returns the high block word (`state[4..8]`).
    pub fn block_hi(&self) -> [T; DIGEST_LEN] {
        [self.state[4], self.state[5], self.state[6], self.state[7]]
    }
}

// BITWISE COLUMNS
// ================================================================================================

/// Bitwise chiplet columns (13 columns), viewed from `chiplets[2..15]`.
///
/// Normal bitwise rows store one full u32 operation. The byte arrays are little-endian:
/// `value = b0 + 2^8*b1 + 2^16*b2 + 2^24*b3`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct BitwiseCols<T> {
    /// Operation flag: 0 = AND, 1 = XOR.
    pub op_flag: T,
    /// Little-endian bytes of input `a`.
    pub a_bytes: [T; NUM_U32_BYTES],
    /// Little-endian bytes of input `b`.
    pub b_bytes: [T; NUM_U32_BYTES],
    /// Bytewise `a & b` witnesses.
    pub and_bytes: [T; NUM_U32_BYTES],
}

/// AEAD stream overlay (20 columns), viewed from `chiplets[2..22]`.
///
/// One stream entry spans eight rows. Each row proves one u32 XOR as four AND8 byte lookups;
/// row-specific overlays define the remaining cells.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AeadStreamCols<T> {
    pub payload: [T; 20],
}

impl<T> AeadStreamCols<T> {
    /// Plaintext-read + low-limb rows (`r0`, `r4`).
    pub fn read(&self) -> &AeadStreamReadCols<T> {
        self.payload.as_slice().borrow()
    }

    /// Mutable plaintext-read + low-limb rows (`r0`, `r4`).
    pub fn read_mut(&mut self) -> &mut AeadStreamReadCols<T> {
        self.payload.as_mut_slice().borrow_mut()
    }

    /// High-limb rows of the first felt in a pair (`r1`, `r5`).
    pub fn high_first(&self) -> &AeadStreamHighFirstCols<T> {
        self.payload.as_slice().borrow()
    }

    /// Mutable high-limb rows of the first felt in a pair (`r1`, `r5`).
    pub fn high_first_mut(&mut self) -> &mut AeadStreamHighFirstCols<T> {
        self.payload.as_mut_slice().borrow_mut()
    }

    /// Low-limb rows of the second felt in a pair (`r2`, `r6`).
    pub fn low_second(&self) -> &AeadStreamLowSecondCols<T> {
        self.payload.as_slice().borrow()
    }

    /// Mutable low-limb rows of the second felt in a pair (`r2`, `r6`).
    pub fn low_second_mut(&mut self) -> &mut AeadStreamLowSecondCols<T> {
        self.payload.as_mut_slice().borrow_mut()
    }

    /// High-limb rows of the second felt in a pair (`r3`, `r7`).
    pub fn high_second(&self) -> &AeadStreamHighSecondCols<T> {
        self.payload.as_slice().borrow()
    }

    /// Mutable high-limb rows of the second felt in a pair (`r3`, `r7`).
    pub fn high_second_mut(&mut self) -> &mut AeadStreamHighSecondCols<T> {
        self.payload.as_mut_slice().borrow_mut()
    }
}

/// AEAD stream rows `r0` and `r4`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AeadStreamReadCols<T> {
    pub ctx: T,
    pub clk: T,
    pub src_ptr: T,
    pub lane_base: T,
    pub plaintext: [T; WORD_SIZE],
    pub bytes: [T; 12],
}

/// AEAD stream rows `r1` and `r5`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AeadStreamHighFirstCols<T> {
    pub ctx: T,
    pub clk: T,
    pub src_ptr: T,
    pub lane_base: T,
    pub next_plaintext: T,
    pub c_prev0: T,
    pub hi_quotient: T,
    pub bytes: [T; 12],
    pub spare: T,
}

/// AEAD stream rows `r2` and `r6`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AeadStreamLowSecondCols<T> {
    pub ctx: T,
    pub clk: T,
    pub src_ptr: T,
    pub dst_ptr: T,
    pub lane_base: T,
    pub active_plaintext: T,
    pub c_prev0: T,
    pub c_prev1: T,
    pub bytes: [T; 12],
}

/// AEAD stream rows `r3` and `r7`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AeadStreamHighSecondCols<T> {
    pub ctx: T,
    pub clk: T,
    pub dst_ptr: T,
    pub lane_base: T,
    pub c_prev0: T,
    pub c_prev1: T,
    pub c_prev2: T,
    pub hi_quotient: T,
    pub bytes: [T; 12],
}

// MEMORY COLUMNS
// ================================================================================================

/// Memory chiplet columns (15 columns), viewed from `chiplets[3..18]`.
///
/// When reading from a new word address (first access to a context/addr pair), the
/// `values` are initialized to zero.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct MemoryCols<T> {
    /// Read/write flag (0 = write, 1 = read).
    pub is_read: T,
    /// Element/word flag (0 = element, 1 = word).
    pub is_word: T,
    /// Memory context ID.
    pub ctx: T,
    /// Word address.
    pub word_addr: T,
    /// First bit of the address index within the word.
    pub idx0: T,
    /// Second bit of the address index within the word.
    pub idx1: T,
    /// Clock cycle of the memory access.
    pub clk: T,
    /// Values stored at this context/word/clock after the operation.
    pub values: [T; WORD_SIZE],
    /// Lower 16 bits of delta.
    pub d0: T,
    /// Upper 16 bits of delta.
    pub d1: T,
    /// Inverse of delta.
    pub d_inv: T,
    /// Flag: same context and same word address as previous operation (docs: `f_sca`).
    pub is_same_ctx_and_addr: T,
}

// ACE COLUMNS
// ================================================================================================

/// ACE chiplet columns (16 columns), viewed from `chiplets[4..20]`.
///
/// The ACE (Arithmetic Circuit Evaluator) chiplet evaluates arithmetic circuits over
/// quadratic extension field elements. Each circuit evaluation consists of two phases:
///
/// 1. **READ** (`s_block=0`): loads wire values from memory into the chiplet.
/// 2. **EVAL** (`s_block=1`): evaluates arithmetic gates on loaded wire values.
///
/// The first 12 columns are common to both modes. The last 4 (`mode`) are overlaid
/// and reinterpreted depending on `s_block`:
///
/// ```text
/// mode idx | READ (s_block=0)       | EVAL (s_block=1)
/// ---------+------------------------+-------------------
///  0       | num_eval               | id_2
///  1       | (unused)               | v_2.0
///  2       | m_1 (wire-1 mult)      | v_2.1
///  3       | m_0 (wire-0 mult)      | m_0 (wire-0 mult)
/// ```
///
/// Use `ace.read()` / `ace.eval()` for typed overlays of the mode columns.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AceCols<T> {
    /// Start-of-circuit flag (1 on the first row of a new circuit evaluation).
    pub s_start: T,
    /// Block selector: 0 = READ (memory loads), 1 = EVAL (gate evaluation).
    pub s_block: T,
    /// Memory context for the current circuit evaluation.
    pub ctx: T,
    /// Memory pointer from which to read the next two wire values or instruction.
    pub ptr: T,
    /// Clock cycle at which the memory read is performed.
    pub clk: T,
    /// Arithmetic operation selector (determines which gate to evaluate in EVAL mode).
    pub eval_op: T,
    /// ID of the first wire (output wire / left operand).
    pub id_0: T,
    /// Value of the first wire (quadratic extension field element).
    pub v_0: QuadFeltExpr<T>,
    /// ID of the second wire (first input / left operand).
    pub id_1: T,
    /// Value of the second wire (quadratic extension field element).
    pub v_1: QuadFeltExpr<T>,
    /// Mode-dependent columns (interpretation depends on `s_block`; see table above).
    mode: [T; 4],
}

impl<T> AceCols<T> {
    /// Returns a READ-mode overlay of the mode-dependent columns.
    pub fn read(&self) -> &AceReadCols<T> {
        self.mode.as_slice().borrow()
    }

    /// Returns an EVAL-mode overlay of the mode-dependent columns.
    pub fn eval(&self) -> &AceEvalCols<T> {
        self.mode.as_slice().borrow()
    }

    /// Returns a mutable READ-mode overlay of the mode-dependent columns.
    pub fn read_mut(&mut self) -> &mut AceReadCols<T> {
        self.mode.as_mut_slice().borrow_mut()
    }

    /// Returns a mutable EVAL-mode overlay of the mode-dependent columns.
    pub fn eval_mut(&mut self) -> &mut AceEvalCols<T> {
        self.mode.as_mut_slice().borrow_mut()
    }
}

impl<T: Copy> AceCols<T> {
    /// ACE read flag: `1 - s_block`.
    ///
    /// Active on ACE rows in READ mode (memory word reads for circuit inputs).
    pub fn f_read<E: PrimeCharacteristicRing>(&self) -> E
    where
        T: Into<E>,
    {
        E::ONE - self.s_block.into()
    }

    /// ACE eval flag: `s_block`.
    ///
    /// Active on ACE rows in EVAL mode (circuit gate evaluation).
    pub fn f_eval<E: PrimeCharacteristicRing>(&self) -> E
    where
        T: Into<E>,
    {
        self.s_block.into()
    }
}

/// READ mode overlay for ACE mode-dependent columns (4 columns).
///
/// In READ mode, the chiplet loads wire values from memory. The multiplicity columns
/// (`m_0`, `m_1`) track how many times each wire participates in circuit gates, used
/// by the wiring bus to verify correct wire connections.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AceReadCols<T> {
    /// Number of EVAL rows that follow this READ block.
    pub num_eval: T,
    /// Unused column (padding for layout alignment with EVAL overlay).
    pub unused: T,
    /// Multiplicity of the second wire (wire 1).
    pub m_1: T,
    /// Multiplicity of the first wire (wire 0).
    pub m_0: T,
}

/// EVAL mode overlay for ACE mode-dependent columns (4 columns).
///
/// In EVAL mode, the chiplet evaluates an arithmetic gate on three wires: two inputs
/// (`id_1`, `id_2`) and one output (`id_0`). The third wire's ID and value occupy the
/// same physical columns as `num_eval`/`unused`/`m_1` in READ mode.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct AceEvalCols<T> {
    /// ID of the third wire (second input / right operand).
    pub id_2: T,
    /// Value of the third wire.
    pub v_2: QuadFeltExpr<T>,
    /// Multiplicity of the first wire (wire 0).
    pub m_0: T,
}

// ACE COLUMN INDEX MAPS
// ================================================================================================

/// Compile-time index map for the READ overlay (relative to `mode`).
pub const ACE_READ_COL_MAP: AceReadCols<usize> = {
    assert!(size_of::<AceReadCols<u8>>() == 4);
    unsafe { core::mem::transmute(indices_arr::<{ size_of::<AceReadCols<u8>>() }>()) }
};

/// Compile-time index map for the EVAL overlay (relative to `mode`).
pub const ACE_EVAL_COL_MAP: AceEvalCols<usize> = {
    assert!(size_of::<AceEvalCols<u8>>() == 4);
    unsafe { core::mem::transmute(indices_arr::<{ size_of::<AceEvalCols<u8>>() }>()) }
};

const _: () = {
    assert!(size_of::<AceCols<u8>>() == 16);
    assert!(size_of::<AceReadCols<u8>>() == 4);
    assert!(size_of::<AceEvalCols<u8>>() == 4);

    // m_0 is at the same position in both overlays.
    assert!(ACE_READ_COL_MAP.m_0 == ACE_EVAL_COL_MAP.m_0);

    // READ-only and EVAL-only columns overlap at the expected positions.
    assert!(ACE_READ_COL_MAP.num_eval == ACE_EVAL_COL_MAP.id_2);
    assert!(ACE_READ_COL_MAP.m_1 == ACE_EVAL_COL_MAP.v_2.1);
};

// KERNEL ROM COLUMNS
// ================================================================================================

/// Kernel ROM chiplet columns (5 columns), viewed from `chiplets[5..10]`.
#[repr(C)]
#[derive(Clone, Debug)]
pub struct KernelRomCols<T> {
    /// Number of SYSCALLs to this procedure (CALL-label multiplicity).
    pub multiplicity: T,
    /// Kernel procedure root digest.
    pub root: [T; WORD_SIZE],
}

// PERIODIC COLUMNS
// ================================================================================================

/// Chiplets periodic columns.
#[derive(Clone, Copy)]
#[repr(C)]
pub struct PeriodicCols<T> {
    /// AEAD stream phase columns.
    pub aead_stream: AeadStreamPeriodicCols<T>,
}

/// AEAD stream periodic columns (8 columns, period = 8 rows).
#[derive(Clone, Copy)]
#[repr(C)]
pub struct AeadStreamPeriodicCols<T> {
    pub r0: T,
    pub r1: T,
    pub r2: T,
    pub r3: T,
    pub r4: T,
    pub r5: T,
    pub r6: T,
    pub r7: T,
}

// PERIODIC COLUMN GENERATION
// ================================================================================================

#[allow(clippy::new_without_default)]
impl AeadStreamPeriodicCols<Vec<Felt>> {
    /// Generate one-hot phase selectors for the 8-row AEAD stream schedule.
    pub fn new() -> Self {
        let phases: [Vec<Felt>; 8] = core::array::from_fn(|phase| {
            let mut col = vec![Felt::ZERO; 8];
            col[phase] = Felt::ONE;
            col
        });

        Self {
            r0: phases[0].clone(),
            r1: phases[1].clone(),
            r2: phases[2].clone(),
            r3: phases[3].clone(),
            r4: phases[4].clone(),
            r5: phases[5].clone(),
            r6: phases[6].clone(),
            r7: phases[7].clone(),
        }
    }
}

impl PeriodicCols<Vec<Felt>> {
    /// Returns chiplet periodic columns in `PeriodicCols` layout order.
    pub fn periodic_columns() -> Vec<Vec<Felt>> {
        let AeadStreamPeriodicCols { r0, r1, r2, r3, r4, r5, r6, r7 } =
            AeadStreamPeriodicCols::new();

        vec![r0, r1, r2, r3, r4, r5, r6, r7]
    }
}

/// Total number of periodic columns across all chiplets.
pub const NUM_PERIODIC_COLUMNS: usize = size_of::<PeriodicCols<u8>>();

impl<T> Borrow<PeriodicCols<T>> for [T] {
    fn borrow(&self) -> &PeriodicCols<T> {
        debug_assert_eq!(self.len(), NUM_PERIODIC_COLUMNS);
        let (prefix, cols, suffix) = unsafe { self.align_to::<PeriodicCols<T>>() };
        debug_assert!(prefix.is_empty() && suffix.is_empty() && cols.len() == 1);
        &cols[0]
    }
}

const _: () = {
    assert!(size_of::<PeriodicCols<u8>>() == 8);
    assert!(size_of::<AeadStreamPeriodicCols<u8>>() == 8);

    assert!(size_of::<ControllerCols<u8>>() == 19);
    assert!(size_of::<BitwiseCols<u8>>() == 13);
    assert!(size_of::<AeadStreamCols<u8>>() == 20);
    assert!(size_of::<AeadStreamReadCols<u8>>() == 20);
    assert!(size_of::<AeadStreamHighFirstCols<u8>>() == 20);
    assert!(size_of::<AeadStreamLowSecondCols<u8>>() == 20);
    assert!(size_of::<AeadStreamHighSecondCols<u8>>() == 20);
};

// BORROW IMPLS
// ================================================================================================
//
// Each chiplet column struct can be borrowed zero-copy from a `[T]` slice of the matching
// length. Mirrors the `Borrow<CoreCols<T>>` / `Borrow<ChipletCols<T>>` impls on the parent
// `crate::constraints::columns` module.

impl_borrow_for_chiplet_cols!(ControllerCols);
impl_borrow_for_chiplet_cols!(BitwiseCols);
impl_borrow_for_chiplet_cols!(AeadStreamCols);
impl_borrow_for_chiplet_cols!(AeadStreamReadCols);
impl_borrow_for_chiplet_cols!(AeadStreamHighFirstCols);
impl_borrow_for_chiplet_cols!(AeadStreamLowSecondCols);
impl_borrow_for_chiplet_cols!(AeadStreamHighSecondCols);
impl_borrow_for_chiplet_cols!(MemoryCols);
impl_borrow_for_chiplet_cols!(AceCols);
impl_borrow_for_chiplet_cols!(AceReadCols);
impl_borrow_for_chiplet_cols!(AceEvalCols);
impl_borrow_for_chiplet_cols!(KernelRomCols);

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn periodic_columns_dimensions() {
        let cols = PeriodicCols::periodic_columns();
        assert_eq!(cols.len(), NUM_PERIODIC_COLUMNS);

        for col in &cols {
            assert_eq!(col.len(), 8);
        }
    }

    #[test]
    fn aead_stream_phase_columns_are_one_hot() {
        let AeadStreamPeriodicCols { r0, r1, r2, r3, r4, r5, r6, r7 } =
            AeadStreamPeriodicCols::new();

        for (phase, col) in [r0, r1, r2, r3, r4, r5, r6, r7].into_iter().enumerate() {
            assert_eq!(col[phase], Felt::ONE);
            assert_eq!(col.iter().filter(|&&v| v == Felt::ONE).count(), 1);
        }
    }
}
