Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 11 15:03:17 2023
| Host         : co1313-03.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file booth_multiplier_timing_summary_routed.rpt -pb booth_multiplier_timing_summary_routed.pb -rpx booth_multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : booth_multiplier
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.048        0.000                      0                   49        0.147        0.000                      0                   49        7.100        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.048        0.000                      0                   49        0.147        0.000                      0                   49        7.100        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 r3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            S_M_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 5.074ns (36.555%)  route 8.807ns (63.445%))
  Logic Levels:           28  (CARRY4=15 LUT2=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  r3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.308     5.781 r  r3_reg[9]/Q
                         net (fo=6, routed)           0.497     6.278    r3_reg_n_0_[9]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.618 r  r3_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.618    r3_reg[2]_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.753 r  r3_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.472     7.225    r3_reg[8]_i_11_n_7
    SLICE_X42Y65         LUT5 (Prop_lut5_I3_O)        0.153     7.378 r  r3[5]_i_7/O
                         net (fo=6, routed)           0.526     7.904    r3[5]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.138 r  r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.138    r3_reg[3]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.350 r  r3_reg[9]_i_15/O[1]
                         net (fo=3, routed)           0.496     8.846    r3_reg[9]_i_15_n_6
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.155     9.001 r  r3[5]_i_19/O
                         net (fo=5, routed)           0.400     9.401    r3[5]_i_19_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.053     9.454 r  r3[10]_i_39/O
                         net (fo=1, routed)           0.000     9.454    r3[10]_i_39_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.317     9.771 r  r3_reg[10]_i_25/O[2]
                         net (fo=4, routed)           0.461    10.232    r3_reg[10]_i_25_n_5
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.152    10.384 r  r3[12]_i_20/O
                         net (fo=3, routed)           0.535    10.919    r3[12]_i_20_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    11.221 r  r3_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.221    r3_reg[11]_i_26_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.360 f  r3_reg[17]_i_27/O[0]
                         net (fo=3, routed)           0.453    11.813    r3_reg[17]_i_27_n_7
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.155    11.968 r  r3[17]_i_15/O
                         net (fo=1, routed)           0.131    12.100    r3[17]_i_15_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.153 r  r3[17]_i_6/O
                         net (fo=8, routed)           0.415    12.567    r3[17]_i_6_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    12.801 r  r3_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.801    r3_reg[12]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    12.974 r  r3_reg[17]_i_22/CO[0]
                         net (fo=2, routed)           0.474    13.449    r3_reg[17]_i_22_n_3
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.153    13.602 r  r3[14]_i_18/O
                         net (fo=8, routed)           0.580    14.182    r3[14]_i_18_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    14.235 r  r3[13]_i_10/O
                         net (fo=1, routed)           0.000    14.235    r3[13]_i_10_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.468 r  r3_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.468    r3_reg[13]_i_7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.607 f  r3_reg[17]_i_23/O[0]
                         net (fo=3, routed)           0.435    15.041    r3_reg[17]_i_23_n_7
    SLICE_X35Y69         LUT4 (Prop_lut4_I0_O)        0.155    15.196 r  r3[17]_i_10/O
                         net (fo=2, routed)           0.302    15.499    r3[17]_i_10_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.053    15.552 r  r3[14]_i_4/O
                         net (fo=9, routed)           0.436    15.988    r3[14]_i_4_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    16.222 r  r3_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.222    r3_reg[14]_i_7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    16.395 r  r3_reg[17]_i_12/CO[0]
                         net (fo=4, routed)           0.607    17.002    r3_reg[17]_i_12_n_3
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.153    17.155 r  r3[15]_i_5/O
                         net (fo=2, routed)           0.455    17.610    r3[15]_i_5_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    17.844 r  r3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.844    r3_reg[15]_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    18.017 f  r3_reg[17]_i_14/CO[0]
                         net (fo=1, routed)           0.444    18.461    r3_reg[17]_i_14_n_3
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.153    18.614 f  r3[17]_i_5/O
                         net (fo=2, routed)           0.400    19.014    r3[17]_i_5_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.053    19.067 r  r3[16]_i_1/O
                         net (fo=2, routed)           0.287    19.353    r32_out[16]
    SLICE_X36Y70         FDRE                                         r  S_M_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.885    20.106    clk_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  S_M_reg[15]/C
                         clock pessimism              0.340    20.446    
                         clock uncertainty           -0.035    20.410    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)       -0.009    20.401    S_M_reg[15]
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -19.353    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.750ns  (logic 4.505ns (32.763%)  route 9.245ns (67.237%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    10.892 r  r3_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.892    r3_reg[5]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.105 r  r3_reg[11]_i_26/O[1]
                         net (fo=3, routed)           0.447    11.552    r3_reg[11]_i_26_n_6
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.152    11.704 r  r3[9]_i_11/O
                         net (fo=1, routed)           0.298    12.002    r3[9]_i_11_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.053    12.055 r  r3[9]_i_6/O
                         net (fo=3, routed)           0.536    12.591    r3[9]_i_6_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.330    12.921 r  r3_reg[12]_i_8/O[2]
                         net (fo=2, routed)           0.397    13.318    r3_reg[12]_i_8_n_5
    SLICE_X36Y70         LUT5 (Prop_lut5_I4_O)        0.152    13.470 r  r3[14]_i_20/O
                         net (fo=5, routed)           0.478    13.948    r3[14]_i_20_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.053    14.001 r  r3[13]_i_16/O
                         net (fo=1, routed)           0.000    14.001    r3[13]_i_16_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    14.346 r  r3_reg[13]_i_8/O[2]
                         net (fo=3, routed)           0.668    15.014    r3_reg[13]_i_8_n_5
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.152    15.166 r  r3[12]_i_7/O
                         net (fo=1, routed)           0.430    15.596    r3[12]_i_7_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I5_O)        0.053    15.649 r  r3[12]_i_4/O
                         net (fo=5, routed)           0.486    16.134    r3[12]_i_4_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326    16.460 r  r3_reg[14]_i_8/O[2]
                         net (fo=4, routed)           0.449    16.909    r3_reg[14]_i_8_n_5
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.152    17.061 r  r3[15]_i_7/O
                         net (fo=2, routed)           0.368    17.429    r3[15]
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    17.749 r  r3_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.562    18.311    r3_reg[15]_i_4_n_5
    SLICE_X34Y71         LUT5 (Prop_lut5_I1_O)        0.152    18.463 r  r3[14]_i_3/O
                         net (fo=1, routed)           0.136    18.599    r3[14]_i_3_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.053    18.652 r  r3[14]_i_1/O
                         net (fo=2, routed)           0.571    19.223    r32_out[14]
    SLICE_X37Y68         FDRE                                         r  r3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.887    20.108    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  r3_reg[14]/C
                         clock pessimism              0.340    20.448    
                         clock uncertainty           -0.035    20.412    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)       -0.022    20.390    r3_reg[14]
  -------------------------------------------------------------------
                         required time                         20.390    
                         arrival time                         -19.223    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            S_M_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.758ns  (logic 4.530ns (32.926%)  route 9.228ns (67.074%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 20.107 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    10.892 r  r3_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.892    r3_reg[5]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.105 r  r3_reg[11]_i_26/O[1]
                         net (fo=3, routed)           0.447    11.552    r3_reg[11]_i_26_n_6
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.152    11.704 r  r3[9]_i_11/O
                         net (fo=1, routed)           0.298    12.002    r3[9]_i_11_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.053    12.055 r  r3[9]_i_6/O
                         net (fo=3, routed)           0.536    12.591    r3[9]_i_6_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.330    12.921 r  r3_reg[12]_i_8/O[2]
                         net (fo=2, routed)           0.397    13.318    r3_reg[12]_i_8_n_5
    SLICE_X36Y70         LUT5 (Prop_lut5_I4_O)        0.152    13.470 r  r3[14]_i_20/O
                         net (fo=5, routed)           0.478    13.948    r3[14]_i_20_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.053    14.001 r  r3[13]_i_16/O
                         net (fo=1, routed)           0.000    14.001    r3[13]_i_16_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    14.346 r  r3_reg[13]_i_8/O[2]
                         net (fo=3, routed)           0.668    15.014    r3_reg[13]_i_8_n_5
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.152    15.166 r  r3[12]_i_7/O
                         net (fo=1, routed)           0.430    15.596    r3[12]_i_7_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I5_O)        0.053    15.649 r  r3[12]_i_4/O
                         net (fo=5, routed)           0.486    16.134    r3[12]_i_4_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326    16.460 r  r3_reg[14]_i_8/O[2]
                         net (fo=4, routed)           0.449    16.909    r3_reg[14]_i_8_n_5
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.152    17.061 r  r3[15]_i_7/O
                         net (fo=2, routed)           0.368    17.429    r3[15]
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355    17.784 r  r3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.447    18.231    r3_reg[15]_i_4_n_4
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.142    18.373 f  r3[15]_i_2/O
                         net (fo=1, routed)           0.375    18.748    r3[15]_i_2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.053    18.801 r  r3[15]_i_1/O
                         net (fo=2, routed)           0.430    19.231    r32_out[15]
    SLICE_X36Y69         FDRE                                         r  S_M_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886    20.107    clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  S_M_reg[14]/C
                         clock pessimism              0.340    20.447    
                         clock uncertainty           -0.035    20.411    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)       -0.009    20.402    S_M_reg[14]
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -19.231    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 4.530ns (32.925%)  route 9.229ns (67.075%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    10.892 r  r3_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.892    r3_reg[5]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.105 r  r3_reg[11]_i_26/O[1]
                         net (fo=3, routed)           0.447    11.552    r3_reg[11]_i_26_n_6
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.152    11.704 r  r3[9]_i_11/O
                         net (fo=1, routed)           0.298    12.002    r3[9]_i_11_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.053    12.055 r  r3[9]_i_6/O
                         net (fo=3, routed)           0.536    12.591    r3[9]_i_6_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.330    12.921 r  r3_reg[12]_i_8/O[2]
                         net (fo=2, routed)           0.397    13.318    r3_reg[12]_i_8_n_5
    SLICE_X36Y70         LUT5 (Prop_lut5_I4_O)        0.152    13.470 r  r3[14]_i_20/O
                         net (fo=5, routed)           0.478    13.948    r3[14]_i_20_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.053    14.001 r  r3[13]_i_16/O
                         net (fo=1, routed)           0.000    14.001    r3[13]_i_16_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    14.346 r  r3_reg[13]_i_8/O[2]
                         net (fo=3, routed)           0.668    15.014    r3_reg[13]_i_8_n_5
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.152    15.166 r  r3[12]_i_7/O
                         net (fo=1, routed)           0.430    15.596    r3[12]_i_7_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I5_O)        0.053    15.649 r  r3[12]_i_4/O
                         net (fo=5, routed)           0.486    16.134    r3[12]_i_4_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326    16.460 r  r3_reg[14]_i_8/O[2]
                         net (fo=4, routed)           0.449    16.909    r3_reg[14]_i_8_n_5
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.152    17.061 r  r3[15]_i_7/O
                         net (fo=2, routed)           0.368    17.429    r3[15]
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355    17.784 r  r3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.447    18.231    r3_reg[15]_i_4_n_4
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.142    18.373 f  r3[15]_i_2/O
                         net (fo=1, routed)           0.375    18.748    r3[15]_i_2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.053    18.801 r  r3[15]_i_1/O
                         net (fo=2, routed)           0.430    19.231    r32_out[15]
    SLICE_X36Y68         FDRE                                         r  r3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.887    20.108    clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  r3_reg[15]/C
                         clock pessimism              0.340    20.448    
                         clock uncertainty           -0.035    20.412    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.013    20.425    r3_reg[15]
  -------------------------------------------------------------------
                         required time                         20.425    
                         arrival time                         -19.231    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            S_M_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.630ns  (logic 4.505ns (33.052%)  route 9.125ns (66.948%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    10.892 r  r3_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.892    r3_reg[5]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.105 r  r3_reg[11]_i_26/O[1]
                         net (fo=3, routed)           0.447    11.552    r3_reg[11]_i_26_n_6
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.152    11.704 r  r3[9]_i_11/O
                         net (fo=1, routed)           0.298    12.002    r3[9]_i_11_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.053    12.055 r  r3[9]_i_6/O
                         net (fo=3, routed)           0.536    12.591    r3[9]_i_6_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.330    12.921 r  r3_reg[12]_i_8/O[2]
                         net (fo=2, routed)           0.397    13.318    r3_reg[12]_i_8_n_5
    SLICE_X36Y70         LUT5 (Prop_lut5_I4_O)        0.152    13.470 r  r3[14]_i_20/O
                         net (fo=5, routed)           0.478    13.948    r3[14]_i_20_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.053    14.001 r  r3[13]_i_16/O
                         net (fo=1, routed)           0.000    14.001    r3[13]_i_16_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    14.346 r  r3_reg[13]_i_8/O[2]
                         net (fo=3, routed)           0.668    15.014    r3_reg[13]_i_8_n_5
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.152    15.166 r  r3[12]_i_7/O
                         net (fo=1, routed)           0.430    15.596    r3[12]_i_7_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I5_O)        0.053    15.649 r  r3[12]_i_4/O
                         net (fo=5, routed)           0.486    16.134    r3[12]_i_4_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326    16.460 r  r3_reg[14]_i_8/O[2]
                         net (fo=4, routed)           0.449    16.909    r3_reg[14]_i_8_n_5
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.152    17.061 r  r3[15]_i_7/O
                         net (fo=2, routed)           0.368    17.429    r3[15]
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    17.749 r  r3_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.562    18.311    r3_reg[15]_i_4_n_5
    SLICE_X34Y71         LUT5 (Prop_lut5_I1_O)        0.152    18.463 r  r3[14]_i_3/O
                         net (fo=1, routed)           0.136    18.599    r3[14]_i_3_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.053    18.652 r  r3[14]_i_1/O
                         net (fo=2, routed)           0.451    19.103    r32_out[14]
    SLICE_X37Y71         FDRE                                         r  S_M_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.884    20.105    clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  S_M_reg[13]/C
                         clock pessimism              0.340    20.445    
                         clock uncertainty           -0.035    20.409    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)       -0.022    20.387    S_M_reg[13]
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                         -19.103    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 r3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.693ns  (logic 5.074ns (37.054%)  route 8.619ns (62.946%))
  Logic Levels:           28  (CARRY4=15 LUT2=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 20.107 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  r3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.308     5.781 r  r3_reg[9]/Q
                         net (fo=6, routed)           0.497     6.278    r3_reg_n_0_[9]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.618 r  r3_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.618    r3_reg[2]_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.753 r  r3_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.472     7.225    r3_reg[8]_i_11_n_7
    SLICE_X42Y65         LUT5 (Prop_lut5_I3_O)        0.153     7.378 r  r3[5]_i_7/O
                         net (fo=6, routed)           0.526     7.904    r3[5]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.138 r  r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.138    r3_reg[3]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.350 r  r3_reg[9]_i_15/O[1]
                         net (fo=3, routed)           0.496     8.846    r3_reg[9]_i_15_n_6
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.155     9.001 r  r3[5]_i_19/O
                         net (fo=5, routed)           0.400     9.401    r3[5]_i_19_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.053     9.454 r  r3[10]_i_39/O
                         net (fo=1, routed)           0.000     9.454    r3[10]_i_39_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.317     9.771 r  r3_reg[10]_i_25/O[2]
                         net (fo=4, routed)           0.461    10.232    r3_reg[10]_i_25_n_5
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.152    10.384 r  r3[12]_i_20/O
                         net (fo=3, routed)           0.535    10.919    r3[12]_i_20_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    11.221 r  r3_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.221    r3_reg[11]_i_26_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.360 f  r3_reg[17]_i_27/O[0]
                         net (fo=3, routed)           0.453    11.813    r3_reg[17]_i_27_n_7
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.155    11.968 r  r3[17]_i_15/O
                         net (fo=1, routed)           0.131    12.100    r3[17]_i_15_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.153 r  r3[17]_i_6/O
                         net (fo=8, routed)           0.415    12.567    r3[17]_i_6_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    12.801 r  r3_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.801    r3_reg[12]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    12.974 r  r3_reg[17]_i_22/CO[0]
                         net (fo=2, routed)           0.474    13.449    r3_reg[17]_i_22_n_3
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.153    13.602 r  r3[14]_i_18/O
                         net (fo=8, routed)           0.580    14.182    r3[14]_i_18_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    14.235 r  r3[13]_i_10/O
                         net (fo=1, routed)           0.000    14.235    r3[13]_i_10_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.468 r  r3_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.468    r3_reg[13]_i_7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.607 f  r3_reg[17]_i_23/O[0]
                         net (fo=3, routed)           0.435    15.041    r3_reg[17]_i_23_n_7
    SLICE_X35Y69         LUT4 (Prop_lut4_I0_O)        0.155    15.196 r  r3[17]_i_10/O
                         net (fo=2, routed)           0.302    15.499    r3[17]_i_10_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.053    15.552 r  r3[14]_i_4/O
                         net (fo=9, routed)           0.436    15.988    r3[14]_i_4_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    16.222 r  r3_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.222    r3_reg[14]_i_7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    16.395 r  r3_reg[17]_i_12/CO[0]
                         net (fo=4, routed)           0.607    17.002    r3_reg[17]_i_12_n_3
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.153    17.155 r  r3[15]_i_5/O
                         net (fo=2, routed)           0.455    17.610    r3[15]_i_5_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    17.844 r  r3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.844    r3_reg[15]_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    18.017 f  r3_reg[17]_i_14/CO[0]
                         net (fo=1, routed)           0.444    18.461    r3_reg[17]_i_14_n_3
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.153    18.614 f  r3[17]_i_5/O
                         net (fo=2, routed)           0.500    19.113    r3[17]_i_5_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.053    19.166 r  r3[17]_i_1/O
                         net (fo=1, routed)           0.000    19.166    r32_out[17]
    SLICE_X36Y69         FDRE                                         r  r3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886    20.107    clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  r3_reg[17]/C
                         clock pessimism              0.340    20.447    
                         clock uncertainty           -0.035    20.411    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)        0.072    20.483    r3_reg[17]
  -------------------------------------------------------------------
                         required time                         20.483    
                         arrival time                         -19.166    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 4.716ns (34.784%)  route 8.842ns (65.216%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 20.107 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    10.910 r  r3_reg[5]_i_5/O[2]
                         net (fo=3, routed)           0.479    11.389    r3_reg[5]_i_5_n_5
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.152    11.541 r  r3[6]_i_9/O
                         net (fo=1, routed)           0.345    11.886    r3[6]_i_9_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.053    11.939 r  r3[6]_i_3/O
                         net (fo=2, routed)           0.369    12.308    r3[6]_i_3_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    12.628 r  r3_reg[6]_i_4/O[2]
                         net (fo=2, routed)           0.415    13.043    r3_reg[6]_i_4_n_5
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.152    13.195 r  r3[10]_i_28/O
                         net (fo=5, routed)           0.379    13.573    r3[10]_i_28_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.053    13.626 r  r3[9]_i_24/O
                         net (fo=1, routed)           0.000    13.626    r3[9]_i_24_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    13.971 r  r3_reg[9]_i_13/O[2]
                         net (fo=3, routed)           0.497    14.468    r3_reg[9]_i_13_n_5
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.152    14.620 r  r3[8]_i_4/O
                         net (fo=2, routed)           0.313    14.933    r3[8]_i_4_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.053    14.986 r  r3[10]_i_15/O
                         net (fo=4, routed)           0.464    15.450    r3[10]_i_15_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.360    15.810 r  r3_reg[10]_i_9/O[3]
                         net (fo=4, routed)           0.620    16.431    r3_reg[10]_i_9_n_4
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.159    16.590 r  r3[11]_i_14/O
                         net (fo=2, routed)           0.255    16.845    r3[12]
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.355    17.200 r  r3_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.200    r3_reg[11]_i_12_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.413 r  r3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.570    17.982    r3_reg[15]_i_4_n_6
    SLICE_X33Y71         LUT5 (Prop_lut5_I1_O)        0.162    18.144 r  r3[13]_i_3/O
                         net (fo=1, routed)           0.235    18.379    r3[13]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.170    18.549 r  r3[13]_i_1/O
                         net (fo=2, routed)           0.482    19.031    r32_out[13]
    SLICE_X36Y69         FDRE                                         r  r3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886    20.107    clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  r3_reg[13]/C
                         clock pessimism              0.340    20.447    
                         clock uncertainty           -0.035    20.411    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)       -0.006    20.405    r3_reg[13]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -19.031    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 4.518ns (33.275%)  route 9.060ns (66.725%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 20.112 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    10.910 r  r3_reg[5]_i_5/O[2]
                         net (fo=3, routed)           0.479    11.389    r3_reg[5]_i_5_n_5
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.152    11.541 r  r3[6]_i_9/O
                         net (fo=1, routed)           0.345    11.886    r3[6]_i_9_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.053    11.939 r  r3[6]_i_3/O
                         net (fo=2, routed)           0.369    12.308    r3[6]_i_3_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    12.628 r  r3_reg[6]_i_4/O[2]
                         net (fo=2, routed)           0.415    13.043    r3_reg[6]_i_4_n_5
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.152    13.195 r  r3[10]_i_28/O
                         net (fo=5, routed)           0.379    13.573    r3[10]_i_28_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.053    13.626 r  r3[9]_i_24/O
                         net (fo=1, routed)           0.000    13.626    r3[9]_i_24_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    13.971 r  r3_reg[9]_i_13/O[2]
                         net (fo=3, routed)           0.497    14.468    r3_reg[9]_i_13_n_5
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.152    14.620 r  r3[8]_i_4/O
                         net (fo=2, routed)           0.313    14.933    r3[8]_i_4_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.053    14.986 r  r3[10]_i_15/O
                         net (fo=4, routed)           0.464    15.450    r3[10]_i_15_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.360    15.810 r  r3_reg[10]_i_9/O[3]
                         net (fo=4, routed)           0.620    16.431    r3_reg[10]_i_9_n_4
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.159    16.590 r  r3[11]_i_14/O
                         net (fo=2, routed)           0.268    16.857    r3[12]
    SLICE_X32Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.382    17.239 r  r3_reg[11]_i_8/O[3]
                         net (fo=1, routed)           0.563    17.802    r3_reg[11]_i_8_n_4
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.151    17.953 r  r3[11]_i_3/O
                         net (fo=1, routed)           0.232    18.185    r3[11]_i_3_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.169    18.354 r  r3[11]_i_1/O
                         net (fo=2, routed)           0.696    19.050    r32_out[11]
    SLICE_X38Y64         FDRE                                         r  r3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.891    20.112    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  r3_reg[11]/C
                         clock pessimism              0.343    20.455    
                         clock uncertainty           -0.035    20.419    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)        0.012    20.431    r3_reg[11]
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -19.050    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 r3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.594ns  (logic 5.074ns (37.325%)  route 8.520ns (62.675%))
  Logic Levels:           28  (CARRY4=15 LUT2=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  r3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.308     5.781 r  r3_reg[9]/Q
                         net (fo=6, routed)           0.497     6.278    r3_reg_n_0_[9]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.618 r  r3_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.618    r3_reg[2]_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.753 r  r3_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.472     7.225    r3_reg[8]_i_11_n_7
    SLICE_X42Y65         LUT5 (Prop_lut5_I3_O)        0.153     7.378 r  r3[5]_i_7/O
                         net (fo=6, routed)           0.526     7.904    r3[5]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.138 r  r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.138    r3_reg[3]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.350 r  r3_reg[9]_i_15/O[1]
                         net (fo=3, routed)           0.496     8.846    r3_reg[9]_i_15_n_6
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.155     9.001 r  r3[5]_i_19/O
                         net (fo=5, routed)           0.400     9.401    r3[5]_i_19_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.053     9.454 r  r3[10]_i_39/O
                         net (fo=1, routed)           0.000     9.454    r3[10]_i_39_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.317     9.771 r  r3_reg[10]_i_25/O[2]
                         net (fo=4, routed)           0.461    10.232    r3_reg[10]_i_25_n_5
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.152    10.384 r  r3[12]_i_20/O
                         net (fo=3, routed)           0.535    10.919    r3[12]_i_20_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    11.221 r  r3_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.221    r3_reg[11]_i_26_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.360 f  r3_reg[17]_i_27/O[0]
                         net (fo=3, routed)           0.453    11.813    r3_reg[17]_i_27_n_7
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.155    11.968 r  r3[17]_i_15/O
                         net (fo=1, routed)           0.131    12.100    r3[17]_i_15_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.153 r  r3[17]_i_6/O
                         net (fo=8, routed)           0.415    12.567    r3[17]_i_6_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    12.801 r  r3_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.801    r3_reg[12]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    12.974 r  r3_reg[17]_i_22/CO[0]
                         net (fo=2, routed)           0.474    13.449    r3_reg[17]_i_22_n_3
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.153    13.602 r  r3[14]_i_18/O
                         net (fo=8, routed)           0.580    14.182    r3[14]_i_18_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.053    14.235 r  r3[13]_i_10/O
                         net (fo=1, routed)           0.000    14.235    r3[13]_i_10_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.468 r  r3_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.468    r3_reg[13]_i_7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.607 f  r3_reg[17]_i_23/O[0]
                         net (fo=3, routed)           0.435    15.041    r3_reg[17]_i_23_n_7
    SLICE_X35Y69         LUT4 (Prop_lut4_I0_O)        0.155    15.196 r  r3[17]_i_10/O
                         net (fo=2, routed)           0.302    15.499    r3[17]_i_10_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.053    15.552 r  r3[14]_i_4/O
                         net (fo=9, routed)           0.436    15.988    r3[14]_i_4_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    16.222 r  r3_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.222    r3_reg[14]_i_7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    16.395 r  r3_reg[17]_i_12/CO[0]
                         net (fo=4, routed)           0.607    17.002    r3_reg[17]_i_12_n_3
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.153    17.155 r  r3[15]_i_5/O
                         net (fo=2, routed)           0.455    17.610    r3[15]_i_5_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    17.844 r  r3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.844    r3_reg[15]_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    18.017 f  r3_reg[17]_i_14/CO[0]
                         net (fo=1, routed)           0.444    18.461    r3_reg[17]_i_14_n_3
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.153    18.614 f  r3[17]_i_5/O
                         net (fo=2, routed)           0.400    19.014    r3[17]_i_5_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.053    19.067 r  r3[16]_i_1/O
                         net (fo=2, routed)           0.000    19.067    r32_out[16]
    SLICE_X36Y70         FDRE                                         r  r3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.885    20.106    clk_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  r3_reg[16]/C
                         clock pessimism              0.340    20.446    
                         clock uncertainty           -0.035    20.410    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.072    20.482    r3_reg[16]
  -------------------------------------------------------------------
                         required time                         20.482    
                         arrival time                         -19.067    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            S_M_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.479ns  (logic 4.716ns (34.987%)  route 8.763ns (65.013%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.002     5.473    clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.269     5.742 r  r3_reg[10]/Q
                         net (fo=8, routed)           0.563     6.305    r3_reg_n_0_[10]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.625 r  r3_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.468     7.093    plusOp1_in[11]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.152     7.245 r  r3[3]_i_3/O
                         net (fo=5, routed)           0.399     7.644    r3[3]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     7.970 r  r3_reg[3]_i_5/O[2]
                         net (fo=2, routed)           0.554     8.524    r3_reg[3]_i_5_n_5
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.152     8.676 r  r3[4]_i_3/O
                         net (fo=5, routed)           0.440     9.116    r3[4]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.326     9.442 r  r3_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.461     9.903    r3_reg[4]_i_5_n_5
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.152    10.055 r  r3[5]_i_10/O
                         net (fo=4, routed)           0.535    10.590    r3[5]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    10.910 r  r3_reg[5]_i_5/O[2]
                         net (fo=3, routed)           0.479    11.389    r3_reg[5]_i_5_n_5
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.152    11.541 r  r3[6]_i_9/O
                         net (fo=1, routed)           0.345    11.886    r3[6]_i_9_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.053    11.939 r  r3[6]_i_3/O
                         net (fo=2, routed)           0.369    12.308    r3[6]_i_3_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320    12.628 r  r3_reg[6]_i_4/O[2]
                         net (fo=2, routed)           0.415    13.043    r3_reg[6]_i_4_n_5
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.152    13.195 r  r3[10]_i_28/O
                         net (fo=5, routed)           0.379    13.573    r3[10]_i_28_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.053    13.626 r  r3[9]_i_24/O
                         net (fo=1, routed)           0.000    13.626    r3[9]_i_24_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    13.971 r  r3_reg[9]_i_13/O[2]
                         net (fo=3, routed)           0.497    14.468    r3_reg[9]_i_13_n_5
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.152    14.620 r  r3[8]_i_4/O
                         net (fo=2, routed)           0.313    14.933    r3[8]_i_4_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.053    14.986 r  r3[10]_i_15/O
                         net (fo=4, routed)           0.464    15.450    r3[10]_i_15_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.360    15.810 r  r3_reg[10]_i_9/O[3]
                         net (fo=4, routed)           0.620    16.431    r3_reg[10]_i_9_n_4
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.159    16.590 r  r3[11]_i_14/O
                         net (fo=2, routed)           0.255    16.845    r3[12]
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.355    17.200 r  r3_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.200    r3_reg[11]_i_12_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.413 r  r3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.570    17.982    r3_reg[15]_i_4_n_6
    SLICE_X33Y71         LUT5 (Prop_lut5_I1_O)        0.162    18.144 r  r3[13]_i_3/O
                         net (fo=1, routed)           0.235    18.379    r3[13]_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.170    18.549 r  r3[13]_i_1/O
                         net (fo=2, routed)           0.404    18.952    r32_out[13]
    SLICE_X36Y71         FDRE                                         r  S_M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    AL31                                              0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    15.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    18.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.884    20.105    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  S_M_reg[12]/C
                         clock pessimism              0.340    20.445    
                         clock uncertainty           -0.035    20.409    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)       -0.009    20.400    S_M_reg[12]
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  1.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 S_M_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.770     2.048    clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  S_M_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.100     2.148 r  S_M_reg[11]/Q
                         net (fo=1, routed)           0.100     2.248    S_M[11]
    SLICE_X35Y70         FDRE                                         r  m_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.012     2.531    clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  m_reg[11]/C
                         clock pessimism             -0.470     2.061    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.040     2.101    m_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 S_M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.118ns (60.118%)  route 0.078ns (39.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.766     2.044    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  S_M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.118     2.162 r  S_M_reg[12]/Q
                         net (fo=1, routed)           0.078     2.240    S_M[12]
    SLICE_X37Y71         FDRE                                         r  m_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.006     2.525    clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  m_reg[12]/C
                         clock pessimism             -0.470     2.055    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.036     2.091    m_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 S_M_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.772     2.050    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  S_M_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.118     2.168 r  S_M_reg[8]/Q
                         net (fo=1, routed)           0.101     2.269    S_M[8]
    SLICE_X36Y63         FDRE                                         r  m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.013     2.532    clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  m_reg[8]/C
                         clock pessimism             -0.469     2.063    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.040     2.103    m_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 S_M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.664%)  route 0.106ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.773     2.051    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  S_M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.118     2.169 r  S_M_reg[0]/Q
                         net (fo=1, routed)           0.106     2.275    S_M[0]
    SLICE_X40Y56         FDRE                                         r  m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.016     2.535    clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  m_reg[0]/C
                         clock pessimism             -0.469     2.066    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.037     2.103    m_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 r3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.177%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.770     2.048    clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  r3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.118     2.166 r  r3_reg[1]/Q
                         net (fo=1, routed)           0.139     2.305    r3_reg_n_0_[1]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.028     2.333 r  r3[1]_i_1/O
                         net (fo=2, routed)           0.000     2.333    r32_out[1]
    SLICE_X40Y63         FDRE                                         r  r3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.011     2.530    clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  r3_reg[1]/C
                         clock pessimism             -0.482     2.048    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.087     2.135    r3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 r3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.177%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.776     2.054    clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  r3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.118     2.172 r  r3_reg[7]/Q
                         net (fo=1, routed)           0.139     2.311    r3_reg_n_0_[7]
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.028     2.339 r  r3[7]_i_1/O
                         net (fo=2, routed)           0.000     2.339    r32_out[7]
    SLICE_X34Y65         FDRE                                         r  r3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.017     2.536    clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  r3_reg[7]/C
                         clock pessimism             -0.482     2.054    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.087     2.141    r3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 r3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            r3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.002%)  route 0.139ns (51.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.737     2.015    clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  r3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  r3_reg[4]/Q
                         net (fo=1, routed)           0.139     2.254    r3_reg_n_0_[4]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.028     2.282 r  r3[4]_i_1/O
                         net (fo=2, routed)           0.000     2.282    r32_out[4]
    SLICE_X44Y65         FDRE                                         r  r3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.977     2.496    clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  r3_reg[4]/C
                         clock pessimism             -0.481     2.015    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.060     2.075    r3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 S_M_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.888%)  route 0.145ns (55.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.772     2.050    clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  S_M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.118     2.168 r  S_M_reg[2]/Q
                         net (fo=1, routed)           0.145     2.313    S_M[2]
    SLICE_X40Y58         FDRE                                         r  m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.015     2.534    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  m_reg[2]/C
                         clock pessimism             -0.469     2.065    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.040     2.105    m_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 S_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.888%)  route 0.145ns (55.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.772     2.050    clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  S_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.118     2.168 r  S_M_reg[4]/Q
                         net (fo=1, routed)           0.145     2.313    S_M[4]
    SLICE_X40Y58         FDRE                                         r  m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.015     2.534    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  m_reg[4]/C
                         clock pessimism             -0.469     2.065    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.040     2.105    m_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 S_M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.888%)  route 0.145ns (55.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.772     2.050    clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  S_M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.118     2.168 r  S_M_reg[1]/Q
                         net (fo=1, routed)           0.145     2.313    S_M[1]
    SLICE_X40Y58         FDRE                                         r  m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.015     2.534    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  m_reg[1]/C
                         clock pessimism             -0.469     2.065    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.032     2.097    m_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         15.000      13.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         15.000      14.250     SLICE_X36Y69   r3_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X40Y58   S_M_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X36Y65   S_M_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X35Y71   S_M_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X36Y71   S_M_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X37Y71   S_M_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X36Y69   S_M_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X36Y70   S_M_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         15.000      14.300     SLICE_X40Y60   S_M_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         7.500       7.100      SLICE_X36Y69   r3_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         7.500       7.100      SLICE_X36Y69   r3_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y63   S_M_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y64   S_M_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y64   S_M_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y64   S_M_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X39Y64   r3_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X38Y64   r3_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X40Y63   r3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X40Y63   r3_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X40Y58   S_M_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y65   S_M_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X35Y71   S_M_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X35Y71   S_M_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y71   S_M_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y71   S_M_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X37Y71   S_M_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X37Y71   S_M_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y69   S_M_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         7.500       7.150      SLICE_X36Y69   S_M_reg[14]/C



