{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652076313029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652076313038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 11:35:12 2022 " "Processing started: Mon May 09 11:35:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652076313038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076313038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE705project -c EE705project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076313038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652076313433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652076313433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652076322886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076322886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652076322889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076322889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cosine.v 1 1 " "Found 1 design units, including 1 entities, in source file cosine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cosine " "Found entity 1: cosine" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652076322892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076322892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652076322895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076322895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_main.v 1 1 " "Found 1 design units, including 1 entities, in source file test_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_main " "Found entity 1: test_main" {  } { { "test_main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/test_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652076322899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076322899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_color main.v(446) " "Verilog HDL Implicit Net warning at main.v(446): created implicit net for \"pixel_color\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 446 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076322899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_rd main.v(447) " "Verilog HDL Implicit Net warning at main.v(447): created implicit net for \"start_rd\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 447 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076322899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652076323046 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "vertices main.v(46) " "Verilog HDL warning at main.v(46): initial value for variable vertices should be constant" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 46 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652076323052 "|main"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "faces main.v(46) " "Verilog HDL warning at main.v(46): initial value for variable faces should be constant" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 46 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652076323052 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 48 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076323053 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 main.v(95) " "Verilog HDL assignment warning at main.v(95): truncated value with size 48 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076323053 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(285) " "Verilog HDL assignment warning at main.v(285): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076323122 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[2\]\[2..0\] 0 main.v(30) " "Net \"faces\[1\]\[2\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324191 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[1\]\[2..0\] 0 main.v(30) " "Net \"faces\[1\]\[1\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324192 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[0\]\[2..0\] 0 main.v(30) " "Net \"faces\[1\]\[0\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324192 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[2\]\[2..0\] 0 main.v(30) " "Net \"faces\[0\]\[2\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324192 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[1\]\[2..0\] 0 main.v(30) " "Net \"faces\[0\]\[1\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324192 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[0\]\[2..0\] 0 main.v(30) " "Net \"faces\[0\]\[0\]\[2..0\]\" at main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076324192 "|main"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertices " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertices\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652076325620 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "faces " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"faces\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652076325620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine sine:s1 " "Elaborating entity \"sine\" for hierarchy \"sine:s1\"" {  } { { "main.v" "s1" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076325857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine.v(24) " "Verilog HDL assignment warning at sine.v(24): truncated value with size 32 to match size of target (16)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine.v(28) " "Verilog HDL assignment warning at sine.v(28): truncated value with size 32 to match size of target (16)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_id sine.v(35) " "Verilog HDL Always Construct warning at sine.v(35): inferring latch(es) for variable \"addr_id\", which holds its previous value in one or more paths through the always construct" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine.v(68) " "Verilog HDL assignment warning at sine.v(68): truncated value with size 32 to match size of target (16)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val sine.v(62) " "Verilog HDL Always Construct warning at sine.v(62): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.data_a 0 sine.v(7) " "Net \"inp_sin_block.data_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.waddr_a 0 sine.v(7) " "Net \"inp_sin_block.waddr_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.we_a 0 sine.v(7) " "Net \"inp_sin_block.we_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] sine.v(67) " "Inferred latch for \"val\[0\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325858 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] sine.v(67) " "Inferred latch for \"val\[1\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] sine.v(67) " "Inferred latch for \"val\[2\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] sine.v(67) " "Inferred latch for \"val\[3\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[4\] sine.v(67) " "Inferred latch for \"val\[4\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[5\] sine.v(67) " "Inferred latch for \"val\[5\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[6\] sine.v(67) " "Inferred latch for \"val\[6\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[7\] sine.v(67) " "Inferred latch for \"val\[7\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[8\] sine.v(67) " "Inferred latch for \"val\[8\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[9\] sine.v(67) " "Inferred latch for \"val\[9\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[10\] sine.v(67) " "Inferred latch for \"val\[10\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[11\] sine.v(67) " "Inferred latch for \"val\[11\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[12\] sine.v(67) " "Inferred latch for \"val\[12\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[13\] sine.v(67) " "Inferred latch for \"val\[13\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[14\] sine.v(67) " "Inferred latch for \"val\[14\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[15\] sine.v(67) " "Inferred latch for \"val\[15\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[0\] sine.v(43) " "Inferred latch for \"addr_id\[0\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[1\] sine.v(43) " "Inferred latch for \"addr_id\[1\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[2\] sine.v(43) " "Inferred latch for \"addr_id\[2\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[3\] sine.v(43) " "Inferred latch for \"addr_id\[3\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[4\] sine.v(43) " "Inferred latch for \"addr_id\[4\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[5\] sine.v(43) " "Inferred latch for \"addr_id\[5\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[6\] sine.v(43) " "Inferred latch for \"addr_id\[6\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[7\] sine.v(43) " "Inferred latch for \"addr_id\[7\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[8\] sine.v(43) " "Inferred latch for \"addr_id\[8\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[9\] sine.v(43) " "Inferred latch for \"addr_id\[9\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[10\] sine.v(43) " "Inferred latch for \"addr_id\[10\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[11\] sine.v(43) " "Inferred latch for \"addr_id\[11\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[12\] sine.v(43) " "Inferred latch for \"addr_id\[12\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[13\] sine.v(43) " "Inferred latch for \"addr_id\[13\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[14\] sine.v(43) " "Inferred latch for \"addr_id\[14\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[15\] sine.v(43) " "Inferred latch for \"addr_id\[15\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[16\] sine.v(43) " "Inferred latch for \"addr_id\[16\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[17\] sine.v(43) " "Inferred latch for \"addr_id\[17\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[18\] sine.v(43) " "Inferred latch for \"addr_id\[18\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[19\] sine.v(43) " "Inferred latch for \"addr_id\[19\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[20\] sine.v(43) " "Inferred latch for \"addr_id\[20\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[21\] sine.v(43) " "Inferred latch for \"addr_id\[21\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[22\] sine.v(43) " "Inferred latch for \"addr_id\[22\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[23\] sine.v(43) " "Inferred latch for \"addr_id\[23\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[24\] sine.v(43) " "Inferred latch for \"addr_id\[24\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[25\] sine.v(43) " "Inferred latch for \"addr_id\[25\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[26\] sine.v(43) " "Inferred latch for \"addr_id\[26\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[27\] sine.v(43) " "Inferred latch for \"addr_id\[27\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[28\] sine.v(43) " "Inferred latch for \"addr_id\[28\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[29\] sine.v(43) " "Inferred latch for \"addr_id\[29\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325859 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[30\] sine.v(43) " "Inferred latch for \"addr_id\[30\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325860 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[31\] sine.v(43) " "Inferred latch for \"addr_id\[31\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325860 "|main|sine:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cosine cosine:c1 " "Elaborating entity \"cosine\" for hierarchy \"cosine:c1\"" {  } { { "main.v" "c1" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076325862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cosine.v(22) " "Verilog HDL assignment warning at cosine.v(22): truncated value with size 32 to match size of target (16)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cosine.v(26) " "Verilog HDL assignment warning at cosine.v(26): truncated value with size 32 to match size of target (16)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_id cosine.v(34) " "Verilog HDL Always Construct warning at cosine.v(34): inferring latch(es) for variable \"addr_id\", which holds its previous value in one or more paths through the always construct" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cosine.v(65) " "Verilog HDL assignment warning at cosine.v(65): truncated value with size 32 to match size of target (16)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val cosine.v(59) " "Verilog HDL Always Construct warning at cosine.v(59): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.data_a 0 cosine.v(7) " "Net \"inp_sin_block.data_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.waddr_a 0 cosine.v(7) " "Net \"inp_sin_block.waddr_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.we_a 0 cosine.v(7) " "Net \"inp_sin_block.we_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] cosine.v(64) " "Inferred latch for \"val\[0\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] cosine.v(64) " "Inferred latch for \"val\[1\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] cosine.v(64) " "Inferred latch for \"val\[2\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] cosine.v(64) " "Inferred latch for \"val\[3\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[4\] cosine.v(64) " "Inferred latch for \"val\[4\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[5\] cosine.v(64) " "Inferred latch for \"val\[5\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[6\] cosine.v(64) " "Inferred latch for \"val\[6\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325863 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[7\] cosine.v(64) " "Inferred latch for \"val\[7\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[8\] cosine.v(64) " "Inferred latch for \"val\[8\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[9\] cosine.v(64) " "Inferred latch for \"val\[9\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[10\] cosine.v(64) " "Inferred latch for \"val\[10\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[11\] cosine.v(64) " "Inferred latch for \"val\[11\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[12\] cosine.v(64) " "Inferred latch for \"val\[12\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[13\] cosine.v(64) " "Inferred latch for \"val\[13\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[14\] cosine.v(64) " "Inferred latch for \"val\[14\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[15\] cosine.v(64) " "Inferred latch for \"val\[15\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[0\] cosine.v(41) " "Inferred latch for \"addr_id\[0\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[1\] cosine.v(41) " "Inferred latch for \"addr_id\[1\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[2\] cosine.v(41) " "Inferred latch for \"addr_id\[2\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[3\] cosine.v(41) " "Inferred latch for \"addr_id\[3\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[4\] cosine.v(41) " "Inferred latch for \"addr_id\[4\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[5\] cosine.v(41) " "Inferred latch for \"addr_id\[5\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[6\] cosine.v(41) " "Inferred latch for \"addr_id\[6\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[7\] cosine.v(41) " "Inferred latch for \"addr_id\[7\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[8\] cosine.v(41) " "Inferred latch for \"addr_id\[8\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[9\] cosine.v(41) " "Inferred latch for \"addr_id\[9\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[10\] cosine.v(41) " "Inferred latch for \"addr_id\[10\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[11\] cosine.v(41) " "Inferred latch for \"addr_id\[11\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[12\] cosine.v(41) " "Inferred latch for \"addr_id\[12\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[13\] cosine.v(41) " "Inferred latch for \"addr_id\[13\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[14\] cosine.v(41) " "Inferred latch for \"addr_id\[14\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[15\] cosine.v(41) " "Inferred latch for \"addr_id\[15\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[16\] cosine.v(41) " "Inferred latch for \"addr_id\[16\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[17\] cosine.v(41) " "Inferred latch for \"addr_id\[17\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[18\] cosine.v(41) " "Inferred latch for \"addr_id\[18\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[19\] cosine.v(41) " "Inferred latch for \"addr_id\[19\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[20\] cosine.v(41) " "Inferred latch for \"addr_id\[20\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[21\] cosine.v(41) " "Inferred latch for \"addr_id\[21\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[22\] cosine.v(41) " "Inferred latch for \"addr_id\[22\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[23\] cosine.v(41) " "Inferred latch for \"addr_id\[23\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[24\] cosine.v(41) " "Inferred latch for \"addr_id\[24\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[25\] cosine.v(41) " "Inferred latch for \"addr_id\[25\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[26\] cosine.v(41) " "Inferred latch for \"addr_id\[26\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[27\] cosine.v(41) " "Inferred latch for \"addr_id\[27\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[28\] cosine.v(41) " "Inferred latch for \"addr_id\[28\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[29\] cosine.v(41) " "Inferred latch for \"addr_id\[29\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[30\] cosine.v(41) " "Inferred latch for \"addr_id\[30\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[31\] cosine.v(41) " "Inferred latch for \"addr_id\[31\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076325864 "|main|cosine:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGAdriver " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGAdriver\"" {  } { { "main.v" "VGAdriver" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076325867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(29) " "Verilog HDL assignment warning at VGA.v(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/VGA.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325868 "|main|VGA:VGAdriver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(35) " "Verilog HDL assignment warning at VGA.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/VGA.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652076325868 "|main|VGA:VGAdriver"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine:s2\|inp_sin_block " "RAM logic \"sine:s2\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "sine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cosine:c2\|inp_sin_block " "RAM logic \"cosine:c2\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "cosine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine:s3\|inp_sin_block " "RAM logic \"sine:s3\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "sine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cosine:c3\|inp_sin_block " "RAM logic \"cosine:c3\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "cosine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine:s1\|inp_sin_block " "RAM logic \"sine:s1\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "sine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/sine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cosine:c1\|inp_sin_block " "RAM logic \"cosine:c1\|inp_sin_block\" is uninferred due to inappropriate RAM size" {  } { { "cosine.v" "inp_sin_block" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/cosine.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652076330146 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652076330146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_sync_n VCC " "Pin \"VGA_sync_n\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|VGA_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_blank_n VCC " "Pin \"VGA_blank_n\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652076330282 "|main|VGA_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652076330282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652076330324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "429 " "429 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652076330557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652076330672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652076330672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "97 " "Design contains 97 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr_screen " "No output dependent on input pin \"clr_screen\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|clr_screen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[15\] " "No output dependent on input pin \"dx_coordinate\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[14\] " "No output dependent on input pin \"dx_coordinate\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[13\] " "No output dependent on input pin \"dx_coordinate\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[12\] " "No output dependent on input pin \"dx_coordinate\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[11\] " "No output dependent on input pin \"dx_coordinate\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[10\] " "No output dependent on input pin \"dx_coordinate\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[9\] " "No output dependent on input pin \"dx_coordinate\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[8\] " "No output dependent on input pin \"dx_coordinate\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[7\] " "No output dependent on input pin \"dx_coordinate\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[6\] " "No output dependent on input pin \"dx_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[5\] " "No output dependent on input pin \"dx_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[4\] " "No output dependent on input pin \"dx_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[3\] " "No output dependent on input pin \"dx_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[2\] " "No output dependent on input pin \"dx_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[1\] " "No output dependent on input pin \"dx_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[0\] " "No output dependent on input pin \"dx_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dx_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[15\] " "No output dependent on input pin \"dy_coordinate\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[14\] " "No output dependent on input pin \"dy_coordinate\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[13\] " "No output dependent on input pin \"dy_coordinate\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[12\] " "No output dependent on input pin \"dy_coordinate\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[11\] " "No output dependent on input pin \"dy_coordinate\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[10\] " "No output dependent on input pin \"dy_coordinate\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[9\] " "No output dependent on input pin \"dy_coordinate\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[8\] " "No output dependent on input pin \"dy_coordinate\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[7\] " "No output dependent on input pin \"dy_coordinate\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[6\] " "No output dependent on input pin \"dy_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[5\] " "No output dependent on input pin \"dy_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[4\] " "No output dependent on input pin \"dy_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[3\] " "No output dependent on input pin \"dy_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[2\] " "No output dependent on input pin \"dy_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[1\] " "No output dependent on input pin \"dy_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[0\] " "No output dependent on input pin \"dy_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dy_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[15\] " "No output dependent on input pin \"dz_coordinate\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[14\] " "No output dependent on input pin \"dz_coordinate\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[13\] " "No output dependent on input pin \"dz_coordinate\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[12\] " "No output dependent on input pin \"dz_coordinate\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[11\] " "No output dependent on input pin \"dz_coordinate\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[10\] " "No output dependent on input pin \"dz_coordinate\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[9\] " "No output dependent on input pin \"dz_coordinate\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[8\] " "No output dependent on input pin \"dz_coordinate\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[7\] " "No output dependent on input pin \"dz_coordinate\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[6\] " "No output dependent on input pin \"dz_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[5\] " "No output dependent on input pin \"dz_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[4\] " "No output dependent on input pin \"dz_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[3\] " "No output dependent on input pin \"dz_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[2\] " "No output dependent on input pin \"dz_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[1\] " "No output dependent on input pin \"dz_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[0\] " "No output dependent on input pin \"dz_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|dz_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[15\] " "No output dependent on input pin \"beta\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[14\] " "No output dependent on input pin \"beta\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[13\] " "No output dependent on input pin \"beta\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[12\] " "No output dependent on input pin \"beta\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[11\] " "No output dependent on input pin \"beta\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[10\] " "No output dependent on input pin \"beta\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[9\] " "No output dependent on input pin \"beta\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[8\] " "No output dependent on input pin \"beta\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[7\] " "No output dependent on input pin \"beta\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[6\] " "No output dependent on input pin \"beta\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[5\] " "No output dependent on input pin \"beta\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[4\] " "No output dependent on input pin \"beta\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[3\] " "No output dependent on input pin \"beta\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[2\] " "No output dependent on input pin \"beta\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[1\] " "No output dependent on input pin \"beta\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[0\] " "No output dependent on input pin \"beta\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|beta[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[15\] " "No output dependent on input pin \"gamma\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[14\] " "No output dependent on input pin \"gamma\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[13\] " "No output dependent on input pin \"gamma\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[12\] " "No output dependent on input pin \"gamma\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[11\] " "No output dependent on input pin \"gamma\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[10\] " "No output dependent on input pin \"gamma\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[9\] " "No output dependent on input pin \"gamma\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[8\] " "No output dependent on input pin \"gamma\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[7\] " "No output dependent on input pin \"gamma\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[6\] " "No output dependent on input pin \"gamma\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[5\] " "No output dependent on input pin \"gamma\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[4\] " "No output dependent on input pin \"gamma\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[3\] " "No output dependent on input pin \"gamma\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[2\] " "No output dependent on input pin \"gamma\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[1\] " "No output dependent on input pin \"gamma\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[0\] " "No output dependent on input pin \"gamma\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|gamma[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[15\] " "No output dependent on input pin \"alpha\[15\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[14\] " "No output dependent on input pin \"alpha\[14\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[13\] " "No output dependent on input pin \"alpha\[13\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[12\] " "No output dependent on input pin \"alpha\[12\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[11\] " "No output dependent on input pin \"alpha\[11\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[10\] " "No output dependent on input pin \"alpha\[10\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[9\] " "No output dependent on input pin \"alpha\[9\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[8\] " "No output dependent on input pin \"alpha\[8\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[7\] " "No output dependent on input pin \"alpha\[7\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[6\] " "No output dependent on input pin \"alpha\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[5\] " "No output dependent on input pin \"alpha\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[4\] " "No output dependent on input pin \"alpha\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[3\] " "No output dependent on input pin \"alpha\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[2\] " "No output dependent on input pin \"alpha\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[1\] " "No output dependent on input pin \"alpha\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[0\] " "No output dependent on input pin \"alpha\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/EE705 VLSI Design Lab/project/EE705/EE705/Verilog Implementation/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652076330716 "|main|alpha[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652076330716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652076330720 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652076330720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652076330720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652076330720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652076330744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 11:35:30 2022 " "Processing ended: Mon May 09 11:35:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652076330744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652076330744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652076330744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652076330744 ""}
