{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:37:43 2013 " "Info: Processing started: Tue Dec 03 23:37:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledy -c ledy " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ledy -c ledy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-freq_div_architecture " "Info: Found design unit 1: freq_div-freq_div_architecture" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Info: Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledy.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ledy " "Info: Found entity 1: ledy" {  } { { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "green_leds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file green_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 green_leds-green_leds_architecture " "Info: Found design unit 1: green_leds-green_leds_architecture" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 green_leds " "Info: Found entity 1: green_leds" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledy " "Info: Elaborating entity \"ledy\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:inst1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:inst1\"" {  } { { "ledy.bdf" "inst1" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 128 176 464 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "green_leds green_leds:inst " "Info: Elaborating entity \"green_leds\" for hierarchy \"green_leds:inst\"" {  } { { "ledy.bdf" "inst" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { -8 752 1072 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 23:37:48 2013 " "Info: Processing ended: Tue Dec 03 23:37:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:37:51 2013 " "Info: Processing started: Tue Dec 03 23:37:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ledy -c ledy " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ledy -c ledy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledy EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ledy\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 12 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_clk " "Info: Pin out_clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_clk } } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 280 488 664 296 "out_clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_l " "Info: Pin clk_l not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_l } } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_l (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clk_l (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_l } } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lukasz/Desktop/kolos/ledy/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 55 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.093 ns register register " "Info: Estimated most critical path is register to register delay of 5.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:inst1\|i\[0\] 1 REG LAB_X57_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X57_Y14; Fanout = 2; REG Node = 'freq_div:inst1\|i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:inst1|i[0] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns freq_div:inst1\|Add0~1 2 COMB LAB_X57_Y14 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { freq_div:inst1|i[0] freq_div:inst1|Add0~1 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns freq_div:inst1\|Add0~3 3 COMB LAB_X57_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~1 freq_div:inst1|Add0~3 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns freq_div:inst1\|Add0~5 4 COMB LAB_X57_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~3 freq_div:inst1|Add0~5 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns freq_div:inst1\|Add0~7 5 COMB LAB_X57_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~5 freq_div:inst1|Add0~7 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns freq_div:inst1\|Add0~9 6 COMB LAB_X57_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns freq_div:inst1\|Add0~11 7 COMB LAB_X57_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns freq_div:inst1\|Add0~13 8 COMB LAB_X57_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns freq_div:inst1\|Add0~15 9 COMB LAB_X57_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns freq_div:inst1\|Add0~17 10 COMB LAB_X57_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns freq_div:inst1\|Add0~19 11 COMB LAB_X57_Y14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns freq_div:inst1\|Add0~21 12 COMB LAB_X57_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns freq_div:inst1\|Add0~23 13 COMB LAB_X57_Y14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns freq_div:inst1\|Add0~25 14 COMB LAB_X57_Y13 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns freq_div:inst1\|Add0~27 15 COMB LAB_X57_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns freq_div:inst1\|Add0~29 16 COMB LAB_X57_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns freq_div:inst1\|Add0~31 17 COMB LAB_X57_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns freq_div:inst1\|Add0~33 18 COMB LAB_X57_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~31 freq_div:inst1|Add0~33 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns freq_div:inst1\|Add0~35 19 COMB LAB_X57_Y13 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~33 freq_div:inst1|Add0~35 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns freq_div:inst1\|Add0~37 20 COMB LAB_X57_Y13 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~35 freq_div:inst1|Add0~37 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.647 ns freq_div:inst1\|Add0~38 21 COMB LAB_X57_Y13 2 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 2.647 ns; Loc. = LAB_X57_Y13; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:inst1|Add0~37 freq_div:inst1|Add0~38 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 3.689 ns freq_div:inst1\|Equal0~5 22 COMB LAB_X57_Y14 2 " "Info: 22: + IC(0.892 ns) + CELL(0.150 ns) = 3.689 ns; Loc. = LAB_X57_Y14; Fanout = 2; COMB Node = 'freq_div:inst1\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { freq_div:inst1|Add0~38 freq_div:inst1|Equal0~5 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 4.253 ns freq_div:inst1\|i~0 23 COMB LAB_X57_Y14 3 " "Info: 23: + IC(0.127 ns) + CELL(0.437 ns) = 4.253 ns; Loc. = LAB_X57_Y14; Fanout = 3; COMB Node = 'freq_div:inst1\|i~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { freq_div:inst1|Equal0~5 freq_div:inst1|i~0 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 5.009 ns freq_div:inst1\|i~2 24 COMB LAB_X58_Y14 1 " "Info: 24: + IC(0.606 ns) + CELL(0.150 ns) = 5.009 ns; Loc. = LAB_X58_Y14; Fanout = 1; COMB Node = 'freq_div:inst1\|i~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { freq_div:inst1|i~0 freq_div:inst1|i~2 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.093 ns freq_div:inst1\|i\[3\] 25 REG LAB_X58_Y14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 5.093 ns; Loc. = LAB_X58_Y14; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 57.39 % ) " "Info: Total cell delay = 2.923 ns ( 57.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 42.61 % ) " "Info: Total interconnect delay = 2.170 ns ( 42.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.093 ns" { freq_div:inst1|i[0] freq_div:inst1|Add0~1 freq_div:inst1|Add0~3 freq_div:inst1|Add0~5 freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 freq_div:inst1|Add0~33 freq_div:inst1|Add0~35 freq_div:inst1|Add0~37 freq_div:inst1|Add0~38 freq_div:inst1|Equal0~5 freq_div:inst1|i~0 freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_clk 0 " "Info: Pin \"out_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[8\] 0 " "Info: Pin \"leds\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[7\] 0 " "Info: Pin \"leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[6\] 0 " "Info: Pin \"leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Info: Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Info: Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Info: Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Info: Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Info: Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Info: Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 23:38:08 2013 " "Info: Processing ended: Tue Dec 03 23:38:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:38:09 2013 " "Info: Processing started: Tue Dec 03 23:38:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ledy -c ledy " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ledy -c ledy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 23:38:15 2013 " "Info: Processing ended: Tue Dec 03 23:38:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:38:17 2013 " "Info: Processing started: Tue Dec 03 23:38:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ledy -c ledy --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ledy -c ledy --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_l " "Info: Assuming node \"clk_l\" is an undefined clock" {  } { { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_l" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:inst1\|i\[0\] register freq_div:inst1\|i\[3\] 194.97 MHz 5.129 ns Internal " "Info: Clock \"clk\" has Internal fmax of 194.97 MHz between source register \"freq_div:inst1\|i\[0\]\" and destination register \"freq_div:inst1\|i\[3\]\" (period= 5.129 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.916 ns + Longest register register " "Info: + Longest register to register delay is 4.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:inst1\|i\[0\] 1 REG LCFF_X57_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y14_N1; Fanout = 2; REG Node = 'freq_div:inst1\|i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:inst1|i[0] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.393 ns) 0.696 ns freq_div:inst1\|Add0~1 2 COMB LCCOMB_X57_Y14_N8 2 " "Info: 2: + IC(0.303 ns) + CELL(0.393 ns) = 0.696 ns; Loc. = LCCOMB_X57_Y14_N8; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { freq_div:inst1|i[0] freq_div:inst1|Add0~1 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.767 ns freq_div:inst1\|Add0~3 3 COMB LCCOMB_X57_Y14_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.767 ns; Loc. = LCCOMB_X57_Y14_N10; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~1 freq_div:inst1|Add0~3 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.838 ns freq_div:inst1\|Add0~5 4 COMB LCCOMB_X57_Y14_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.838 ns; Loc. = LCCOMB_X57_Y14_N12; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~3 freq_div:inst1|Add0~5 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.997 ns freq_div:inst1\|Add0~7 5 COMB LCCOMB_X57_Y14_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 0.997 ns; Loc. = LCCOMB_X57_Y14_N14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { freq_div:inst1|Add0~5 freq_div:inst1|Add0~7 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.068 ns freq_div:inst1\|Add0~9 6 COMB LCCOMB_X57_Y14_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X57_Y14_N16; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.139 ns freq_div:inst1\|Add0~11 7 COMB LCCOMB_X57_Y14_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.139 ns; Loc. = LCCOMB_X57_Y14_N18; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.210 ns freq_div:inst1\|Add0~13 8 COMB LCCOMB_X57_Y14_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.210 ns; Loc. = LCCOMB_X57_Y14_N20; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.281 ns freq_div:inst1\|Add0~15 9 COMB LCCOMB_X57_Y14_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.281 ns; Loc. = LCCOMB_X57_Y14_N22; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.352 ns freq_div:inst1\|Add0~17 10 COMB LCCOMB_X57_Y14_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.352 ns; Loc. = LCCOMB_X57_Y14_N24; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.423 ns freq_div:inst1\|Add0~19 11 COMB LCCOMB_X57_Y14_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.423 ns; Loc. = LCCOMB_X57_Y14_N26; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.494 ns freq_div:inst1\|Add0~21 12 COMB LCCOMB_X57_Y14_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.494 ns; Loc. = LCCOMB_X57_Y14_N28; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.640 ns freq_div:inst1\|Add0~23 13 COMB LCCOMB_X57_Y14_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.640 ns; Loc. = LCCOMB_X57_Y14_N30; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns freq_div:inst1\|Add0~25 14 COMB LCCOMB_X57_Y13_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X57_Y13_N0; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns freq_div:inst1\|Add0~27 15 COMB LCCOMB_X57_Y13_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X57_Y13_N2; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.853 ns freq_div:inst1\|Add0~29 16 COMB LCCOMB_X57_Y13_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.853 ns; Loc. = LCCOMB_X57_Y13_N4; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.924 ns freq_div:inst1\|Add0~31 17 COMB LCCOMB_X57_Y13_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.924 ns; Loc. = LCCOMB_X57_Y13_N6; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.995 ns freq_div:inst1\|Add0~33 18 COMB LCCOMB_X57_Y13_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.995 ns; Loc. = LCCOMB_X57_Y13_N8; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~31 freq_div:inst1|Add0~33 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.405 ns freq_div:inst1\|Add0~34 19 COMB LCCOMB_X57_Y13_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 2.405 ns; Loc. = LCCOMB_X57_Y13_N10; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:inst1|Add0~33 freq_div:inst1|Add0~34 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.398 ns) 3.527 ns freq_div:inst1\|Equal0~5 20 COMB LCCOMB_X57_Y14_N4 2 " "Info: 20: + IC(0.724 ns) + CELL(0.398 ns) = 3.527 ns; Loc. = LCCOMB_X57_Y14_N4; Fanout = 2; COMB Node = 'freq_div:inst1\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { freq_div:inst1|Add0~34 freq_div:inst1|Equal0~5 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 4.113 ns freq_div:inst1\|i~0 21 COMB LCCOMB_X57_Y14_N6 3 " "Info: 21: + IC(0.436 ns) + CELL(0.150 ns) = 4.113 ns; Loc. = LCCOMB_X57_Y14_N6; Fanout = 3; COMB Node = 'freq_div:inst1\|i~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { freq_div:inst1|Equal0~5 freq_div:inst1|i~0 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 4.832 ns freq_div:inst1\|i~2 22 COMB LCCOMB_X58_Y14_N18 1 " "Info: 22: + IC(0.444 ns) + CELL(0.275 ns) = 4.832 ns; Loc. = LCCOMB_X58_Y14_N18; Fanout = 1; COMB Node = 'freq_div:inst1\|i~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { freq_div:inst1|i~0 freq_div:inst1|i~2 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.916 ns freq_div:inst1\|i\[3\] 23 REG LCFF_X58_Y14_N19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 4.916 ns; Loc. = LCFF_X58_Y14_N19; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 61.21 % ) " "Info: Total cell delay = 3.009 ns ( 61.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 38.79 % ) " "Info: Total interconnect delay = 1.907 ns ( 38.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { freq_div:inst1|i[0] freq_div:inst1|Add0~1 freq_div:inst1|Add0~3 freq_div:inst1|Add0~5 freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 freq_div:inst1|Add0~33 freq_div:inst1|Add0~34 freq_div:inst1|Equal0~5 freq_div:inst1|i~0 freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { freq_div:inst1|i[0] {} freq_div:inst1|Add0~1 {} freq_div:inst1|Add0~3 {} freq_div:inst1|Add0~5 {} freq_div:inst1|Add0~7 {} freq_div:inst1|Add0~9 {} freq_div:inst1|Add0~11 {} freq_div:inst1|Add0~13 {} freq_div:inst1|Add0~15 {} freq_div:inst1|Add0~17 {} freq_div:inst1|Add0~19 {} freq_div:inst1|Add0~21 {} freq_div:inst1|Add0~23 {} freq_div:inst1|Add0~25 {} freq_div:inst1|Add0~27 {} freq_div:inst1|Add0~29 {} freq_div:inst1|Add0~31 {} freq_div:inst1|Add0~33 {} freq_div:inst1|Add0~34 {} freq_div:inst1|Equal0~5 {} freq_div:inst1|i~0 {} freq_div:inst1|i~2 {} freq_div:inst1|i[3] {} } { 0.000ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.436ns 0.444ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns freq_div:inst1\|i\[3\] 3 REG LCFF_X58_Y14_N19 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X58_Y14_N19; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns freq_div:inst1\|i\[0\] 3 REG LCFF_X57_Y14_N1 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X57_Y14_N1; Fanout = 2; REG Node = 'freq_div:inst1\|i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl freq_div:inst1|i[0] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl freq_div:inst1|i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl freq_div:inst1|i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { freq_div:inst1|i[0] freq_div:inst1|Add0~1 freq_div:inst1|Add0~3 freq_div:inst1|Add0~5 freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 freq_div:inst1|Add0~33 freq_div:inst1|Add0~34 freq_div:inst1|Equal0~5 freq_div:inst1|i~0 freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { freq_div:inst1|i[0] {} freq_div:inst1|Add0~1 {} freq_div:inst1|Add0~3 {} freq_div:inst1|Add0~5 {} freq_div:inst1|Add0~7 {} freq_div:inst1|Add0~9 {} freq_div:inst1|Add0~11 {} freq_div:inst1|Add0~13 {} freq_div:inst1|Add0~15 {} freq_div:inst1|Add0~17 {} freq_div:inst1|Add0~19 {} freq_div:inst1|Add0~21 {} freq_div:inst1|Add0~23 {} freq_div:inst1|Add0~25 {} freq_div:inst1|Add0~27 {} freq_div:inst1|Add0~29 {} freq_div:inst1|Add0~31 {} freq_div:inst1|Add0~33 {} freq_div:inst1|Add0~34 {} freq_div:inst1|Equal0~5 {} freq_div:inst1|i~0 {} freq_div:inst1|i~2 {} freq_div:inst1|i[3] {} } { 0.000ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.436ns 0.444ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl freq_div:inst1|i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_l register green_leds:inst\|i\[2\] register green_leds:inst\|leds\[6\] 392.62 MHz 2.547 ns Internal " "Info: Clock \"clk_l\" has Internal fmax of 392.62 MHz between source register \"green_leds:inst\|i\[2\]\" and destination register \"green_leds:inst\|leds\[6\]\" (period= 2.547 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.333 ns + Longest register register " "Info: + Longest register to register delay is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green_leds:inst\|i\[2\] 1 REG LCFF_X37_Y12_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N1; Fanout = 4; REG Node = 'green_leds:inst\|i\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_leds:inst|i[2] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.398 ns) 0.915 ns green_leds:inst\|i~0 2 COMB LCCOMB_X37_Y12_N2 2 " "Info: 2: + IC(0.517 ns) + CELL(0.398 ns) = 0.915 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 2; COMB Node = 'green_leds:inst\|i~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { green_leds:inst|i[2] green_leds:inst|i~0 } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.313 ns green_leds:inst\|i~1 3 COMB LCCOMB_X37_Y12_N26 10 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.313 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 10; COMB Node = 'green_leds:inst\|i~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { green_leds:inst|i~0 green_leds:inst|i~1 } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.398 ns) 2.249 ns green_leds:inst\|Decoder0~2 4 COMB LCCOMB_X37_Y12_N4 1 " "Info: 4: + IC(0.538 ns) + CELL(0.398 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 1; COMB Node = 'green_leds:inst\|Decoder0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { green_leds:inst|i~1 green_leds:inst|Decoder0~2 } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.333 ns green_leds:inst\|leds\[6\] 5 REG LCFF_X37_Y12_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.333 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 1; REG Node = 'green_leds:inst\|leds\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { green_leds:inst|Decoder0~2 green_leds:inst|leds[6] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 44.15 % ) " "Info: Total cell delay = 1.030 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.303 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { green_leds:inst|i[2] green_leds:inst|i~0 green_leds:inst|i~1 green_leds:inst|Decoder0~2 green_leds:inst|leds[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { green_leds:inst|i[2] {} green_leds:inst|i~0 {} green_leds:inst|i~1 {} green_leds:inst|Decoder0~2 {} green_leds:inst|leds[6] {} } { 0.000ns 0.517ns 0.248ns 0.538ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_l destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_l\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_l 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'clk_l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_l~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'clk_l~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_l clk_l~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns green_leds:inst\|leds\[6\] 3 REG LCFF_X37_Y12_N5 1 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 1; REG Node = 'green_leds:inst\|leds\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clk_l~clkctrl green_leds:inst|leds[6] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[6] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_l source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"clk_l\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_l 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'clk_l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_l~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'clk_l~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_l clk_l~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns green_leds:inst\|i\[2\] 3 REG LCFF_X37_Y12_N1 4 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X37_Y12_N1; Fanout = 4; REG Node = 'green_leds:inst\|i\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clk_l~clkctrl green_leds:inst|i[2] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|i[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[2] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[6] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|i[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[2] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { green_leds:inst|i[2] green_leds:inst|i~0 green_leds:inst|i~1 green_leds:inst|Decoder0~2 green_leds:inst|leds[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { green_leds:inst|i[2] {} green_leds:inst|i~0 {} green_leds:inst|i~1 {} green_leds:inst|Decoder0~2 {} green_leds:inst|leds[6] {} } { 0.000ns 0.517ns 0.248ns 0.538ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.398ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[6] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|i[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[2] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_l leds\[2\] green_leds:inst\|leds\[2\] 9.409 ns register " "Info: tco from clock \"clk_l\" to destination pin \"leds\[2\]\" through register \"green_leds:inst\|leds\[2\]\" is 9.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_l source 2.656 ns + Longest register " "Info: + Longest clock path from clock \"clk_l\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_l 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'clk_l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_l~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'clk_l~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_l clk_l~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns green_leds:inst\|leds\[2\] 3 REG LCFF_X37_Y12_N29 1 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X37_Y12_N29; Fanout = 1; REG Node = 'green_leds:inst\|leds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clk_l~clkctrl green_leds:inst|leds[2] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[2] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.503 ns + Longest register pin " "Info: + Longest register to pin delay is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green_leds:inst\|leds\[2\] 1 REG LCFF_X37_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N29; Fanout = 1; REG Node = 'green_leds:inst\|leds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_leds:inst|leds[2] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.715 ns) + CELL(2.788 ns) 6.503 ns leds\[2\] 2 PIN PIN_W19 0 " "Info: 2: + IC(3.715 ns) + CELL(2.788 ns) = 6.503 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'leds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { green_leds:inst|leds[2] leds[2] } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 80 1128 1304 96 "leds\[8..0\]" "" } { 72 1072 1128 88 "leds\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 42.87 % ) " "Info: Total cell delay = 2.788 ns ( 42.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.715 ns ( 57.13 % ) " "Info: Total interconnect delay = 3.715 ns ( 57.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { green_leds:inst|leds[2] leds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { green_leds:inst|leds[2] {} leds[2] {} } { 0.000ns 3.715ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[2] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { green_leds:inst|leds[2] leds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { green_leds:inst|leds[2] {} leds[2] {} } { 0.000ns 3.715ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 23:38:18 2013 " "Info: Processing ended: Tue Dec 03 23:38:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
