{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578340338478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578340338478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:52:18 2020 " "Processing started: Mon Jan 06 14:52:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578340338478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340338478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340338479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578340339373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578340339373 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SISTEMA.qsys " "Elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340349030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:33 Progress: Loading PROYECTOBE/SISTEMA.qsys " "2020.01.06.14:52:33 Progress: Loading PROYECTOBE/SISTEMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340353061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:33 Progress: Reading input file " "2020.01.06.14:52:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340353569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:33 Progress: Adding CLOCK_50 \[clock_source 16.1\] " "2020.01.06.14:52:33 Progress: Adding CLOCK_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340353681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Parameterizing module CLOCK_50 " "2020.01.06.14:52:34 Progress: Parameterizing module CLOCK_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Adding FC28 \[altera_avalon_pio 16.1\] " "2020.01.06.14:52:34 Progress: Adding FC28 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Parameterizing module FC28 " "2020.01.06.14:52:34 Progress: Parameterizing module FC28" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\] " "2020.01.06.14:52:34 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Parameterizing module JTAG_UART " "2020.01.06.14:52:34 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:34 Progress: Adding LDR \[altera_up_avalon_adc 16.1\] " "2020.01.06.14:52:34 Progress: Adding LDR \[altera_up_avalon_adc 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340354623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module LDR " "2020.01.06.14:52:35 Progress: Parameterizing module LDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding PLL \[altera_pll 16.1\] " "2020.01.06.14:52:35 Progress: Adding PLL \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module PLL " "2020.01.06.14:52:35 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding Procesador1 \[altera_nios2_gen2 16.1\] " "2020.01.06.14:52:35 Progress: Adding Procesador1 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module Procesador1 " "2020.01.06.14:52:35 Progress: Parameterizing module Procesador1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding Procesador2 \[altera_nios2_gen2 16.1\] " "2020.01.06.14:52:35 Progress: Adding Procesador2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module Procesador2 " "2020.01.06.14:52:35 Progress: Parameterizing module Procesador2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\] " "2020.01.06.14:52:35 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module SDRAM " "2020.01.06.14:52:35 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 16.1\] " "2020.01.06.14:52:35 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module SRAM1 " "2020.01.06.14:52:35 Progress: Parameterizing module SRAM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding SRAM2 \[altera_avalon_onchip_memory2 16.1\] " "2020.01.06.14:52:35 Progress: Adding SRAM2 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module SRAM2 " "2020.01.06.14:52:35 Progress: Parameterizing module SRAM2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Adding TIMER \[altera_avalon_timer 16.1\] " "2020.01.06.14:52:35 Progress: Adding TIMER \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Parameterizing module TIMER " "2020.01.06.14:52:35 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:35 Progress: Building connections " "2020.01.06.14:52:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340355967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:36 Progress: Parameterizing connections " "2020.01.06.14:52:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340356014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:36 Progress: Validating " "2020.01.06.14:52:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340356014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.06.14:52:38 Progress: Done reading input file " "2020.01.06.14:52:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340358529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.FC28: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "SISTEMA.FC28: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340359956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340359956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "SISTEMA.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340359957 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SISTEMA.PLL: Able to implement PLL - Actual settings differ from Requested settings " "SISTEMA.PLL: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340359957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340359957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH " "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340360781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FC28: Starting RTL generation for module 'SISTEMA_FC28' " "FC28: Starting RTL generation for module 'SISTEMA_FC28'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FC28:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_FC28 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0001_FC28_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0001_FC28_gen//SISTEMA_FC28_component_configuration.pl  --do_build_sim=0  \] " "FC28:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_FC28 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0001_FC28_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0001_FC28_gen//SISTEMA_FC28_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FC28: Done RTL generation for module 'SISTEMA_FC28' " "FC28: Done RTL generation for module 'SISTEMA_FC28'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FC28: \"SISTEMA\" instantiated altera_avalon_pio \"FC28\" " "FC28: \"SISTEMA\" instantiated altera_avalon_pio \"FC28\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0002_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0002_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340366953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340367281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340367281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: Starting Generation of ADC Controller for DE-series Board " "LDR: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340367281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: C:/intelfpga/16.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0003_sopcgen/SISTEMA_LDR.v " "LDR: C:/intelfpga/16.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0003_sopcgen/SISTEMA_LDR.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340367281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\" " "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340369453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"SISTEMA\" instantiated altera_pll \"PLL\" " "PLL: \"SISTEMA\" instantiated altera_pll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340369516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\" " "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340369801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador2: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador2\" " "Procesador2: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM' " "SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0007_SDRAM_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0007_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0007_SDRAM_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0007_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'SISTEMA_SDRAM' " "SDRAM: Done RTL generation for module 'SISTEMA_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"SISTEMA\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"SISTEMA\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0008_SRAM1_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0008_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \] " "SRAM1:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0008_SRAM1_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0008_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340370662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\" " "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: Starting RTL generation for module 'SISTEMA_SRAM2' " "SRAM2: Starting RTL generation for module 'SISTEMA_SRAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0009_SRAM2_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0009_SRAM2_gen//SISTEMA_SRAM2_component_configuration.pl  --do_build_sim=0  \] " "SRAM2:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0009_SRAM2_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0009_SRAM2_gen//SISTEMA_SRAM2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: Done RTL generation for module 'SISTEMA_SRAM2' " "SRAM2: Done RTL generation for module 'SISTEMA_SRAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM2\" " "SRAM2: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'SISTEMA_TIMER' " "TIMER: Starting RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0010_TIMER_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0010_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0010_TIMER_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0010_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340371993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'SISTEMA_TIMER' " "TIMER: Done RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340372265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340372281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340375969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340376141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340376313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340376500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340378360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340378360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340378376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340378391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0013_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0013_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340378391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*) Starting Nios II generation " "Cpu: # 2020.01.06 14:52:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*)   Checking for plaintext license. " "Cpu: # 2020.01.06 14:52:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*)   Plaintext license not found. " "Cpu: # 2020.01.06 14:52:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.06 14:52:59 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.06 14:52:59 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:52:59 (*)   Creating all objects for CPU " "Cpu: # 2020.01.06 14:52:59 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:00 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.06 14:53:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:00 (*)   Creating plain-text RTL " "Cpu: # 2020.01.06 14:53:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:01 (*) Done Nios II generation " "Cpu: # 2020.01.06 14:53:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador2_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador2_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0014_cpu_gen//SISTEMA_Procesador2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador2_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8267_2235744800319105323.dir/0014_cpu_gen//SISTEMA_Procesador2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340381672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:02 (*) Starting Nios II generation " "Cpu: # 2020.01.06 14:53:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:02 (*)   Checking for plaintext license. " "Cpu: # 2020.01.06 14:53:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:03 (*)   Plaintext license not found. " "Cpu: # 2020.01.06 14:53:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:03 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.06 14:53:03 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:03 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.06 14:53:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:03 (*)   Creating all objects for CPU " "Cpu: # 2020.01.06 14:53:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:04 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.06 14:53:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:04 (*)   Creating plain-text RTL " "Cpu: # 2020.01.06 14:53:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.06 14:53:04 (*) Done Nios II generation " "Cpu: # 2020.01.06 14:53:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador2_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\" " "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\" " "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\" " "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\" " "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\" " "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340384985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\" " "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Done \"SISTEMA\" with 45 modules, 79 files " "SISTEMA: Done \"SISTEMA\" with 45 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340385834 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SISTEMA.qsys " "Finished elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340387141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA " "Found entity 1: SISTEMA" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_fc28.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_fc28.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_FC28 " "Found entity 1: SISTEMA_FC28" {  } { { "db/ip/sistema/submodules/sistema_fc28.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_fc28.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_JTAG_UART_sim_scfifo_w " "Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_JTAG_UART_scfifo_w " "Found entity 2: SISTEMA_JTAG_UART_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_JTAG_UART_sim_scfifo_r " "Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_JTAG_UART_scfifo_r " "Found entity 4: SISTEMA_JTAG_UART_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_JTAG_UART " "Found entity 5: SISTEMA_JTAG_UART" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_ldr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_LDR " "Found entity 1: SISTEMA_LDR" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_PLL " "Found entity 1: SISTEMA_PLL" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1 " "Found entity 1: SISTEMA_Procesador1" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_register_bank_a_module " "Found entity 1: SISTEMA_Procesador1_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador1_cpu_register_bank_b_module " "Found entity 2: SISTEMA_Procesador1_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador1_cpu_nios2_oci_debug " "Found entity 3: SISTEMA_Procesador1_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador1_cpu_nios2_oci_break " "Found entity 4: SISTEMA_Procesador1_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Found entity 5: SISTEMA_Procesador1_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Found entity 6: SISTEMA_Procesador1_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Found entity 7: SISTEMA_Procesador1_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador1_cpu_nios2_oci_td_mode " "Found entity 8: SISTEMA_Procesador1_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador1_cpu_nios2_oci_pib " "Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador1_cpu_nios2_oci_im " "Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador1_cpu_nios2_performance_monitors " "Found entity 16: SISTEMA_Procesador1_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Found entity 17: SISTEMA_Procesador1_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador1_cpu_ociram_sp_ram_module " "Found entity 18: SISTEMA_Procesador1_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador1_cpu_nios2_ocimem " "Found entity 19: SISTEMA_Procesador1_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador1_cpu_nios2_oci " "Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador1_cpu " "Found entity 21: SISTEMA_Procesador1_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_test_bench " "Found entity 1: SISTEMA_Procesador1_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2 " "Found entity 1: SISTEMA_Procesador2" {  } { { "db/ip/sistema/submodules/sistema_procesador2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_register_bank_a_module " "Found entity 1: SISTEMA_Procesador2_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador2_cpu_register_bank_b_module " "Found entity 2: SISTEMA_Procesador2_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador2_cpu_nios2_oci_debug " "Found entity 3: SISTEMA_Procesador2_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador2_cpu_nios2_oci_break " "Found entity 4: SISTEMA_Procesador2_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador2_cpu_nios2_oci_xbrk " "Found entity 5: SISTEMA_Procesador2_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador2_cpu_nios2_oci_dbrk " "Found entity 6: SISTEMA_Procesador2_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador2_cpu_nios2_oci_itrace " "Found entity 7: SISTEMA_Procesador2_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador2_cpu_nios2_oci_td_mode " "Found entity 8: SISTEMA_Procesador2_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador2_cpu_nios2_oci_dtrace " "Found entity 9: SISTEMA_Procesador2_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador2_cpu_nios2_oci_fifo " "Found entity 13: SISTEMA_Procesador2_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador2_cpu_nios2_oci_pib " "Found entity 14: SISTEMA_Procesador2_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador2_cpu_nios2_oci_im " "Found entity 15: SISTEMA_Procesador2_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador2_cpu_nios2_performance_monitors " "Found entity 16: SISTEMA_Procesador2_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador2_cpu_nios2_avalon_reg " "Found entity 17: SISTEMA_Procesador2_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador2_cpu_ociram_sp_ram_module " "Found entity 18: SISTEMA_Procesador2_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador2_cpu_nios2_ocimem " "Found entity 19: SISTEMA_Procesador2_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador2_cpu_nios2_oci " "Found entity 20: SISTEMA_Procesador2_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador2_cpu " "Found entity 21: SISTEMA_Procesador2_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_test_bench " "Found entity 1: SISTEMA_Procesador2_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SDRAM_input_efifo_module " "Found entity 1: SISTEMA_SDRAM_input_efifo_module" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_SDRAM " "Found entity 2: SISTEMA_SDRAM" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sistema_sdram_test_component.v(236) " "Verilog HDL warning at sistema_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sistema_sdram_test_component.v(237) " "Verilog HDL warning at sistema_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SDRAM_test_component_ram_module " "Found entity 1: SISTEMA_SDRAM_test_component_ram_module" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_SDRAM_test_component " "Found entity 2: SISTEMA_SDRAM_test_component" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM1 " "Found entity 1: SISTEMA_SRAM1" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM2 " "Found entity 1: SISTEMA_SRAM2" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_TIMER " "Found entity 1: SISTEMA_TIMER" {  } { { "db/ip/sistema/submodules/sistema_timer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_irq_mapper " "Found entity 1: SISTEMA_irq_mapper" {  } { { "db/ip/sistema/submodules/sistema_irq_mapper.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0 " "Found entity 1: SISTEMA_mm_interconnect_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router " "Found entity 2: SISTEMA_mm_interconnect_0_router" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_001 " "Found entity 2: SISTEMA_mm_interconnect_0_router_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_002 " "Found entity 2: SISTEMA_mm_interconnect_0_router_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_003_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_003 " "Found entity 2: SISTEMA_mm_interconnect_0_router_003" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_004_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_004 " "Found entity 2: SISTEMA_mm_interconnect_0_router_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_005_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_005 " "Found entity 2: SISTEMA_mm_interconnect_0_router_005" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_006 " "Found entity 2: SISTEMA_mm_interconnect_0_router_006" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_008_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_008 " "Found entity 2: SISTEMA_mm_interconnect_0_router_008" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_011_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_011 " "Found entity 2: SISTEMA_mm_interconnect_0_router_011" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_demux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sistema/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sistema/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sistema/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sistema/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sistema/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sistema/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sistema/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340387641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340387641 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(318) " "Verilog HDL or VHDL warning at sistema_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578340387688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(328) " "Verilog HDL or VHDL warning at sistema_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578340387688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(338) " "Verilog HDL or VHDL warning at sistema_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578340387688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(682) " "Verilog HDL or VHDL warning at sistema_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578340387688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SISTEMA " "Elaborating entity \"SISTEMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578340387847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_FC28 SISTEMA_FC28:fc28 " "Elaborating entity \"SISTEMA_FC28\" for hierarchy \"SISTEMA_FC28:fc28\"" {  } { { "db/ip/sistema/sistema.v" "fc28" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340387903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART SISTEMA_JTAG_UART:jtag_uart " "Elaborating entity \"SISTEMA_JTAG_UART\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\"" {  } { { "db/ip/sistema/sistema.v" "jtag_uart" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340387918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_w SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_w\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_w" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340387918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "wfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388137 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340388137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340388387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340388387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_r SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_r\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_r" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "SISTEMA_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340388700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340388700 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340388700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_LDR SISTEMA_LDR:ldr " "Elaborating entity \"SISTEMA_LDR\" for hierarchy \"SISTEMA_LDR:ldr\"" {  } { { "db/ip/sistema/sistema.v" "ldr" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "ADC_CTRL" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_PLL SISTEMA_PLL:pll " "Elaborating entity \"SISTEMA_PLL\" for hierarchy \"SISTEMA_PLL:pll\"" {  } { { "db/ip/sistema/sistema.v" "pll" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "altera_pll_i" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578340389399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389411 ""}  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340389411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1 SISTEMA_Procesador1:procesador1 " "Elaborating entity \"SISTEMA_Procesador1\" for hierarchy \"SISTEMA_Procesador1:procesador1\"" {  } { { "db/ip/sistema/sistema.v" "procesador1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador1_cpu\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "cpu" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_test_bench SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador1_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_test_bench" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_a_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_a" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389633 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340389633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340389685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340389685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_b_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_b" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_debug SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340389813 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340389813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_break SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_xbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_itrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dtrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_td_mode SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_pib SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_im SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340389992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_avalon_reg SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_ocimem SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ociram_sp_ram_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador1_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390075 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340390075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340390125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340390125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_wrapper SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_tck SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_sysclk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "SISTEMA_Procesador1_cpu_debug_slave_phy" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340390250 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340390250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2 SISTEMA_Procesador2:procesador2 " "Elaborating entity \"SISTEMA_Procesador2\" for hierarchy \"SISTEMA_Procesador2:procesador2\"" {  } { { "db/ip/sistema/sistema.v" "procesador2" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador2_cpu\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2.v" "cpu" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_test_bench SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador2_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_test_bench" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_register_bank_a_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador2_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_register_bank_a" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_register_bank_b_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador2_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_register_bank_b" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_debug SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_break SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_xbrk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_dbrk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_itrace SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_dtrace SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_td_mode SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340390969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_pib SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_im SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_avalon_reg SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_ocimem SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_ociram_sp_ram_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador2_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_wrapper SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_tck SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador2_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_sysclk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador2_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SDRAM SISTEMA_SDRAM:sdram " "Elaborating entity \"SISTEMA_SDRAM\" for hierarchy \"SISTEMA_SDRAM:sdram\"" {  } { { "db/ip/sistema/sistema.v" "sdram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SDRAM_input_efifo_module SISTEMA_SDRAM:sdram\|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module " "Elaborating entity \"SISTEMA_SDRAM_input_efifo_module\" for hierarchy \"SISTEMA_SDRAM:sdram\|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module\"" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "the_SISTEMA_SDRAM_input_efifo_module" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM1 SISTEMA_SRAM1:sram1 " "Elaborating entity \"SISTEMA_SRAM1\" for hierarchy \"SISTEMA_SRAM1:sram1\"" {  } { { "db/ip/sistema/sistema.v" "sram1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM1.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340391359 ""}  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340391359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nbm1 " "Found entity 1: altsyncram_nbm1" {  } { { "db/altsyncram_nbm1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_nbm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340391437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340391437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nbm1 SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated " "Elaborating entity \"altsyncram_nbm1\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340391437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340392373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340392373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_nbm1.tdf" "decode3" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_nbm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340392430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340392430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_nbm1.tdf" "mux2" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_nbm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM2 SISTEMA_SRAM2:sram2 " "Elaborating entity \"SISTEMA_SRAM2\" for hierarchy \"SISTEMA_SRAM2:sram2\"" {  } { { "db/ip/sistema/sistema.v" "sram2" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM2.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340392737 ""}  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340392737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obm1 " "Found entity 1: altsyncram_obm1" {  } { { "db/altsyncram_obm1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_obm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340392808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340392808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obm1 SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\|altsyncram_obm1:auto_generated " "Elaborating entity \"altsyncram_obm1\" for hierarchy \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\|altsyncram_obm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340392809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_TIMER SISTEMA_TIMER:timer " "Elaborating entity \"SISTEMA_TIMER\" for hierarchy \"SISTEMA_TIMER:timer\"" {  } { { "db/ip/sistema/sistema.v" "timer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340393984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0 SISTEMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sistema/sistema.v" "mm_interconnect_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_debug_mem_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fc28_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fc28_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "fc28_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador2_data_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador2_instruction_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340394812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router " "Elaborating entity \"SISTEMA_mm_interconnect_0_router\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_003 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_003\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_003" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_003_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_005 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_005\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_005" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_005_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_005_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_006" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_008 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_008\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_008" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_008_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_008_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_011 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_011\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_011" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_011_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_011:router_011\|SISTEMA_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_011_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_011:router_011\|SISTEMA_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340395877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578340396110 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578340396110 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578340396110 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_irq_mapper SISTEMA_irq_mapper:irq_mapper " "Elaborating entity \"SISTEMA_irq_mapper\" for hierarchy \"SISTEMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/sistema/sistema.v" "irq_mapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340396298 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578340398359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.06.14:53:22 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl " "2020.01.06.14:53:22 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340402689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340405392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340405595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340407619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340407754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340407899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340408064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340408072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340408073 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578340408752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4422f97f/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340409330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340409330 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578340414188 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578340414188 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578340414188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340414220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578340414220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578340414220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578340414267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340414267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578340414657 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578340414845 "|SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578340414845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578340416874 "|SISTEMA|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578340416874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340417204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578340419574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg " "Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340420658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578340421954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578340421954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4352 " "Implemented 4352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578340422502 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578340422502 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578340422502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3818 " "Implemented 3818 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578340422502 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578340422502 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578340422502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578340422502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578340422590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:53:42 2020 " "Processing ended: Mon Jan 06 14:53:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578340422590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578340422590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578340422590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578340422590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578340424133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578340424133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:53:43 2020 " "Processing started: Mon Jan 06 14:53:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578340424133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578340424133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578340424133 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578340424352 ""}
{ "Info" "0" "" "Project  = ACTIVIDAD5" {  } {  } 0 0 "Project  = ACTIVIDAD5" 0 0 "Fitter" 0 0 1578340424352 ""}
{ "Info" "0" "" "Revision = ACTIVIDAD5" {  } {  } 0 0 "Revision = ACTIVIDAD5" 0 0 "Fitter" 0 0 1578340424352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578340424602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578340424602 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ACTIVIDAD5 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ACTIVIDAD5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578340424695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578340424742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578340424742 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578340425305 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578340426158 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578340426345 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 47 " "No exact pin location assignment(s) for 1 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578340426595 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578340438689 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1578340438861 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1578340438861 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2626 global CLKCTRL_G2 " "SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2626 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578340438971 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "SISTEMA_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578340438971 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1578340438971 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340438971 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578340440352 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340440358 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578340440358 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578340440389 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578340440395 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578340440401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578340440411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578340440411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578340440411 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] clk_clk " "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340440434 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578340440433 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340440434 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578340440434 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578340440503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1578340440503 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578340440515 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1578340440515 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578340440515 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578340440516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578340440516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578340440516 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578340440516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578340440682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578340440692 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578340440755 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578340440755 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1578340440755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578340440756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578340440774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578340440774 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578340440782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578340441377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578340441377 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578340441377 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578340441377 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1578340441377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578340441377 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fc_28_external_connection_export " "Node \"fc_28_external_connection_export\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fc_28_external_connection_export" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[0\] " "Node \"hex3_0_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[10\] " "Node \"hex3_0_export\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[11\] " "Node \"hex3_0_export\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[12\] " "Node \"hex3_0_export\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[13\] " "Node \"hex3_0_export\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[14\] " "Node \"hex3_0_export\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[15\] " "Node \"hex3_0_export\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[16\] " "Node \"hex3_0_export\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[17\] " "Node \"hex3_0_export\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[18\] " "Node \"hex3_0_export\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[19\] " "Node \"hex3_0_export\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[1\] " "Node \"hex3_0_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[20\] " "Node \"hex3_0_export\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[21\] " "Node \"hex3_0_export\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[22\] " "Node \"hex3_0_export\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[23\] " "Node \"hex3_0_export\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[24\] " "Node \"hex3_0_export\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[25\] " "Node \"hex3_0_export\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[26\] " "Node \"hex3_0_export\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[27\] " "Node \"hex3_0_export\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[2\] " "Node \"hex3_0_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[3\] " "Node \"hex3_0_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[4\] " "Node \"hex3_0_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[5\] " "Node \"hex3_0_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[6\] " "Node \"hex3_0_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[7\] " "Node \"hex3_0_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[8\] " "Node \"hex3_0_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[9\] " "Node \"hex3_0_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[0\] " "Node \"hex5_4_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[10\] " "Node \"hex5_4_export\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[11\] " "Node \"hex5_4_export\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[12\] " "Node \"hex5_4_export\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[13\] " "Node \"hex5_4_export\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[1\] " "Node \"hex5_4_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[2\] " "Node \"hex5_4_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[3\] " "Node \"hex5_4_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[4\] " "Node \"hex5_4_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[5\] " "Node \"hex5_4_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[6\] " "Node \"hex5_4_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[7\] " "Node \"hex5_4_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[8\] " "Node \"hex5_4_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[9\] " "Node \"hex5_4_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[0\] " "Node \"led_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[1\] " "Node \"led_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[2\] " "Node \"led_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[3\] " "Node \"led_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[4\] " "Node \"led_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[5\] " "Node \"led_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[6\] " "Node \"led_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[7\] " "Node \"led_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[8\] " "Node \"led_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[9\] " "Node \"led_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[0\] " "Node \"pb_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[1\] " "Node \"pb_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[2\] " "Node \"pb_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[0\] " "Node \"sw_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[1\] " "Node \"sw_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[2\] " "Node \"sw_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[3\] " "Node \"sw_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[4\] " "Node \"sw_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[5\] " "Node \"sw_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[6\] " "Node \"sw_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[7\] " "Node \"sw_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[8\] " "Node \"sw_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[9\] " "Node \"sw_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578340441814 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1578340441814 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340441814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578340447093 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578340448187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340456784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578340465331 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578340470129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340470129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578340475097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578340485134 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578340485134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578340497151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578340497151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340497158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.10 " "Total time spent on timing analysis during the Fitter is 3.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578340503188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578340503326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578340506142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578340506146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578340509036 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578340519209 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578340519662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578340520037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7156 " "Peak virtual memory: 7156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578340522083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:55:22 2020 " "Processing ended: Mon Jan 06 14:55:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578340522083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578340522083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578340522083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578340522083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578340523521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578340523521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:55:23 2020 " "Processing started: Mon Jan 06 14:55:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578340523521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578340523521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578340523521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578340524847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578340533961 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/Estudiante/Documents/PROYECTOBE/SISTEMA.sopcinfo " "The file, C:/Users/Estudiante/Documents/PROYECTOBE/SISTEMA.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1578340533977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578340536691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:55:36 2020 " "Processing ended: Mon Jan 06 14:55:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578340536691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578340536691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578340536691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578340536691 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578340537568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578340538318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578340538318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:55:37 2020 " "Processing started: Mon Jan 06 14:55:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578340538318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340538318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_sta ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340538318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340538506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340539654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340539654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340539699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340539699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540443 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578340540631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540631 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540678 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540678 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/estudiante/documents/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540693 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] clk_clk " "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340540725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540725 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340540725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540725 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540959 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578340540975 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340540975 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340540990 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340541006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.735 " "Worst-case setup slack is 11.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.735               0.000 altera_reserved_tck  " "   11.735               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.808 " "Worst-case recovery slack is 14.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.808               0.000 altera_reserved_tck  " "   14.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.984 " "Worst-case removal slack is 0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 altera_reserved_tck  " "    0.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.545 " "Worst-case minimum pulse width slack is 15.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.545               0.000 altera_reserved_tck  " "   15.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340541053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541053 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.520 ns " "Worst Case Available Settling Time: 62.520 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340541115 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541115 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340541131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340541178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340545944 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] clk_clk " "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340546287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546287 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340546287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546287 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546459 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578340546475 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.903 " "Worst-case setup slack is 11.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.903               0.000 altera_reserved_tck  " "   11.903               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.955 " "Worst-case recovery slack is 14.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.955               0.000 altera_reserved_tck  " "   14.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.901 " "Worst-case removal slack is 0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 altera_reserved_tck  " "    0.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.542 " "Worst-case minimum pulse width slack is 15.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.542               0.000 altera_reserved_tck  " "   15.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340546522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.568 ns " "Worst Case Available Settling Time: 62.568 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340546584 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546584 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340546584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340546819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340551454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] clk_clk " "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340551817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340551817 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340551817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340551817 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552002 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578340552021 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.740 " "Worst-case setup slack is 13.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.740               0.000 altera_reserved_tck  " "   13.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 altera_reserved_tck  " "    0.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.959 " "Worst-case recovery slack is 15.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.959               0.000 altera_reserved_tck  " "   15.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 altera_reserved_tck  " "    0.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.450 " "Worst-case minimum pulse width slack is 15.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.450               0.000 altera_reserved_tck  " "   15.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552048 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.832 ns " "Worst Case Available Settling Time: 63.832 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552100 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552100 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578340552100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] clk_clk " "Register SISTEMA_SDRAM:sdram\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340552491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552491 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578340552491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552491 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552678 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578340552694 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.171 " "Worst-case setup slack is 14.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.171               0.000 altera_reserved_tck  " "   14.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.012 " "Worst-case hold slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 altera_reserved_tck  " "    0.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.121 " "Worst-case recovery slack is 16.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.121               0.000 altera_reserved_tck  " "   16.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 altera_reserved_tck  " "    0.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.438 " "Worst-case minimum pulse width slack is 15.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.438               0.000 altera_reserved_tck  " "   15.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578340552725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552725 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.019 ns " "Worst Case Available Settling Time: 64.019 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578340552787 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340552787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340554478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340554479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5422 " "Peak virtual memory: 5422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578340554593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:55:54 2020 " "Processing ended: Mon Jan 06 14:55:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578340554593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578340554593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578340554593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340554593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578340555413 ""}
